Fitter report for test4
Sat Nov 19 10:24:41 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sat Nov 19 10:24:41 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; test4                                            ;
; Top-level Entity Name              ; test4                                            ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 418 / 6,272 ( 7 % )                              ;
;     Total combinational functions  ; 386 / 6,272 ( 6 % )                              ;
;     Dedicated logic registers      ; 154 / 6,272 ( 2 % )                              ;
; Total registers                    ; 154                                              ;
; Total pins                         ; 57 / 92 ( 62 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  20.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; w0          ; Missing drive strength and slew rate ;
; w1          ; Missing drive strength and slew rate ;
; w2          ; Missing drive strength and slew rate ;
; w3          ; Missing drive strength and slew rate ;
; T1          ; Missing drive strength and slew rate ;
; T2          ; Missing drive strength and slew rate ;
; T3          ; Missing drive strength and slew rate ;
; T4          ; Missing drive strength and slew rate ;
; ZQ1         ; Missing drive strength and slew rate ;
; ZQ2         ; Missing drive strength and slew rate ;
; r/w         ; Missing drive strength and slew rate ;
; r/w_clock   ; Missing drive strength and slew rate ;
; MA          ; Missing drive strength and slew rate ;
; CPIR        ; Missing drive strength and slew rate ;
; M           ; Missing drive strength and slew rate ;
; S3          ; Missing drive strength and slew rate ;
; S2          ; Missing drive strength and slew rate ;
; S1          ; Missing drive strength and slew rate ;
; S0          ; Missing drive strength and slew rate ;
; S4          ; Missing drive strength and slew rate ;
; S7          ; Missing drive strength and slew rate ;
; CPPC        ; Missing drive strength and slew rate ;
; CPR1        ; Missing drive strength and slew rate ;
; CPR0        ; Missing drive strength and slew rate ;
; CPMAR       ; Missing drive strength and slew rate ;
; op[3]       ; Missing drive strength and slew rate ;
; op[2]       ; Missing drive strength and slew rate ;
; op[1]       ; Missing drive strength and slew rate ;
; op[0]       ; Missing drive strength and slew rate ;
; RAM_ADR[7]  ; Missing drive strength and slew rate ;
; RAM_ADR[6]  ; Missing drive strength and slew rate ;
; RAM_ADR[5]  ; Missing drive strength and slew rate ;
; RAM_ADR[4]  ; Missing drive strength and slew rate ;
; RAM_ADR[3]  ; Missing drive strength and slew rate ;
; RAM_ADR[2]  ; Missing drive strength and slew rate ;
; RAM_ADR[1]  ; Missing drive strength and slew rate ;
; RAM_ADR[0]  ; Missing drive strength and slew rate ;
; RAM_DATA[7] ; Missing drive strength and slew rate ;
; RAM_DATA[6] ; Missing drive strength and slew rate ;
; RAM_DATA[5] ; Missing drive strength and slew rate ;
; RAM_DATA[4] ; Missing drive strength and slew rate ;
; RAM_DATA[3] ; Missing drive strength and slew rate ;
; RAM_DATA[2] ; Missing drive strength and slew rate ;
; RAM_DATA[1] ; Missing drive strength and slew rate ;
; RAM_DATA[0] ; Missing drive strength and slew rate ;
; RAM_OUT[7]  ; Missing drive strength and slew rate ;
; RAM_OUT[6]  ; Missing drive strength and slew rate ;
; RAM_OUT[5]  ; Missing drive strength and slew rate ;
; RAM_OUT[4]  ; Missing drive strength and slew rate ;
; RAM_OUT[3]  ; Missing drive strength and slew rate ;
; RAM_OUT[2]  ; Missing drive strength and slew rate ;
; RAM_OUT[1]  ; Missing drive strength and slew rate ;
; RAM_OUT[0]  ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 688 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 688 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 484     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 194     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/T4/T4/output_files/test4.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 418 / 6,272 ( 7 % )       ;
;     -- Combinational with no register       ; 264                       ;
;     -- Register only                        ; 32                        ;
;     -- Combinational with a register        ; 122                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 239                       ;
;     -- 3 input functions                    ; 74                        ;
;     -- <=2 input functions                  ; 73                        ;
;     -- Register only                        ; 32                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 367                       ;
;     -- arithmetic mode                      ; 19                        ;
;                                             ;                           ;
; Total registers*                            ; 154 / 6,684 ( 2 % )       ;
;     -- Dedicated logic registers            ; 154 / 6,272 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 33 / 392 ( 8 % )          ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 57 / 92 ( 62 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 7                         ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 7 / 10 ( 70 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 2%              ;
; Maximum fan-out                             ; 115                       ;
; Highest non-global fan-out                  ; 29                        ;
; Total fan-out                               ; 1993                      ;
; Average fan-out                             ; 2.86                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 286 / 6272 ( 5 % ) ; 132 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 212                ; 52                 ; 0                              ;
;     -- Register only                        ; 14                 ; 18                 ; 0                              ;
;     -- Combinational with a register        ; 60                 ; 62                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 191                ; 48                 ; 0                              ;
;     -- 3 input functions                    ; 45                 ; 29                 ; 0                              ;
;     -- <=2 input functions                  ; 36                 ; 37                 ; 0                              ;
;     -- Register only                        ; 14                 ; 18                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 261                ; 106                ; 0                              ;
;     -- arithmetic mode                      ; 11                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 74                 ; 80                 ; 0                              ;
;     -- Dedicated logic registers            ; 74 / 6272 ( 1 % )  ; 80 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 23 / 392 ( 6 % )   ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 57                 ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048               ; 0                  ; 0                              ;
; Total RAM block bits                        ; 9216               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 7 / 12 ( 58 % )    ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 105                ; 118                ; 0                              ;
;     -- Registered Input Connections         ; 48                 ; 91                 ; 0                              ;
;     -- Output Connections                   ; 157                ; 66                 ; 0                              ;
;     -- Registered Output Connections        ; 5                  ; 65                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 1482               ; 691                ; 5                              ;
;     -- Registered Connections               ; 288                ; 472                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 78                 ; 184                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 184                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 22                 ; 16                 ; 0                              ;
;     -- Output Ports                         ; 60                 ; 34                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 4                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 23                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 19                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLR   ; 52    ; 3        ; 16           ; 0            ; 7            ; 19                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; C_clk ; 90    ; 6        ; 34           ; 12           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Open  ; 55    ; 4        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; S_clk ; 91    ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CPIR        ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CPMAR       ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CPPC        ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CPR0        ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CPR1        ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; M           ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MA          ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[0]  ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[1]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[2]  ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[3]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[4]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[5]  ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[6]  ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADR[7]  ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[0] ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[1] ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[2] ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[3] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[4] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[5] ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[6] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_DATA[7] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[0]  ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[1]  ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[2]  ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[3]  ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[4]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[5]  ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[6]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_OUT[7]  ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S0          ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S1          ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S2          ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S3          ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S4          ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S7          ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T1          ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T2          ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T3          ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T4          ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ZQ1         ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ZQ2         ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[0]       ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[1]       ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[2]       ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; op[3]       ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; r/w         ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; r/w_clock   ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; w0          ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; w1          ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; w2          ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; w3          ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; RAM_DATA[5]             ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; RAM_DATA[2]             ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; CPMAR                   ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; RAM_ADR[0]              ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; RAM_OUT[6]              ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; RAM_OUT[1]              ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; RAM_OUT[0]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 11 ( 36 % )  ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )   ; 2.5V          ; --           ;
; 3        ; 8 / 11 ( 73 % )  ; 2.5V          ; --           ;
; 4        ; 11 / 14 ( 79 % ) ; 2.5V          ; --           ;
; 5        ; 8 / 13 ( 62 % )  ; 2.5V          ; --           ;
; 6        ; 7 / 10 ( 70 % )  ; 2.5V          ; --           ;
; 7        ; 10 / 13 ( 77 % ) ; 2.5V          ; --           ;
; 8        ; 8 / 12 ( 67 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; r/w                                                       ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; CPPC                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 36         ; 2        ; w2                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RAM_ADR[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 40         ; 2        ; CPIR                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; op[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; w0                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; op[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RAM_DATA[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; T3                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; RAM_DATA[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; RAM_DATA[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; CLR                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; MA                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; T2                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; Open                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; S7                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; S1                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; S0                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; S4                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; S2                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; RAM_ADR[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; ZQ1                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; ZQ2                                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; RAM_DATA[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; CPR0                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; T4                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; T1                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; S3                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; r/w_clock                                                 ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; RAM_DATA[0]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; RAM_DATA[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; RAM_DATA[2]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; C_clk                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; S_clk                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; CPMAR                                                     ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; RAM_ADR[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; RAM_ADR[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; CPR1                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RAM_OUT[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; w3                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; op[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; w1                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; RAM_DATA[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; op[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RAM_ADR[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; M                                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; RAM_OUT[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; RAM_OUT[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; RAM_ADR[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; RAM_ADR[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RAM_OUT[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; RAM_OUT[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RAM_OUT[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; RAM_OUT[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RAM_OUT[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RAM_ADR[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test4                                                              ; 418 (11)    ; 154 (0)                   ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 57   ; 0            ; 264 (11)     ; 32 (0)            ; 122 (0)          ; |test4                                                                                                                                                        ; work         ;
;    |74273:MAR|                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |test4|74273:MAR                                                                                                                                              ; work         ;
;    |74374:IR|                                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |test4|74374:IR                                                                                                                                               ; work         ;
;    |74374:R0|                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |test4|74374:R0                                                                                                                                               ; work         ;
;    |74374:R1|                                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |test4|74374:R1                                                                                                                                               ; work         ;
;    |ALU:insANDt|                                                    ; 139 (20)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (12)     ; 0 (0)             ; 8 (8)            ; |test4|ALU:insANDt                                                                                                                                            ; work         ;
;       |74181:inst1|                                                 ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|74181:inst1                                                                                                                                ; work         ;
;       |74181:inst|                                                  ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|74181:inst                                                                                                                                 ; work         ;
;       |74182:inst2|                                                 ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|74182:inst2                                                                                                                                ; work         ;
;       |8bit_mul:inst3|                                              ; 88 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3                                                                                                                             ; work         ;
;          |74283:inst10|                                             ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst10                                                                                                                ; work         ;
;             |f74283:sub|                                            ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub                                                                                                     ; work         ;
;          |74283:inst283|                                            ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst283                                                                                                               ; work         ;
;             |f74283:sub|                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub                                                                                                    ; work         ;
;          |74284:inst|                                               ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74284:inst                                                                                                                  ; work         ;
;          |74285:inst4|                                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74285:inst4                                                                                                                 ; work         ;
;          |74285:inst5|                                              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74285:inst5                                                                                                                 ; work         ;
;          |74285:inst6|                                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |test4|ALU:insANDt|8bit_mul:inst3|74285:inst6                                                                                                                 ; work         ;
;    |CN:inst24|                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |test4|CN:inst24                                                                                                                                              ; work         ;
;    |CPMAR:inst15|                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test4|CPMAR:inst15                                                                                                                                           ; work         ;
;    |G:inst18|                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |test4|G:inst18                                                                                                                                               ; work         ;
;    |M:inst19|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |test4|M:inst19                                                                                                                                               ; work         ;
;    |MUX:MUX_A|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |test4|MUX:MUX_A                                                                                                                                              ; work         ;
;    |MUX:MUX_B|                                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |test4|MUX:MUX_B                                                                                                                                              ; work         ;
;    |PB:inst9|                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test4|PB:inst9                                                                                                                                               ; work         ;
;    |PC:insmct|                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; |test4|PC:insmct                                                                                                                                              ; work         ;
;    |RA:inst6|                                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |test4|RA:inst6                                                                                                                                               ; work         ;
;    |RB:inst10|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test4|RB:inst10                                                                                                                                              ; work         ;
;    |RD:inst16|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test4|RD:inst16                                                                                                                                              ; work         ;
;    |S0:inst23|                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |test4|S0:inst23                                                                                                                                              ; work         ;
;    |S1:inst22|                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |test4|S1:inst22                                                                                                                                              ; work         ;
;    |S2:inst21|                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |test4|S2:inst21                                                                                                                                              ; work         ;
;    |S3:inst20|                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |test4|S3:inst20                                                                                                                                              ; work         ;
;    |S4:inst28|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test4|S4:inst28                                                                                                                                              ; work         ;
;    |S5:inst27|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test4|S5:inst27                                                                                                                                              ; work         ;
;    |S7:inst25|                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |test4|S7:inst25                                                                                                                                              ; work         ;
;    |WR:inst17|                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |test4|WR:inst17                                                                                                                                              ; work         ;
;    |jiepai:inst2|                                                   ; 7 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (1)            ; |test4|jiepai:inst2                                                                                                                                           ; work         ;
;       |2_4decoder:inst|                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |test4|jiepai:inst2|2_4decoder:inst                                                                                                                           ; work         ;
;       |mod4conter:inst1|                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |test4|jiepai:inst2|mod4conter:inst1                                                                                                                          ; work         ;
;    |ram:inst34|                                                     ; 60 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 4 (0)             ; 30 (0)           ; |test4|ram:inst34                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 60 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 4 (0)             ; 30 (0)           ; |test4|ram:inst34|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_dtj1:auto_generated|                           ; 60 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 4 (0)             ; 30 (0)           ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated                                                                              ; work         ;
;             |altsyncram_b6a2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 60 (38)     ; 34 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (13)      ; 4 (4)             ; 30 (21)          ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                               ; 132 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (1)       ; 18 (0)            ; 62 (0)           ; |test4|sld_hub:auto_hub                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 131 (91)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (39)      ; 18 (18)           ; 62 (37)          ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                ; work         ;
;    |start_end:inst3|                                                ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |test4|start_end:inst3                                                                                                                                        ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; w0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; w1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; w2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; w3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ZQ1         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ZQ2         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r/w         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r/w_clock   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MA          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CPIR        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; M           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S7          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CPPC        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CPR1        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CPR0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CPMAR       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; op[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_DATA[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_OUT[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLR         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; C_clk       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Open        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; S_clk       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                           ;
+--------------------------------------------+-------------------+---------+
; Source Pin / Fanout                        ; Pad To Core Index ; Setting ;
+--------------------------------------------+-------------------+---------+
; CLR                                        ;                   ;         ;
;      - jiepai:inst2|inst2                  ; 0                 ; 6       ;
;      - jiepai:inst2|mod4conter:inst1|inst1 ; 0                 ; 6       ;
;      - jiepai:inst2|mod4conter:inst1|inst  ; 0                 ; 6       ;
;      - 74273:MAR|19                        ; 0                 ; 6       ;
;      - 74273:MAR|18                        ; 0                 ; 6       ;
;      - 74273:MAR|17                        ; 0                 ; 6       ;
;      - 74273:MAR|16                        ; 0                 ; 6       ;
;      - 74273:MAR|15                        ; 0                 ; 6       ;
;      - 74273:MAR|14                        ; 0                 ; 6       ;
;      - 74273:MAR|13                        ; 0                 ; 6       ;
;      - 74273:MAR|12                        ; 0                 ; 6       ;
;      - PC:insmct|inst7                     ; 0                 ; 6       ;
;      - PC:insmct|inst6                     ; 0                 ; 6       ;
;      - PC:insmct|inst5                     ; 0                 ; 6       ;
;      - PC:insmct|inst4                     ; 0                 ; 6       ;
;      - PC:insmct|inst3                     ; 0                 ; 6       ;
;      - PC:insmct|inst2                     ; 0                 ; 6       ;
;      - PC:insmct|inst1                     ; 0                 ; 6       ;
;      - PC:insmct|inst                      ; 0                 ; 6       ;
; C_clk                                      ;                   ;         ;
; Open                                       ;                   ;         ;
;      - start_end:inst3|inst4               ; 0                 ; 6       ;
;      - start_end:inst3|inst~0              ; 0                 ; 6       ;
; S_clk                                      ;                   ;         ;
+--------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                      ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLR                                                                                                                                                                       ; PIN_52             ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Open                                                                                                                                                                      ; PIN_55             ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; S_clk                                                                                                                                                                     ; PIN_91             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; WR:inst17|inst~1                                                                                                                                                          ; LCCOMB_X17_Y8_N26  ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                              ; JTAG_X1_Y12_N0     ; 115     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                              ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; inst                                                                                                                                                                      ; LCCOMB_X18_Y8_N24  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; inst1                                                                                                                                                                     ; LCCOMB_X17_Y8_N18  ; 4       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; inst5                                                                                                                                                                     ; LCCOMB_X18_Y8_N18  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; inst7                                                                                                                                                                     ; LCCOMB_X17_Y8_N12  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; inswt                                                                                                                                                                     ; LCCOMB_X17_Y8_N16  ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; inswwt                                                                                                                                                                    ; LCCOMB_X17_Y8_N30  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; jiepai:inst2|2_4decoder:inst|inst1                                                                                                                                        ; LCCOMB_X17_Y8_N6   ; 18      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; jiepai:inst2|mod4conter:inst1|inst                                                                                                                                        ; FF_X17_Y8_N11      ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X16_Y16_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X16_Y16_N16 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X16_Y16_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; LCCOMB_X16_Y16_N8  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~10                                                ; LCCOMB_X14_Y12_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; LCCOMB_X16_Y12_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4       ; LCCOMB_X18_Y17_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 ; LCCOMB_X18_Y17_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; LCCOMB_X19_Y17_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                     ; FF_X19_Y16_N23     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                          ; LCCOMB_X17_Y18_N26 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                            ; LCCOMB_X17_Y18_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                          ; LCCOMB_X19_Y16_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                             ; LCCOMB_X19_Y18_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                            ; LCCOMB_X19_Y18_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                               ; FF_X16_Y16_N5      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                             ; LCCOMB_X18_Y16_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                               ; FF_X16_Y16_N27     ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                               ; LCCOMB_X17_Y16_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                        ; LCCOMB_X17_Y18_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                        ; LCCOMB_X19_Y18_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                       ; LCCOMB_X17_Y18_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                  ; LCCOMB_X16_Y18_N24 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                  ; LCCOMB_X16_Y18_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; FF_X14_Y16_N13     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; FF_X14_Y17_N25     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                          ; FF_X19_Y16_N27     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                          ; FF_X19_Y16_N1      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                   ; LCCOMB_X14_Y17_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                         ; FF_X17_Y17_N17     ; 19      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; start_end:inst3|inst                                                                                                                                                      ; LCCOMB_X18_Y8_N6   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                             ;
+------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y12_N0    ; 115     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; inst                         ; LCCOMB_X18_Y8_N24 ; 8       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; inst1                        ; LCCOMB_X17_Y8_N18 ; 4       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; inst5                        ; LCCOMB_X18_Y8_N18 ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; inst7                        ; LCCOMB_X17_Y8_N12 ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; inswt                        ; LCCOMB_X17_Y8_N16 ; 1       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; inswwt                       ; LCCOMB_X17_Y8_N30 ; 8       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                      ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                          ; 29      ;
; MUX:MUX_A|inst2                                                                                                                                                           ; 29      ;
; MUX:MUX_A|inst                                                                                                                                                            ; 28      ;
; MUX:MUX_B|inst                                                                                                                                                            ; 27      ;
; MUX:MUX_B|inst1                                                                                                                                                           ; 26      ;
; 74374:IR|18                                                                                                                                                               ; 25      ;
; MUX:MUX_B|inst2                                                                                                                                                           ; 24      ;
; jiepai:inst2|inst2                                                                                                                                                        ; 24      ;
; 74374:IR|19                                                                                                                                                               ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                              ; 23      ;
; MUX:MUX_A|inst1                                                                                                                                                           ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                          ; 21      ;
; 74374:IR|20                                                                                                                                                               ; 21      ;
; 74374:IR|17                                                                                                                                                               ; 21      ;
; CLR~input                                                                                                                                                                 ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                         ; 19      ;
; jiepai:inst2|2_4decoder:inst|inst1                                                                                                                                        ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                     ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                          ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                 ; 13      ;
; S7:inst25|inst                                                                                                                                                            ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                         ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                              ; 12      ;
; MUX:MUX_A|inst4                                                                                                                                                           ; 12      ;
; MUX:MUX_A|inst3                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                               ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                           ; 11      ;
; jiepai:inst2|2_4decoder:inst|inst1~1                                                                                                                                      ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                           ; 10      ;
; MUX:MUX_B|inst4                                                                                                                                                           ; 10      ;
; MUX:MUX_B|inst3                                                                                                                                                           ; 10      ;
; RD:inst16|inst7                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                           ; 9       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; 9       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 9       ;
; S0:inst23|inst~0                                                                                                                                                          ; 9       ;
; S1:inst22|instT~0                                                                                                                                                         ; 9       ;
; S2:inst21|inst~1                                                                                                                                                          ; 9       ;
; S3:inst20|inst~0                                                                                                                                                          ; 9       ;
; M:inst19|inst~2                                                                                                                                                           ; 9       ;
; jiepai:inst2|mod4conter:inst1|inst                                                                                                                                        ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                           ; 8       ;
; ALU:insANDt|inst55~4                                                                                                                                                      ; 8       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~10                                                ; 8       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                 ; 8       ;
; MUX:MUX_A|inst5                                                                                                                                                           ; 8       ;
; PB:inst9|inst2~1                                                                                                                                                          ; 8       ;
; RB:inst10|inst                                                                                                                                                            ; 8       ;
; MUX:MUX_A|inst6                                                                                                                                                           ; 8       ;
; RA:inst6|inst~0                                                                                                                                                           ; 8       ;
; S4:inst28|inst                                                                                                                                                            ; 8       ;
; jiepai:inst2|mod4conter:inst1|inst1                                                                                                                                       ; 8       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 8       ;
; C_clk~input                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                            ; 7       ;
; ALU:insANDt|inst55~3                                                                                                                                                      ; 7       ;
; ALU:insANDt|inst56~1                                                                                                                                                      ; 7       ;
; ALU:insANDt|inst57~2                                                                                                                                                      ; 7       ;
; ALU:insANDt|inst58~3                                                                                                                                                      ; 7       ;
; MUX:MUX_B|inst5                                                                                                                                                           ; 7       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                     ; 6       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 6       ;
; ALU:insANDt|inst51~1                                                                                                                                                      ; 6       ;
; ALU:insANDt|inst52~2                                                                                                                                                      ; 6       ;
; ALU:insANDt|inst53~1                                                                                                                                                      ; 6       ;
; ALU:insANDt|inst54~1                                                                                                                                                      ; 6       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|29~0                                                                                                                                ; 6       ;
; MUX:MUX_B|inst6                                                                                                                                                           ; 6       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 6       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                 ; 5       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; 5       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 ; 5       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 5       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 5       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 5       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|25~1                                                                                                                                ; 5       ;
; S5:inst27|inst~1                                                                                                                                                          ; 5       ;
; RD:inst16|inst2~0                                                                                                                                                         ; 5       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                     ; 4       ;
; M:inst19|inst~3                                                                                                                                                           ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4       ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|29~1                                                                                                                                ; 4       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|30~2                                                                                                                                ; 4       ;
; MUX:MUX_A|inst7                                                                                                                                                           ; 4       ;
; G:inst18|inst~0                                                                                                                                                           ; 4       ;
; WR:inst17|inst~1                                                                                                                                                          ; 4       ;
; jiepai:inst2|2_4decoder:inst|inst1~0                                                                                                                                      ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 4       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                          ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                   ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1          ; 3       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|61~0                                                                                                                                ; 3       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|22                                                                                                                                  ; 3       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|23~0                                                                                                                               ; 3       ;
; MUX:MUX_B|inst7                                                                                                                                                           ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 3       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 3       ;
; Open~input                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                          ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|66~2                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|30~3                                                                                                                                ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|105~0                                                                                                                  ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|104~0                                                                                                                  ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|107~0                                                                                                                 ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|106~0                                                                                                                 ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|183~3                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|76                                                                                                                    ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|78                                                                                                                    ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst5|14                                                                                                                                 ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|80                                                                                                                    ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~12                                                                                                                              ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~5                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~4                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~3                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~2                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|28~2                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|105~0                                                                                                                 ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|109                                                                                                                                 ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|79~0                                                                                                                                ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|90~0                                                                                                                                ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|14                                                                                                                                 ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub|93                                                                                                                    ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|45                                                                                                                                  ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|15~0                                                                                                                                ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|19~0                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst5|28~2                                                                                                                               ; 2       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst5|23~0                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|45~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|48~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|74~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|44~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|47~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|79~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|43~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74181:inst|46~0                                                                                                                                               ; 2       ;
; ALU:insANDt|74182:inst2|31~2                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|52~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74182:inst2|31~1                                                                                                                                              ; 2       ;
; ALU:insANDt|74182:inst2|31~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|79~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|43~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|46~0                                                                                                                                              ; 2       ;
; CN:inst24|inst~2                                                                                                                                                          ; 2       ;
; ALU:insANDt|74181:inst1|47~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|44~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|48~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|45~0                                                                                                                                              ; 2       ;
; ALU:insANDt|74181:inst1|51~0                                                                                                                                              ; 2       ;
; RA:inst6|inst4~2                                                                                                                                                          ; 2       ;
; 74273:MAR|19                                                                                                                                                              ; 2       ;
; 74273:MAR|18                                                                                                                                                              ; 2       ;
; 74273:MAR|17                                                                                                                                                              ; 2       ;
; 74273:MAR|16                                                                                                                                                              ; 2       ;
; 74273:MAR|15                                                                                                                                                              ; 2       ;
; 74273:MAR|14                                                                                                                                                              ; 2       ;
; 74273:MAR|13                                                                                                                                                              ; 2       ;
; 74273:MAR|12                                                                                                                                                              ; 2       ;
; WR:inst17|inst~0                                                                                                                                                          ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[1]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[2]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[3]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[4]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[5]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[6]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[7]                                                              ; 2       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_a[0]                                                              ; 2       ;
; start_end:inst3|inst4~feeder                                                                                                                                              ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                        ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                 ; 1       ;
; altera_reserved_tck~input                                                                                                                                                 ; 1       ;
; altera_reserved_tms~input                                                                                                                                                 ; 1       ;
; S_clk~input                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                          ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                  ; 1       ;
; jiepai:inst2|inst2~0                                                                                                                                                      ; 1       ;
; jiepai:inst2|mod4conter:inst1|inst~0                                                                                                                                      ; 1       ;
; jiepai:inst2|mod4conter:inst1|inst1~0                                                                                                                                     ; 1       ;
; M:inst19|inst~5                                                                                                                                                           ; 1       ;
; M:inst19|inst~4                                                                                                                                                           ; 1       ;
; S1:inst22|instT~2                                                                                                                                                         ; 1       ;
; S1:inst22|instT~1                                                                                                                                                         ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|66~1                                                                                                                               ; 1       ;
; ALU:insANDt|inst58~4                                                                                                                                                      ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                      ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                      ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                      ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                   ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                   ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; start_end:inst3|inst                                                                                                                                                      ; 1       ;
; start_end:inst3|inst~0                                                                                                                                                    ; 1       ;
; start_end:inst3|inst4                                                                                                                                                     ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                    ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0          ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 1       ;
; inst7                                                                                                                                                                     ; 1       ;
; CPMAR:inst15|inst~0                                                                                                                                                       ; 1       ;
; CPMAR:inst15|instWW                                                                                                                                                       ; 1       ;
; inst                                                                                                                                                                      ; 1       ;
; inst~1                                                                                                                                                                    ; 1       ;
; inst~0                                                                                                                                                                    ; 1       ;
; inst5                                                                                                                                                                     ; 1       ;
; inst5~0                                                                                                                                                                   ; 1       ;
; inswwt                                                                                                                                                                    ; 1       ;
; inswwt~0                                                                                                                                                                  ; 1       ;
; inst1                                                                                                                                                                     ; 1       ;
; inswt                                                                                                                                                                     ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; ALU:insANDt|inst51~0                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst1|80                                                                                                                                                ; 1       ;
; ALU:insANDt|inst52~1                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst1|81                                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|14                                                                                                                                 ; 1       ;
; ALU:insANDt|inst52~0                                                                                                                                                      ; 1       ;
; ALU:insANDt|inst53~0                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst1|82                                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|28~1                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|24~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|28~0                                                                                                                               ; 1       ;
; ALU:insANDt|inst54~0                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst1|77                                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|66                                                                                                                                 ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|66~1                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|41~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|66~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst4|58~0                                                                                                                               ; 1       ;
; ALU:insANDt|inst55~2                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst|80                                                                                                                                                 ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|76                                                                                                                     ; 1       ;
; ALU:insANDt|inst56~0                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst|81                                                                                                                                                 ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|78                                                                                                                     ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|80                                                                                                                     ; 1       ;
; ALU:insANDt|inst57~1                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst|82                                                                                                                                                 ; 1       ;
; ALU:insANDt|inst57~0                                                                                                                                                      ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82                                                                                                                     ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82~5                                                                                                                   ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82~4                                                                                                                   ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82~3                                                                                                                   ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82~2                                                                                                                   ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82~1                                                                                                                   ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub|82~0                                                                                                                   ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst5|58~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|66~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|41~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|47                                                                                                                                 ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|58~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|183~2                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|183~1                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|183~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~11                                                                                                                              ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~10                                                                                                                              ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~9                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~8                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~7                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~6                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~1                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|166~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|28~1                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst6|28~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|109~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|87~1                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|87~0                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|75~0                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|107~0                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|92                                                                                                                                  ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|98                                                                                                                                  ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|99~0                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|98~0                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|45~0                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|43                                                                                                                                  ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|34                                                                                                                                  ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74284:inst|25~0                                                                                                                                ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst5|28~1                                                                                                                               ; 1       ;
; ALU:insANDt|8bit_mul:inst3|74285:inst5|28~0                                                                                                                               ; 1       ;
; ALU:insANDt|inst58~2                                                                                                                                                      ; 1       ;
; ALU:insANDt|74181:inst|77                                                                                                                                                 ; 1       ;
; ALU:insANDt|74181:inst|51~0                                                                                                                                               ; 1       ;
; ALU:insANDt|74181:inst|52~0                                                                                                                                               ; 1       ;
; 74374:R1|20                                                                                                                                                               ; 1       ;
; PC:insmct|inst7                                                                                                                                                           ; 1       ;
; 74374:R0|20                                                                                                                                                               ; 1       ;
; ALU:insANDt|74181:inst|74~1                                                                                                                                               ; 1       ;
; 74374:R1|19                                                                                                                                                               ; 1       ;
; PC:insmct|inst6                                                                                                                                                           ; 1       ;
; 74374:R1|18                                                                                                                                                               ; 1       ;
; PC:insmct|inst5                                                                                                                                                           ; 1       ;
; 74374:R0|18                                                                                                                                                               ; 1       ;
; 74374:R1|17                                                                                                                                                               ; 1       ;
; PC:insmct|inst4                                                                                                                                                           ; 1       ;
; 74374:R0|17                                                                                                                                                               ; 1       ;
; 74374:R1|13                                                                                                                                                               ; 1       ;
; PC:insmct|inst                                                                                                                                                            ; 1       ;
; 74374:R0|13                                                                                                                                                               ; 1       ;
; CN:inst24|inst~1                                                                                                                                                          ; 1       ;
; CN:inst24|inst~0                                                                                                                                                          ; 1       ;
; PC:insmct|inst1                                                                                                                                                           ; 1       ;
; 74374:R1|14                                                                                                                                                               ; 1       ;
; 74374:R0|14                                                                                                                                                               ; 1       ;
; 74374:R1|15                                                                                                                                                               ; 1       ;
; PC:insmct|inst2                                                                                                                                                           ; 1       ;
; 74374:R0|15                                                                                                                                                               ; 1       ;
; 74374:R1|16                                                                                                                                                               ; 1       ;
; PC:insmct|inst3                                                                                                                                                           ; 1       ;
; PB:inst9|inst2~0                                                                                                                                                          ; 1       ;
; RB:inst10|inst1~0                                                                                                                                                         ; 1       ;
; 74374:R0|16                                                                                                                                                               ; 1       ;
; S5:inst27|inst~0                                                                                                                                                          ; 1       ;
; 74374:R0|19                                                                                                                                                               ; 1       ;
; RA:inst6|inst4~1                                                                                                                                                          ; 1       ;
; RA:inst6|inst4~0                                                                                                                                                          ; 1       ;
; S4:inst28|inst~0                                                                                                                                                          ; 1       ;
; S0:inst23|instT3~1                                                                                                                                                        ; 1       ;
; S0:inst23|instT3~0                                                                                                                                                        ; 1       ;
; S2:inst21|inst9~0                                                                                                                                                         ; 1       ;
; S2:inst21|inst~0                                                                                                                                                          ; 1       ;
; S2:inst21|inst8~0                                                                                                                                                         ; 1       ;
; S3:inst20|inst3~0                                                                                                                                                         ; 1       ;
; S3:inst20|inst5~0                                                                                                                                                         ; 1       ;
; jiepai:inst2|2_4decoder:inst|inst                                                                                                                                         ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9  ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8  ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7  ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~23                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                                ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                 ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[1]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[2]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[3]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[4]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[5]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[6]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[7]                                                              ; 1       ;
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|q_b[0]                                                              ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                             ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF      ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+----------------+----------------------+-----------------+-----------------+
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; date.mif ; M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|ALTSYNCRAM                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000101) (5) (5) (05)   ;(00010000) (20) (16) (10)   ;(00000010) (2) (2) (02)   ;(00100000) (40) (32) (20)   ;(00110000) (60) (48) (30)   ;(11111111) (377) (255) (FF)   ;(01000000) (100) (64) (40)   ;
;8;(00110000) (60) (48) (30)    ;(11111110) (376) (254) (FE)   ;(01010000) (120) (80) (50)   ;(00110000) (60) (48) (30)   ;(11111101) (375) (253) (FD)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(11111100) (374) (252) (FC)   ;
;16;(01110000) (160) (112) (70)    ;(00110000) (60) (48) (30)   ;(11111011) (373) (251) (FB)   ;(10000000) (200) (128) (80)   ;(00110000) (60) (48) (30)   ;(11111010) (372) (250) (FA)   ;(10010000) (220) (144) (90)   ;(00110000) (60) (48) (30)   ;
;24;(11111001) (371) (249) (F9)    ;(10100000) (240) (160) (A0)   ;(00110000) (60) (48) (30)   ;(11111000) (370) (248) (F8)   ;(10110000) (260) (176) (B0)   ;(00110000) (60) (48) (30)   ;(11110111) (367) (247) (F7)   ;(11000000) (300) (192) (C0)   ;
;32;(00110000) (60) (48) (30)    ;(11110110) (366) (246) (F6)   ;(11010000) (320) (208) (D0)   ;(00110000) (60) (48) (30)   ;(11110101) (365) (245) (F5)   ;(11100000) (340) (224) (E0)   ;(00110000) (60) (48) (30)   ;(11110100) (364) (244) (F4)   ;
;40;(11110000) (360) (240) (F0)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;64;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;80;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 506 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 13 / 1,326 ( < 1 % )   ;
; C4 interconnects            ; 260 / 21,816 ( 1 % )   ;
; Direct links                ; 95 / 32,401 ( < 1 % )  ;
; Global clocks               ; 7 / 10 ( 70 % )        ;
; Local interconnects         ; 258 / 10,320 ( 3 % )   ;
; R24 interconnects           ; 21 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 267 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.67) ; Number of LABs  (Total = 33) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 3                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 3                            ;
; 14                                          ; 3                            ;
; 15                                          ; 2                            ;
; 16                                          ; 15                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.48) ; Number of LABs  (Total = 33) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 11                           ;
; 1 Clock                            ; 22                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. clear                      ; 1                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.73) ; Number of LABs  (Total = 33) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 7                            ;
; 17                                           ; 3                            ;
; 18                                           ; 4                            ;
; 19                                           ; 1                            ;
; 20                                           ; 4                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.24) ; Number of LABs  (Total = 33) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 1                            ;
; 2                                               ; 4                            ;
; 3                                               ; 2                            ;
; 4                                               ; 5                            ;
; 5                                               ; 3                            ;
; 6                                               ; 2                            ;
; 7                                               ; 1                            ;
; 8                                               ; 4                            ;
; 9                                               ; 3                            ;
; 10                                              ; 3                            ;
; 11                                              ; 2                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.33) ; Number of LABs  (Total = 33) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 2                            ;
; 9                                            ; 3                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 3                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 4            ; 0            ; 4            ; 0            ; 0            ; 61        ; 4            ; 0            ; 61        ; 61        ; 0            ; 53           ; 0            ; 0            ; 4            ; 0            ; 53           ; 4            ; 0            ; 0            ; 0            ; 53           ; 0            ; 0            ; 0            ; 0            ; 0            ; 61        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 57           ; 61           ; 57           ; 61           ; 61           ; 0         ; 57           ; 61           ; 0         ; 0         ; 61           ; 8            ; 61           ; 61           ; 57           ; 61           ; 8            ; 57           ; 61           ; 61           ; 61           ; 8            ; 61           ; 61           ; 61           ; 61           ; 61           ; 0         ; 61           ; 61           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; w0                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; w1                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; w2                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; w3                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T1                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T2                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T3                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T4                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ZQ1                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ZQ2                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r/w                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r/w_clock           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MA                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPIR                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; M                   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S3                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S2                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S1                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S0                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S4                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S7                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPPC                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPR1                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPR0                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CPMAR               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; op[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; op[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; op[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; op[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADR[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_DATA[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_OUT[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLR                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; C_clk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Open                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_clk               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                         ; Destination Register                                                                                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0] ; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.206             ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "test4"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 53 pins of 57 total pins
    Info (169086): Pin w0 not assigned to an exact location on the device
    Info (169086): Pin w1 not assigned to an exact location on the device
    Info (169086): Pin w2 not assigned to an exact location on the device
    Info (169086): Pin w3 not assigned to an exact location on the device
    Info (169086): Pin T1 not assigned to an exact location on the device
    Info (169086): Pin T2 not assigned to an exact location on the device
    Info (169086): Pin T3 not assigned to an exact location on the device
    Info (169086): Pin T4 not assigned to an exact location on the device
    Info (169086): Pin ZQ1 not assigned to an exact location on the device
    Info (169086): Pin ZQ2 not assigned to an exact location on the device
    Info (169086): Pin r/w not assigned to an exact location on the device
    Info (169086): Pin r/w_clock not assigned to an exact location on the device
    Info (169086): Pin MA not assigned to an exact location on the device
    Info (169086): Pin CPIR not assigned to an exact location on the device
    Info (169086): Pin M not assigned to an exact location on the device
    Info (169086): Pin S3 not assigned to an exact location on the device
    Info (169086): Pin S2 not assigned to an exact location on the device
    Info (169086): Pin S1 not assigned to an exact location on the device
    Info (169086): Pin S0 not assigned to an exact location on the device
    Info (169086): Pin S4 not assigned to an exact location on the device
    Info (169086): Pin S7 not assigned to an exact location on the device
    Info (169086): Pin CPPC not assigned to an exact location on the device
    Info (169086): Pin CPR1 not assigned to an exact location on the device
    Info (169086): Pin CPR0 not assigned to an exact location on the device
    Info (169086): Pin CPMAR not assigned to an exact location on the device
    Info (169086): Pin op[3] not assigned to an exact location on the device
    Info (169086): Pin op[2] not assigned to an exact location on the device
    Info (169086): Pin op[1] not assigned to an exact location on the device
    Info (169086): Pin op[0] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADR[0] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_OUT[0] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: C_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: jiepai:inst2|mod4conter:inst1|inst was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: S_clk was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node inst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPR0~output
Info (176353): Automatically promoted node inst5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPR1~output
Info (176353): Automatically promoted node inst7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPMAR~output
Info (176353): Automatically promoted node inswt 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node r/w_clock~output
Info (176353): Automatically promoted node inswwt 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPPC~output
Info (176353): Automatically promoted node inst1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPIR~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 53 (unused VREF, 2.5V VCCIO, 0 input, 53 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/T4/T4/output_files/test4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1056 megabytes
    Info: Processing ended: Sat Nov 19 10:24:41 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/T4/T4/output_files/test4.fit.smsg.


