#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12be65750 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x12be62830 .scope module, "wrapper_cu" "wrapper_cu" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 2 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x12be66400 .param/l "CU_IDX" 0 3 8, +C4<00000000000000000000000000000000>;
P_0x12be66440 .param/l "DATA_ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x12be66480 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000010000>;
P_0x12be664c0 .param/l "INST_MSG_WIDTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x12be66500 .param/l "NUM_THREADS" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x12be66540 .param/l "PC_ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
o0x12000f270 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9d200 .functor BUFZ 1, o0x12000f270, C4<0>, C4<0>, C4<0>;
o0x12000f2a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9d270 .functor BUFZ 1, o0x12000f2a0, C4<0>, C4<0>, C4<0>;
o0x12000f2d0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9d2e0 .functor BUFZ 1, o0x12000f2d0, C4<0>, C4<0>, C4<0>;
o0x12000f300 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9d390 .functor BUFZ 1, o0x12000f300, C4<0>, C4<0>, C4<0>;
L_0x12be9d440 .functor BUFZ 8, v0x12be764b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9d4e0 .functor BUFZ 8, v0x12be7cdd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9d550 .functor BUFZ 8, v0x12be83770_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9d620 .functor BUFZ 8, v0x12be8a060_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9d6b0 .functor BUFZ 1, v0x12be76600_0, C4<0>, C4<0>, C4<0>;
L_0x12be9d770 .functor BUFZ 1, v0x12be7cef0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9d800 .functor BUFZ 1, v0x12be838a0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9d8d0 .functor BUFZ 1, v0x12be8a1b0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9d940 .functor BUFZ 1, v0x12be76a20_0, C4<0>, C4<0>, C4<0>;
L_0x12be9da20 .functor BUFZ 1, v0x12be7d310_0, C4<0>, C4<0>, C4<0>;
L_0x12be9da90 .functor BUFZ 1, v0x12be83cc0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9d9b0 .functor BUFZ 1, v0x12be8a5d0_0, C4<0>, C4<0>, C4<0>;
o0x12000f330 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x12be9db80 .functor BUFZ 16, o0x12000f330, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x12000f360 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x12be9dcc0 .functor BUFZ 16, o0x12000f360, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x12000f390 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x12be9db00 .functor BUFZ 16, o0x12000f390, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x12000f3c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x12be9de50 .functor BUFZ 16, o0x12000f3c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x12000f3f0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9dc30 .functor BUFZ 1, o0x12000f3f0, C4<0>, C4<0>, C4<0>;
o0x12000f420 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9dff0 .functor BUFZ 1, o0x12000f420, C4<0>, C4<0>, C4<0>;
o0x12000f450 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9ddb0 .functor BUFZ 1, o0x12000f450, C4<0>, C4<0>, C4<0>;
o0x12000f480 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9e1a0 .functor BUFZ 1, o0x12000f480, C4<0>, C4<0>, C4<0>;
o0x12000f6f0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9df40 .functor BUFZ 1, o0x12000f6f0, C4<0>, C4<0>, C4<0>;
o0x12000f720 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9e320 .functor BUFZ 1, o0x12000f720, C4<0>, C4<0>, C4<0>;
o0x12000f750 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9e0e0 .functor BUFZ 1, o0x12000f750, C4<0>, C4<0>, C4<0>;
o0x12000f780 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9e4b0 .functor BUFZ 1, o0x12000f780, C4<0>, C4<0>, C4<0>;
L_0x12be9e250 .functor BUFZ 8, v0x12be76cf0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9e650 .functor BUFZ 8, v0x12be7d650_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9e3d0 .functor BUFZ 8, v0x12be83ff0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9e440 .functor BUFZ 8, v0x12be8a8e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9e560 .functor BUFZ 16, v0x12be76e20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9e5d0 .functor BUFZ 16, v0x12be7d7b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9e7d0 .functor BUFZ 16, v0x12be84150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9e6c0 .functor BUFZ 16, v0x12be8aa40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9e750 .functor BUFZ 1, v0x12be77010_0, C4<0>, C4<0>, C4<0>;
L_0x12be9e860 .functor BUFZ 1, v0x12be7d9a0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9e8f0 .functor BUFZ 1, v0x12be84340_0, C4<0>, C4<0>, C4<0>;
L_0x12be9eae0 .functor BUFZ 1, v0x12be8ac30_0, C4<0>, C4<0>, C4<0>;
o0x12000f870 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9eb70 .functor BUFZ 1, o0x12000f870, C4<0>, C4<0>, C4<0>;
o0x12000f8a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9e9a0 .functor BUFZ 1, o0x12000f8a0, C4<0>, C4<0>, C4<0>;
o0x12000f8d0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9ea50 .functor BUFZ 1, o0x12000f8d0, C4<0>, C4<0>, C4<0>;
o0x12000f900 .functor BUFZ 1, C4<z>; HiZ drive
L_0x12be9ec20 .functor BUFZ 1, o0x12000f900, C4<0>, C4<0>, C4<0>;
o0x12000ec40 .functor BUFZ 2, C4<zz>; HiZ drive
v0x12be97640_0 .net "active_threads", 1 0, o0x12000ec40;  0 drivers
o0x120008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be65970_0 .net "clk", 0 0, o0x120008100;  0 drivers
v0x12be976f0_0 .net "compute_state", 3 0, L_0x12be9b870;  1 drivers
v0x12be977a0_0 .net "cu_complete", 0 0, L_0x12be9bd50;  1 drivers
o0x12000e3a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be97870_0 .net "cu_enable", 0 0, o0x12000e3a0;  0 drivers
v0x12be97980_0 .net "fetch_req_addr", 7 0, L_0x12be9c760;  1 drivers
o0x12000df50 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be97a50_0 .net "fetch_req_rdy", 0 0, o0x12000df50;  0 drivers
v0x12be97b20_0 .net "fetch_req_val", 0 0, L_0x12be9c6f0;  1 drivers
o0x12000dfe0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x12be97bf0_0 .net "fetch_resp_inst", 15 0, o0x12000dfe0;  0 drivers
v0x12be97d00_0 .net "fetch_resp_rdy", 0 0, L_0x12be9c7d0;  1 drivers
o0x12000e070 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be97dd0_0 .net "fetch_resp_val", 0 0, o0x12000e070;  0 drivers
v0x12be97ea0 .array "read_req_addr", 0 3;
v0x12be97ea0_0 .net v0x12be97ea0 0, 7 0, L_0x12be9d440; 1 drivers
v0x12be97ea0_1 .net v0x12be97ea0 1, 7 0, L_0x12be9d4e0; 1 drivers
v0x12be97ea0_2 .net v0x12be97ea0 2, 7 0, L_0x12be9d550; 1 drivers
v0x12be97ea0_3 .net v0x12be97ea0 3, 7 0, L_0x12be9d620; 1 drivers
v0x12be97f30 .array "read_req_addr_val", 0 3;
v0x12be97f30_0 .net v0x12be97f30 0, 0 0, L_0x12be9d6b0; 1 drivers
v0x12be97f30_1 .net v0x12be97f30 1, 0 0, L_0x12be9d770; 1 drivers
v0x12be97f30_2 .net v0x12be97f30 2, 0 0, L_0x12be9d800; 1 drivers
v0x12be97f30_3 .net v0x12be97f30 3, 0 0, L_0x12be9d8d0; 1 drivers
v0x12be97fc0 .array "read_req_rdy", 0 3;
v0x12be97fc0_0 .net v0x12be97fc0 0, 0 0, o0x12000f270; 0 drivers
v0x12be97fc0_1 .net v0x12be97fc0 1, 0 0, o0x12000f2a0; 0 drivers
v0x12be97fc0_2 .net v0x12be97fc0 2, 0 0, o0x12000f2d0; 0 drivers
v0x12be97fc0_3 .net v0x12be97fc0 3, 0 0, o0x12000f300; 0 drivers
v0x12be98050 .array "read_resp_data", 0 3;
v0x12be98050_0 .net v0x12be98050 0, 15 0, o0x12000f330; 0 drivers
v0x12be98050_1 .net v0x12be98050 1, 15 0, o0x12000f360; 0 drivers
v0x12be98050_2 .net v0x12be98050 2, 15 0, o0x12000f390; 0 drivers
v0x12be98050_3 .net v0x12be98050 3, 15 0, o0x12000f3c0; 0 drivers
v0x12be980e0 .array "read_resp_data_val", 0 3;
v0x12be980e0_0 .net v0x12be980e0 0, 0 0, o0x12000f3f0; 0 drivers
v0x12be980e0_1 .net v0x12be980e0 1, 0 0, o0x12000f420; 0 drivers
v0x12be980e0_2 .net v0x12be980e0 2, 0 0, o0x12000f450; 0 drivers
v0x12be980e0_3 .net v0x12be980e0 3, 0 0, o0x12000f480; 0 drivers
v0x12be98170 .array "read_resp_rdy", 0 3;
v0x12be98170_0 .net v0x12be98170 0, 0 0, L_0x12be9d940; 1 drivers
v0x12be98170_1 .net v0x12be98170 1, 0 0, L_0x12be9da20; 1 drivers
v0x12be98170_2 .net v0x12be98170 2, 0 0, L_0x12be9da90; 1 drivers
v0x12be98170_3 .net v0x12be98170 3, 0 0, L_0x12be9d9b0; 1 drivers
o0x120008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be98300_0 .net "reset", 0 0, o0x120008280;  0 drivers
v0x12be98390 .array "write_req_addr", 0 3;
v0x12be98390_0 .net v0x12be98390 0, 7 0, L_0x12be9e250; 1 drivers
v0x12be98390_1 .net v0x12be98390 1, 7 0, L_0x12be9e650; 1 drivers
v0x12be98390_2 .net v0x12be98390 2, 7 0, L_0x12be9e3d0; 1 drivers
v0x12be98390_3 .net v0x12be98390 3, 7 0, L_0x12be9e440; 1 drivers
v0x12be98490 .array "write_req_data", 0 3;
v0x12be98490_0 .net v0x12be98490 0, 15 0, L_0x12be9e560; 1 drivers
v0x12be98490_1 .net v0x12be98490 1, 15 0, L_0x12be9e5d0; 1 drivers
v0x12be98490_2 .net v0x12be98490 2, 15 0, L_0x12be9e7d0; 1 drivers
v0x12be98490_3 .net v0x12be98490 3, 15 0, L_0x12be9e6c0; 1 drivers
v0x12be98590 .array "write_req_rdy", 0 3;
v0x12be98590_0 .net v0x12be98590 0, 0 0, o0x12000f6f0; 0 drivers
v0x12be98590_1 .net v0x12be98590 1, 0 0, o0x12000f720; 0 drivers
v0x12be98590_2 .net v0x12be98590 2, 0 0, o0x12000f750; 0 drivers
v0x12be98590_3 .net v0x12be98590 3, 0 0, o0x12000f780; 0 drivers
v0x12be98680 .array "write_req_val", 0 3;
v0x12be98680_0 .net v0x12be98680 0, 0 0, L_0x12be9e750; 1 drivers
v0x12be98680_1 .net v0x12be98680 1, 0 0, L_0x12be9e860; 1 drivers
v0x12be98680_2 .net v0x12be98680 2, 0 0, L_0x12be9e8f0; 1 drivers
v0x12be98680_3 .net v0x12be98680 3, 0 0, L_0x12be9eae0; 1 drivers
v0x12be98770 .array "write_resp_val", 0 3;
v0x12be98770_0 .net v0x12be98770 0, 0 0, o0x12000f870; 0 drivers
v0x12be98770_1 .net v0x12be98770 1, 0 0, o0x12000f8a0; 0 drivers
v0x12be98770_2 .net v0x12be98770 2, 0 0, o0x12000f8d0; 0 drivers
v0x12be98770_3 .net v0x12be98770 3, 0 0, o0x12000f900; 0 drivers
S_0x12be660c0 .scope module, "inst_cu" "cu" 3 58, 4 15 0, S_0x12be62830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /OUTPUT 1 "cu_complete";
    .port_info 4 /INPUT 2 "active_threads";
    .port_info 5 /OUTPUT 4 "compute_state";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
    .port_info 12 /INPUT 4 "read_req_rdy";
    .port_info 13 /OUTPUT 32 "read_req_addr";
    .port_info 14 /OUTPUT 4 "read_req_addr_val";
    .port_info 15 /OUTPUT 4 "read_resp_rdy";
    .port_info 16 /INPUT 64 "read_resp_data";
    .port_info 17 /INPUT 4 "read_resp_data_val";
    .port_info 18 /INPUT 4 "write_req_rdy";
    .port_info 19 /OUTPUT 32 "write_req_addr";
    .port_info 20 /OUTPUT 64 "write_req_data";
    .port_info 21 /OUTPUT 4 "write_req_val";
    .port_info 22 /INPUT 4 "write_resp_val";
P_0x12be625b0 .param/l "CU_IDX" 0 4 21, +C4<00000000000000000000000000000000>;
P_0x12be625f0 .param/l "DATA_ADDR_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12be62630 .param/l "DATA_WIDTH" 0 4 17, +C4<00000000000000000000000000010000>;
P_0x12be62670 .param/l "INST_MSG_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x12be626b0 .param/l "NUM_THREADS" 0 4 16, +C4<00000000000000000000000000000100>;
P_0x12be626f0 .param/l "PC_ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000001000>;
L_0x12be9b870 .functor BUFZ 4, v0x12be92cb0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x12be9c090 .functor BUFZ 2, v0x12be761b0_0, C4<00>, C4<00>, C4<00>;
L_0x12be9c100 .functor BUFZ 2, v0x12be7cad0_0, C4<00>, C4<00>, C4<00>;
L_0x12be9c190 .functor BUFZ 2, v0x12be83450_0, C4<00>, C4<00>, C4<00>;
L_0x12be9c220 .functor BUFZ 2, v0x12be89d80_0, C4<00>, C4<00>, C4<00>;
v0x12be92e40_0 .array/port v0x12be92e40, 0;
L_0x12be9c2e0 .functor BUFZ 8, v0x12be92e40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be92e40_1 .array/port v0x12be92e40, 1;
L_0x12be9c390 .functor BUFZ 8, v0x12be92e40_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be92e40_2 .array/port v0x12be92e40, 2;
L_0x12be9c4c0 .functor BUFZ 8, v0x12be92e40_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be92e40_3 .array/port v0x12be92e40, 3;
L_0x12be9c5b0 .functor BUFZ 8, v0x12be92e40_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be94510 .array "a", 0 3, 15 0;
v0x12be945c0_0 .net "active_threads", 1 0, o0x12000ec40;  alias, 0 drivers
v0x12be94650_0 .net "alu_func", 3 0, L_0x12be9cba0;  1 drivers
v0x12be946e0 .array "alu_out_data", 0 3;
v0x12be946e0_0 .net v0x12be946e0 0, 15 0, L_0x12be98ba0; 1 drivers
v0x12be946e0_1 .net v0x12be946e0 1, 15 0, L_0x12be99750; 1 drivers
v0x12be946e0_2 .net v0x12be946e0 2, 15 0, L_0x12be9a2e0; 1 drivers
v0x12be946e0_3 .net v0x12be946e0 3, 15 0, L_0x12be9af70; 1 drivers
v0x12be94770 .array "b", 0 3, 15 0;
v0x12be948a0_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be94930 .array "cmp_eq", 0 3;
v0x12be94930_0 .net v0x12be94930 0, 0 0, L_0x12be98cb0; 1 drivers
v0x12be94930_1 .net v0x12be94930 1, 0 0, L_0x12be99860; 1 drivers
v0x12be94930_2 .net v0x12be94930 2, 0 0, L_0x12be9a3f0; 1 drivers
v0x12be94930_3 .net v0x12be94930 3, 0 0, L_0x12be9b000; 1 drivers
v0x12be94ae0 .array "cmp_lt", 0 3;
v0x12be94ae0_0 .net v0x12be94ae0 0, 0 0, L_0x12be98d20; 1 drivers
v0x12be94ae0_1 .net v0x12be94ae0 1, 0 0, L_0x12be998d0; 1 drivers
v0x12be94ae0_2 .net v0x12be94ae0 2, 0 0, L_0x12be9a460; 1 drivers
v0x12be94ae0_3 .net v0x12be94ae0 3, 0 0, L_0x12be9b070; 1 drivers
v0x12be94c70_0 .net "compute_state", 3 0, L_0x12be9b870;  alias, 1 drivers
v0x12be94d80_0 .net "cu_complete", 0 0, L_0x12be9bd50;  alias, 1 drivers
v0x12be94e10_0 .net "cu_enable", 0 0, o0x12000e3a0;  alias, 0 drivers
v0x12be94ea0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  1 drivers
v0x12be94f30 .array "curr_pc", 0 3, 7 0;
v0x12be94fc0_0 .net "fetch_instr", 15 0, v0x12be913f0_0;  1 drivers
v0x12be95090_0 .net "fetch_req_addr", 7 0, L_0x12be9c760;  alias, 1 drivers
v0x12be95120_0 .net "fetch_req_rdy", 0 0, o0x12000df50;  alias, 0 drivers
v0x12be951b0_0 .net "fetch_req_val", 0 0, L_0x12be9c6f0;  alias, 1 drivers
v0x12be95340_0 .net "fetch_resp_inst", 15 0, o0x12000dfe0;  alias, 0 drivers
v0x12be953d0_0 .net "fetch_resp_rdy", 0 0, L_0x12be9c7d0;  alias, 1 drivers
v0x12be95460_0 .net "fetch_resp_val", 0 0, o0x12000e070;  alias, 0 drivers
v0x12be954f0_0 .net "fetch_state", 1 0, L_0x12be9c8b0;  1 drivers
v0x12be955c0_0 .net "imm", 7 0, L_0x12be9cae0;  1 drivers
v0x12be95650_0 .net "is_alu", 0 0, L_0x12be9cc10;  1 drivers
v0x12be956e0_0 .net "is_branch", 0 0, L_0x12be9cce0;  1 drivers
v0x12be957b0_0 .net "is_const", 0 0, L_0x12be9cd70;  1 drivers
v0x12be95840_0 .net "is_jr", 0 0, L_0x12be9d000;  1 drivers
v0x12be95910_0 .net "is_load", 0 0, L_0x12be9ce30;  1 drivers
v0x12be959e0_0 .net "is_nop", 0 0, L_0x12be9cf90;  1 drivers
v0x12be95ab0_0 .net "is_store", 0 0, L_0x12be9cec0;  1 drivers
v0x12be95b80 .array "lsu_load_data", 0 3;
v0x12be95b80_0 .net v0x12be95b80 0, 15 0, L_0x12be98f50; 1 drivers
v0x12be95b80_1 .net v0x12be95b80 1, 15 0, L_0x12be99ae0; 1 drivers
v0x12be95b80_2 .net v0x12be95b80 2, 15 0, L_0x12be9a670; 1 drivers
v0x12be95b80_3 .net v0x12be95b80 3, 15 0, L_0x12be9b280; 1 drivers
v0x12be95d10 .array "lsu_state", 0 3;
v0x12be95d10_0 .net v0x12be95d10 0, 1 0, v0x12be761b0_0; 1 drivers
v0x12be95d10_1 .net v0x12be95d10 1, 1 0, v0x12be7cad0_0; 1 drivers
v0x12be95d10_2 .net v0x12be95d10 2, 1 0, v0x12be83450_0; 1 drivers
v0x12be95d10_3 .net v0x12be95d10 3, 1 0, v0x12be89d80_0; 1 drivers
v0x12be95da0_0 .net "mem_ren", 0 0, L_0x12be9c000;  1 drivers
v0x12be95e30_0 .net "mem_wen", 0 0, L_0x12be9bf40;  1 drivers
v0x12be95240 .array "next_pc", 0 3;
v0x12be95240_0 .net v0x12be95240 0, 7 0, L_0x12be99490; 1 drivers
v0x12be95240_1 .net v0x12be95240 1, 7 0, L_0x12be9a080; 1 drivers
v0x12be95240_2 .net v0x12be95240 2, 7 0, L_0x12be9abb0; 1 drivers
v0x12be95240_3 .net v0x12be95240 3, 7 0, L_0x12be9b7c0; 1 drivers
v0x12be960c0_0 .net "opcode", 3 0, L_0x12be9d0e0;  1 drivers
v0x12be96150_0 .net "rd", 3 0, L_0x12be9c920;  1 drivers
v0x12be961e0 .array "read_req_addr", 0 3;
v0x12be961e0_0 .net v0x12be961e0 0, 7 0, v0x12be764b0_0; 1 drivers
v0x12be961e0_1 .net v0x12be961e0 1, 7 0, v0x12be7cdd0_0; 1 drivers
v0x12be961e0_2 .net v0x12be961e0 2, 7 0, v0x12be83770_0; 1 drivers
v0x12be961e0_3 .net v0x12be961e0 3, 7 0, v0x12be8a060_0; 1 drivers
v0x12be962b0 .array "read_req_addr_val", 0 3;
v0x12be962b0_0 .net v0x12be962b0 0, 0 0, v0x12be76600_0; 1 drivers
v0x12be962b0_1 .net v0x12be962b0 1, 0 0, v0x12be7cef0_0; 1 drivers
v0x12be962b0_2 .net v0x12be962b0 2, 0 0, v0x12be838a0_0; 1 drivers
v0x12be962b0_3 .net v0x12be962b0 3, 0 0, v0x12be8a1b0_0; 1 drivers
v0x12be963e0 .array "read_req_rdy", 0 3;
v0x12be963e0_0 .net v0x12be963e0 0, 0 0, L_0x12be9d200; 1 drivers
v0x12be963e0_1 .net v0x12be963e0 1, 0 0, L_0x12be9d270; 1 drivers
v0x12be963e0_2 .net v0x12be963e0 2, 0 0, L_0x12be9d2e0; 1 drivers
v0x12be963e0_3 .net v0x12be963e0 3, 0 0, L_0x12be9d390; 1 drivers
v0x12be96510 .array "read_resp_data", 0 3;
v0x12be96510_0 .net v0x12be96510 0, 15 0, L_0x12be9db80; 1 drivers
v0x12be96510_1 .net v0x12be96510 1, 15 0, L_0x12be9dcc0; 1 drivers
v0x12be96510_2 .net v0x12be96510 2, 15 0, L_0x12be9db00; 1 drivers
v0x12be96510_3 .net v0x12be96510 3, 15 0, L_0x12be9de50; 1 drivers
v0x12be96640 .array "read_resp_data_val", 0 3;
v0x12be96640_0 .net v0x12be96640 0, 0 0, L_0x12be9dc30; 1 drivers
v0x12be96640_1 .net v0x12be96640 1, 0 0, L_0x12be9dff0; 1 drivers
v0x12be96640_2 .net v0x12be96640 2, 0 0, L_0x12be9ddb0; 1 drivers
v0x12be96640_3 .net v0x12be96640 3, 0 0, L_0x12be9e1a0; 1 drivers
v0x12be96770 .array "read_resp_rdy", 0 3;
v0x12be96770_0 .net v0x12be96770 0, 0 0, v0x12be76a20_0; 1 drivers
v0x12be96770_1 .net v0x12be96770 1, 0 0, v0x12be7d310_0; 1 drivers
v0x12be96770_2 .net v0x12be96770 2, 0 0, v0x12be83cc0_0; 1 drivers
v0x12be96770_3 .net v0x12be96770 3, 0 0, v0x12be8a5d0_0; 1 drivers
v0x12be968a0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be96930_0 .net "rf_ren", 0 0, L_0x12be9beb0;  1 drivers
v0x12be969c0_0 .net "rf_wen", 0 0, L_0x12be9bde0;  1 drivers
v0x12be96a50_0 .net "rimm", 3 0, L_0x12be9ca70;  1 drivers
v0x12be96ae0 .array "rimm_data", 0 3;
v0x12be96ae0_0 .net v0x12be96ae0 0, 15 0, L_0x12be98ab0; 1 drivers
v0x12be96ae0_1 .net v0x12be96ae0 1, 15 0, L_0x12be99660; 1 drivers
v0x12be96ae0_2 .net v0x12be96ae0 2, 15 0, L_0x12be9a1f0; 1 drivers
v0x12be96ae0_3 .net v0x12be96ae0 3, 15 0, L_0x12be9ad80; 1 drivers
v0x12be96c90_0 .net "rs1", 3 0, L_0x12be9c990;  1 drivers
v0x12be96d20 .array "rs1_data", 0 3;
v0x12be96d20_0 .net v0x12be96d20 0, 15 0, L_0x12be97c80; 1 drivers
v0x12be96d20_1 .net v0x12be96d20 1, 15 0, L_0x12be99560; 1 drivers
v0x12be96d20_2 .net v0x12be96d20 2, 15 0, L_0x12be9a0f0; 1 drivers
v0x12be96d20_3 .net v0x12be96d20 3, 15 0, L_0x12be9ac60; 1 drivers
v0x12be96e70_0 .net "rs2", 3 0, L_0x12be9ca00;  1 drivers
v0x12be96f00 .array "rs2_data", 0 3;
v0x12be96f00_0 .net v0x12be96f00 0, 15 0, L_0x12be52920; 1 drivers
v0x12be96f00_1 .net v0x12be96f00 1, 15 0, L_0x12be995d0; 1 drivers
v0x12be96f00_2 .net v0x12be96f00 2, 15 0, L_0x12be9a160; 1 drivers
v0x12be96f00_3 .net v0x12be96f00 3, 15 0, L_0x12be9acf0; 1 drivers
v0x12be97090 .array "write_req_addr", 0 3;
v0x12be97090_0 .net v0x12be97090 0, 7 0, v0x12be76cf0_0; 1 drivers
v0x12be97090_1 .net v0x12be97090 1, 7 0, v0x12be7d650_0; 1 drivers
v0x12be97090_2 .net v0x12be97090 2, 7 0, v0x12be83ff0_0; 1 drivers
v0x12be97090_3 .net v0x12be97090 3, 7 0, v0x12be8a8e0_0; 1 drivers
v0x12be97120 .array "write_req_data", 0 3;
v0x12be97120_0 .net v0x12be97120 0, 15 0, v0x12be76e20_0; 1 drivers
v0x12be97120_1 .net v0x12be97120 1, 15 0, v0x12be7d7b0_0; 1 drivers
v0x12be97120_2 .net v0x12be97120 2, 15 0, v0x12be84150_0; 1 drivers
v0x12be97120_3 .net v0x12be97120 3, 15 0, v0x12be8aa40_0; 1 drivers
v0x12be971f0 .array "write_req_rdy", 0 3;
v0x12be971f0_0 .net v0x12be971f0 0, 0 0, L_0x12be9df40; 1 drivers
v0x12be971f0_1 .net v0x12be971f0 1, 0 0, L_0x12be9e320; 1 drivers
v0x12be971f0_2 .net v0x12be971f0 2, 0 0, L_0x12be9e0e0; 1 drivers
v0x12be971f0_3 .net v0x12be971f0 3, 0 0, L_0x12be9e4b0; 1 drivers
v0x12be97320 .array "write_req_val", 0 3;
v0x12be97320_0 .net v0x12be97320 0, 0 0, v0x12be77010_0; 1 drivers
v0x12be97320_1 .net v0x12be97320 1, 0 0, v0x12be7d9a0_0; 1 drivers
v0x12be97320_2 .net v0x12be97320 2, 0 0, v0x12be84340_0; 1 drivers
v0x12be97320_3 .net v0x12be97320 3, 0 0, v0x12be8ac30_0; 1 drivers
v0x12be97450 .array "write_resp_val", 0 3;
v0x12be97450_0 .net v0x12be97450 0, 0 0, L_0x12be9eb70; 1 drivers
v0x12be97450_1 .net v0x12be97450 1, 0 0, L_0x12be9e9a0; 1 drivers
v0x12be97450_2 .net v0x12be97450 2, 0 0, L_0x12be9ea50; 1 drivers
v0x12be97450_3 .net v0x12be97450 3, 0 0, L_0x12be9ec20; 1 drivers
S_0x12be62370 .scope generate, "genblk1[0]" "genblk1[0]" 4 197, 4 197 0, S_0x12be660c0;
 .timescale -9 -12;
P_0x12be65550 .param/l "i" 1 4 197, +C4<00>;
o0x120009270 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be7a520_0 .net "is_read", 0 0, o0x120009270;  0 drivers
S_0x12be62150 .scope module, "inst_alu" "alu" 4 229, 5 13 0, S_0x12be62370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x12be69610 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x12be69650 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x12be69690 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x12be696d0 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x12be69710 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x12be69750 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x12be69790 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x12be697d0 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x12be69810 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x12be98ba0 .functor BUFZ 16, v0x12be748e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be98cb0 .functor BUFZ 1, v0x12be74d70_0, C4<0>, C4<0>, C4<0>;
L_0x12be98d20 .functor BUFZ 1, v0x12be74e00_0, C4<0>, C4<0>, C4<0>;
L_0x12be98db0 .functor BUFZ 1, v0x12be74ea0_0, C4<0>, C4<0>, C4<0>;
v0x12be94510_0 .array/port v0x12be94510, 0;
v0x12be60620_0 .net "a", 15 0, v0x12be94510_0;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be74780_0 .net "alu_en", 0 0, L_0x1200400a0;  1 drivers
v0x12be74820_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be748e0_0 .var "alu_reg_out", 15 0;
v0x12be94770_0 .array/port v0x12be94770, 0;
v0x12be74990_0 .net "b", 15 0, v0x12be94770_0;  1 drivers
v0x12be74a80_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be74b20_0 .net "cmp_eq", 0 0, L_0x12be98cb0;  alias, 1 drivers
v0x12be74bc0_0 .net "cmp_lt", 0 0, L_0x12be98d20;  alias, 1 drivers
v0x12be74c60_0 .net "cmp_lte", 0 0, L_0x12be98db0;  1 drivers
v0x12be74d70_0 .var "cmp_reg_eq", 0 0;
v0x12be74e00_0 .var "cmp_reg_lt", 0 0;
v0x12be74ea0_0 .var "cmp_reg_lte", 0 0;
v0x12be74f40_0 .net "out", 15 0, L_0x12be98ba0;  alias, 1 drivers
v0x12be74ff0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
E_0x12be605e0 .event posedge, v0x12be74a80_0;
S_0x12be75170 .scope module, "inst_lsu" "lsu" 4 244, 6 23 0, S_0x12be62370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x12be752e0 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x12be75320 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x12be75360 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x12be753a0 .param/l "DONE" 1 6 71, C4<0111>;
P_0x12be753e0 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x12be75420 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x12be75460 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x12be754a0 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x12be754e0 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x12be75520 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x12be75560 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x12be755a0 .param/l "REQ" 1 6 67, C4<0011>;
P_0x12be755e0 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x12be75620 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x12be98f50 .functor BUFZ 16, v0x12be75f70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be75d60_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be75e10_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be75eb0_0 .net "lsu_data_out", 15 0, L_0x12be98f50;  alias, 1 drivers
v0x12be75f70_0 .var "lsu_data_out_reg", 15 0;
L_0x1200400e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be76020_0 .net "lsu_en", 0 0, L_0x1200400e8;  1 drivers
v0x12be76100_0 .net "lsu_state", 1 0, v0x12be761b0_0;  alias, 1 drivers
v0x12be761b0_0 .var "lsu_state_reg", 1 0;
v0x12be76260_0 .net "mem_ren", 0 0, L_0x12be9c000;  alias, 1 drivers
v0x12be76300_0 .net "mem_wen", 0 0, L_0x12be9bf40;  alias, 1 drivers
v0x12be76410_0 .net "read_req_addr", 7 0, v0x12be764b0_0;  alias, 1 drivers
v0x12be764b0_0 .var "read_req_addr_reg", 7 0;
v0x12be76560_0 .net "read_req_addr_val", 0 0, v0x12be76600_0;  alias, 1 drivers
v0x12be76600_0 .var "read_req_addr_val_reg", 0 0;
v0x12be766a0_0 .net "read_req_rdy", 0 0, L_0x12be9d200;  alias, 1 drivers
v0x12be76740_0 .net "read_resp_data", 15 0, L_0x12be9db80;  alias, 1 drivers
v0x12be767f0_0 .net "read_resp_data_val", 0 0, L_0x12be9dc30;  alias, 1 drivers
v0x12be76890_0 .net "read_resp_rdy", 0 0, v0x12be76a20_0;  alias, 1 drivers
v0x12be76a20_0 .var "read_resp_rdy_reg", 0 0;
v0x12be76ab0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be76b40_0 .net "rs1", 15 0, L_0x12be97c80;  alias, 1 drivers
v0x12be76bd0_0 .net "rs2", 15 0, L_0x12be52920;  alias, 1 drivers
v0x12be76c60_0 .net "write_req_addr", 7 0, v0x12be76cf0_0;  alias, 1 drivers
v0x12be76cf0_0 .var "write_req_addr_reg", 7 0;
v0x12be76d80_0 .net "write_req_data", 15 0, v0x12be76e20_0;  alias, 1 drivers
v0x12be76e20_0 .var "write_req_data_reg", 15 0;
v0x12be76ed0_0 .net "write_req_rdy", 0 0, L_0x12be9df40;  alias, 1 drivers
v0x12be76f70_0 .net "write_req_val", 0 0, v0x12be77010_0;  alias, 1 drivers
v0x12be77010_0 .var "write_req_val_reg", 0 0;
v0x12be770b0_0 .net "write_resp_val", 0 0, L_0x12be9eb70;  alias, 1 drivers
S_0x12be77350 .scope module, "inst_pc" "pc" 4 272, 7 15 0, S_0x12be62370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x12be77530 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x12be77570 .param/l "BGT" 1 7 46, C4<0111>;
P_0x12be775b0 .param/l "BLT" 1 7 45, C4<0110>;
P_0x12be775f0 .param/l "BNE" 1 7 43, C4<0100>;
P_0x12be77630 .param/l "CMP" 1 7 49, C4<1000>;
P_0x12be77670 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x12be776b0 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x12be776f0 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x12be99490 .functor BUFZ 8, v0x12be78160_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be77b40_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be77bf0_0 .net "alu_out", 15 0, L_0x12be98ba0;  alias, 1 drivers
v0x12be77c80_0 .net "br_imm", 15 0, L_0x12be98ab0;  alias, 1 drivers
v0x12be77d10_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be77da0_0 .net "cmp_eq", 0 0, L_0x12be98cb0;  alias, 1 drivers
v0x12be77e70_0 .net "cmp_lt", 0 0, L_0x12be98d20;  alias, 1 drivers
v0x12be77f00_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be94f30_0 .array/port v0x12be94f30, 0;
RS_0x120008d90 .resolv tri, v0x12be94f30_0, L_0x12be9c2e0;
v0x12be77fb0_0 .net8 "curr_pc", 7 0, RS_0x120008d90;  2 drivers
v0x12be78040_0 .net "next_pc", 7 0, L_0x12be99490;  alias, 1 drivers
v0x12be78160_0 .var "next_pc_reg", 7 0;
v0x12be78210_0 .net "opcode", 3 0, L_0x12be9d0e0;  alias, 1 drivers
L_0x120040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be782c0_0 .net "pc_en", 0 0, L_0x120040130;  1 drivers
v0x12be78360_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be78510 .scope module, "inst_rf" "xblock_rf" 4 203, 8 18 0, S_0x12be62370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x12be786d0 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x12be78710 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x12be78750 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x12be78790 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x12be787d0 .param/l "DONE" 1 8 79, C4<0111>;
P_0x12be78810 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x12be78850 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x12be78890 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x12be788d0 .param/l "REQ" 1 8 75, C4<0011>;
P_0x12be78910 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000000>;
P_0x12be78950 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x12be78990 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x12be97c80 .functor BUFZ 16, v0x12be7a150_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be52920 .functor BUFZ 16, v0x12be7a270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be98ab0 .functor BUFZ 16, v0x12be7a030_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be79050_0 .net "alu_out_data", 15 0, L_0x12be98ba0;  alias, 1 drivers
v0x12be79120_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
L_0x120040058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be791b0_0 .net "cu_id", 15 0, L_0x120040058;  1 drivers
v0x12be79240_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be79310_0 .net "decoded_imm", 7 0, L_0x12be9cae0;  alias, 1 drivers
v0x12be793e0_0 .net "decoded_rd", 3 0, L_0x12be9c920;  alias, 1 drivers
v0x12be79490_0 .net "decoded_rimm", 3 0, L_0x12be9ca70;  alias, 1 drivers
v0x12be79540_0 .net "decoded_rs1", 3 0, L_0x12be9c990;  alias, 1 drivers
v0x12be795f0_0 .net "decoded_rs2", 3 0, L_0x12be9ca00;  alias, 1 drivers
v0x12be79700_0 .var/i "i", 31 0;
v0x12be797b0_0 .net "is_alu", 0 0, L_0x12be9cc10;  alias, 1 drivers
v0x12be79850_0 .net "is_const", 0 0, L_0x12be9cd70;  alias, 1 drivers
v0x12be798f0_0 .net "is_read", 0 0, o0x120009270;  alias, 0 drivers
v0x12be79990_0 .net "lsu_load_data", 15 0, L_0x12be98f50;  alias, 1 drivers
v0x12be79a50 .array "registers", 0 15, 15 0;
v0x12be79ae0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
o0x1200092a0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12be79b70_0 .net "rf_addr", 3 0, o0x1200092a0;  0 drivers
o0x1200092d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x12be79d00_0 .net "rf_data", 15 0, o0x1200092d0;  0 drivers
L_0x120040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be79d90_0 .net "rf_enable", 0 0, L_0x120040010;  1 drivers
v0x12be79e30_0 .net "rf_ren", 0 0, L_0x12be9beb0;  alias, 1 drivers
v0x12be79ed0_0 .net "rf_wen", 0 0, L_0x12be9bde0;  alias, 1 drivers
v0x12be79f70_0 .net "rimm_data", 15 0, L_0x12be98ab0;  alias, 1 drivers
v0x12be7a030_0 .var "rimm_data_reg", 15 0;
v0x12be7a0c0_0 .net "rs1_data", 15 0, L_0x12be97c80;  alias, 1 drivers
v0x12be7a150_0 .var "rs1_data_reg", 15 0;
v0x12be7a1e0_0 .net "rs2_data", 15 0, L_0x12be52920;  alias, 1 drivers
v0x12be7a270_0 .var "rs2_data_reg", 15 0;
S_0x12be7a5e0 .scope generate, "genblk1[1]" "genblk1[1]" 4 197, 4 197 0, S_0x12be660c0;
 .timescale -9 -12;
P_0x12be78df0 .param/l "i" 1 4 197, +C4<01>;
o0x12000a800 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be80df0_0 .net "is_read", 0 0, o0x12000a800;  0 drivers
S_0x12be7a790 .scope module, "inst_alu" "alu" 4 229, 5 13 0, S_0x12be7a5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x12be7a950 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x12be7a990 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x12be7a9d0 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x12be7aa10 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x12be7aa50 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x12be7aa90 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x12be7aad0 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x12be7ab10 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x12be7ab50 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x12be99750 .functor BUFZ 16, v0x12be7b1e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be99860 .functor BUFZ 1, v0x12be7b6a0_0, C4<0>, C4<0>, C4<0>;
L_0x12be998d0 .functor BUFZ 1, v0x12be7b730_0, C4<0>, C4<0>, C4<0>;
L_0x12be99960 .functor BUFZ 1, v0x12be7b7c0_0, C4<0>, C4<0>, C4<0>;
v0x12be94510_1 .array/port v0x12be94510, 1;
v0x12be7afa0_0 .net "a", 15 0, v0x12be94510_1;  1 drivers
L_0x120040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be7b050_0 .net "alu_en", 0 0, L_0x120040208;  1 drivers
v0x12be7b0f0_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be7b1e0_0 .var "alu_reg_out", 15 0;
v0x12be94770_1 .array/port v0x12be94770, 1;
v0x12be7b290_0 .net "b", 15 0, v0x12be94770_1;  1 drivers
v0x12be7b360_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be7b470_0 .net "cmp_eq", 0 0, L_0x12be99860;  alias, 1 drivers
v0x12be7b500_0 .net "cmp_lt", 0 0, L_0x12be998d0;  alias, 1 drivers
v0x12be7b590_0 .net "cmp_lte", 0 0, L_0x12be99960;  1 drivers
v0x12be7b6a0_0 .var "cmp_reg_eq", 0 0;
v0x12be7b730_0 .var "cmp_reg_lt", 0 0;
v0x12be7b7c0_0 .var "cmp_reg_lte", 0 0;
v0x12be7b850_0 .net "out", 15 0, L_0x12be99750;  alias, 1 drivers
v0x12be7b900_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be7bab0 .scope module, "inst_lsu" "lsu" 4 244, 6 23 0, S_0x12be7a5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x12be7bc20 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x12be7bc60 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x12be7bca0 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x12be7bce0 .param/l "DONE" 1 6 71, C4<0111>;
P_0x12be7bd20 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x12be7bd60 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x12be7bda0 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x12be7bde0 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x12be7be20 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x12be7be60 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x12be7bea0 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x12be7bee0 .param/l "REQ" 1 6 67, C4<0011>;
P_0x12be7bf20 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x12be7bf60 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x12be99ae0 .functor BUFZ 16, v0x12be7c890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be7c6a0_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be7c730_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be7c7d0_0 .net "lsu_data_out", 15 0, L_0x12be99ae0;  alias, 1 drivers
v0x12be7c890_0 .var "lsu_data_out_reg", 15 0;
L_0x120040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be7c940_0 .net "lsu_en", 0 0, L_0x120040250;  1 drivers
v0x12be7ca20_0 .net "lsu_state", 1 0, v0x12be7cad0_0;  alias, 1 drivers
v0x12be7cad0_0 .var "lsu_state_reg", 1 0;
v0x12be7cb80_0 .net "mem_ren", 0 0, L_0x12be9c000;  alias, 1 drivers
v0x12be7cc10_0 .net "mem_wen", 0 0, L_0x12be9bf40;  alias, 1 drivers
v0x12be7cd40_0 .net "read_req_addr", 7 0, v0x12be7cdd0_0;  alias, 1 drivers
v0x12be7cdd0_0 .var "read_req_addr_reg", 7 0;
v0x12be7ce60_0 .net "read_req_addr_val", 0 0, v0x12be7cef0_0;  alias, 1 drivers
v0x12be7cef0_0 .var "read_req_addr_val_reg", 0 0;
v0x12be7cf80_0 .net "read_req_rdy", 0 0, L_0x12be9d270;  alias, 1 drivers
v0x12be7d020_0 .net "read_resp_data", 15 0, L_0x12be9dcc0;  alias, 1 drivers
v0x12be7d0d0_0 .net "read_resp_data_val", 0 0, L_0x12be9dff0;  alias, 1 drivers
v0x12be7d170_0 .net "read_resp_rdy", 0 0, v0x12be7d310_0;  alias, 1 drivers
v0x12be7d310_0 .var "read_resp_rdy_reg", 0 0;
v0x12be7d3b0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be7d440_0 .net "rs1", 15 0, L_0x12be99560;  alias, 1 drivers
v0x12be7d4f0_0 .net "rs2", 15 0, L_0x12be995d0;  alias, 1 drivers
v0x12be7d5a0_0 .net "write_req_addr", 7 0, v0x12be7d650_0;  alias, 1 drivers
v0x12be7d650_0 .var "write_req_addr_reg", 7 0;
v0x12be7d700_0 .net "write_req_data", 15 0, v0x12be7d7b0_0;  alias, 1 drivers
v0x12be7d7b0_0 .var "write_req_data_reg", 15 0;
v0x12be7d860_0 .net "write_req_rdy", 0 0, L_0x12be9e320;  alias, 1 drivers
v0x12be7d900_0 .net "write_req_val", 0 0, v0x12be7d9a0_0;  alias, 1 drivers
v0x12be7d9a0_0 .var "write_req_val_reg", 0 0;
v0x12be7da40_0 .net "write_resp_val", 0 0, L_0x12be9e9a0;  alias, 1 drivers
S_0x12be7dce0 .scope module, "inst_pc" "pc" 4 272, 7 15 0, S_0x12be7a5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x12be7de50 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x12be7de90 .param/l "BGT" 1 7 46, C4<0111>;
P_0x12be7ded0 .param/l "BLT" 1 7 45, C4<0110>;
P_0x12be7df10 .param/l "BNE" 1 7 43, C4<0100>;
P_0x12be7df50 .param/l "CMP" 1 7 49, C4<1000>;
P_0x12be7df90 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x12be7dfd0 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x12be7e010 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x12be9a080 .functor BUFZ 8, v0x12be7ea90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be7e450_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be7e4e0_0 .net "alu_out", 15 0, L_0x12be99750;  alias, 1 drivers
v0x12be7e570_0 .net "br_imm", 15 0, L_0x12be99660;  alias, 1 drivers
v0x12be7e600_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be7e690_0 .net "cmp_eq", 0 0, L_0x12be99860;  alias, 1 drivers
v0x12be7e720_0 .net "cmp_lt", 0 0, L_0x12be998d0;  alias, 1 drivers
v0x12be7e7d0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be94f30_1 .array/port v0x12be94f30, 1;
RS_0x12000a4a0 .resolv tri, v0x12be94f30_1, L_0x12be9c390;
v0x12be7e8e0_0 .net8 "curr_pc", 7 0, RS_0x12000a4a0;  2 drivers
v0x12be7e980_0 .net "next_pc", 7 0, L_0x12be9a080;  alias, 1 drivers
v0x12be7ea90_0 .var "next_pc_reg", 7 0;
v0x12be7eb20_0 .net "opcode", 3 0, L_0x12be9d0e0;  alias, 1 drivers
L_0x120040298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be7ebe0_0 .net "pc_en", 0 0, L_0x120040298;  1 drivers
v0x12be7ec70_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be7ede0 .scope module, "inst_rf" "xblock_rf" 4 203, 8 18 0, S_0x12be7a5e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x12be7efa0 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x12be7efe0 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x12be7f020 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x12be7f060 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x12be7f0a0 .param/l "DONE" 1 8 79, C4<0111>;
P_0x12be7f0e0 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x12be7f120 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x12be7f160 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x12be7f1a0 .param/l "REQ" 1 8 75, C4<0011>;
P_0x12be7f1e0 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000001>;
P_0x12be7f220 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x12be7f260 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x12be99560 .functor BUFZ 16, v0x12be809f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be995d0 .functor BUFZ 16, v0x12be80b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be99660 .functor BUFZ 16, v0x12be808d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be7f940_0 .net "alu_out_data", 15 0, L_0x12be99750;  alias, 1 drivers
v0x12be7fa10_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
L_0x1200401c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be7faa0_0 .net "cu_id", 15 0, L_0x1200401c0;  1 drivers
v0x12be7fb30_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be7fbc0_0 .net "decoded_imm", 7 0, L_0x12be9cae0;  alias, 1 drivers
v0x12be7fca0_0 .net "decoded_rd", 3 0, L_0x12be9c920;  alias, 1 drivers
v0x12be7fd50_0 .net "decoded_rimm", 3 0, L_0x12be9ca70;  alias, 1 drivers
v0x12be7fe00_0 .net "decoded_rs1", 3 0, L_0x12be9c990;  alias, 1 drivers
v0x12be7feb0_0 .net "decoded_rs2", 3 0, L_0x12be9ca00;  alias, 1 drivers
v0x12be7ffe0_0 .var/i "i", 31 0;
v0x12be80070_0 .net "is_alu", 0 0, L_0x12be9cc10;  alias, 1 drivers
v0x12be80100_0 .net "is_const", 0 0, L_0x12be9cd70;  alias, 1 drivers
v0x12be801b0_0 .net "is_read", 0 0, o0x12000a800;  alias, 0 drivers
v0x12be80240_0 .net "lsu_load_data", 15 0, L_0x12be99ae0;  alias, 1 drivers
v0x12be802f0 .array "registers", 0 15, 15 0;
v0x12be80380_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
o0x12000a830 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12be80410_0 .net "rf_addr", 3 0, o0x12000a830;  0 drivers
o0x12000a860 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x12be805b0_0 .net "rf_data", 15 0, o0x12000a860;  0 drivers
L_0x120040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be80660_0 .net "rf_enable", 0 0, L_0x120040178;  1 drivers
v0x12be80700_0 .net "rf_ren", 0 0, L_0x12be9beb0;  alias, 1 drivers
v0x12be807b0_0 .net "rf_wen", 0 0, L_0x12be9bde0;  alias, 1 drivers
v0x12be80840_0 .net "rimm_data", 15 0, L_0x12be99660;  alias, 1 drivers
v0x12be808d0_0 .var "rimm_data_reg", 15 0;
v0x12be80960_0 .net "rs1_data", 15 0, L_0x12be99560;  alias, 1 drivers
v0x12be809f0_0 .var "rs1_data_reg", 15 0;
v0x12be80a80_0 .net "rs2_data", 15 0, L_0x12be995d0;  alias, 1 drivers
v0x12be80b40_0 .var "rs2_data_reg", 15 0;
S_0x12be80eb0 .scope generate, "genblk1[2]" "genblk1[2]" 4 197, 4 197 0, S_0x12be660c0;
 .timescale -9 -12;
P_0x12be7f6f0 .param/l "i" 1 4 197, +C4<010>;
o0x12000bd30 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be87870_0 .net "is_read", 0 0, o0x12000bd30;  0 drivers
S_0x12be81070 .scope module, "inst_alu" "alu" 4 229, 5 13 0, S_0x12be80eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x12be81230 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x12be81270 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x12be812b0 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x12be812f0 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x12be81330 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x12be81370 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x12be813b0 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x12be813f0 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x12be81430 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x12be9a2e0 .functor BUFZ 16, v0x12be81b00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9a3f0 .functor BUFZ 1, v0x12be81fb0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9a460 .functor BUFZ 1, v0x12be82050_0, C4<0>, C4<0>, C4<0>;
L_0x12be9a4f0 .functor BUFZ 1, v0x12be820f0_0, C4<0>, C4<0>, C4<0>;
v0x12be94510_2 .array/port v0x12be94510, 2;
v0x12be81880_0 .net "a", 15 0, v0x12be94510_2;  1 drivers
L_0x120040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be81930_0 .net "alu_en", 0 0, L_0x120040370;  1 drivers
v0x12be819d0_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be81b00_0 .var "alu_reg_out", 15 0;
v0x12be94770_2 .array/port v0x12be94770, 2;
v0x12be81bb0_0 .net "b", 15 0, v0x12be94770_2;  1 drivers
v0x12be81c60_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be81df0_0 .net "cmp_eq", 0 0, L_0x12be9a3f0;  alias, 1 drivers
v0x12be81e80_0 .net "cmp_lt", 0 0, L_0x12be9a460;  alias, 1 drivers
v0x12be81f10_0 .net "cmp_lte", 0 0, L_0x12be9a4f0;  1 drivers
v0x12be81fb0_0 .var "cmp_reg_eq", 0 0;
v0x12be82050_0 .var "cmp_reg_lt", 0 0;
v0x12be820f0_0 .var "cmp_reg_lte", 0 0;
v0x12be82190_0 .net "out", 15 0, L_0x12be9a2e0;  alias, 1 drivers
v0x12be82240_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be82470 .scope module, "inst_lsu" "lsu" 4 244, 6 23 0, S_0x12be80eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x12be825e0 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x12be82620 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x12be82660 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x12be826a0 .param/l "DONE" 1 6 71, C4<0111>;
P_0x12be826e0 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x12be82720 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x12be82760 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x12be827a0 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x12be827e0 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x12be82820 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x12be82860 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x12be828a0 .param/l "REQ" 1 6 67, C4<0011>;
P_0x12be828e0 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x12be82920 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x12be9a670 .functor BUFZ 16, v0x12be83210_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be83020_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be830b0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be83150_0 .net "lsu_data_out", 15 0, L_0x12be9a670;  alias, 1 drivers
v0x12be83210_0 .var "lsu_data_out_reg", 15 0;
L_0x1200403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be832c0_0 .net "lsu_en", 0 0, L_0x1200403b8;  1 drivers
v0x12be833a0_0 .net "lsu_state", 1 0, v0x12be83450_0;  alias, 1 drivers
v0x12be83450_0 .var "lsu_state_reg", 1 0;
v0x12be83500_0 .net "mem_ren", 0 0, L_0x12be9c000;  alias, 1 drivers
v0x12be835d0_0 .net "mem_wen", 0 0, L_0x12be9bf40;  alias, 1 drivers
v0x12be836e0_0 .net "read_req_addr", 7 0, v0x12be83770_0;  alias, 1 drivers
v0x12be83770_0 .var "read_req_addr_reg", 7 0;
v0x12be83800_0 .net "read_req_addr_val", 0 0, v0x12be838a0_0;  alias, 1 drivers
v0x12be838a0_0 .var "read_req_addr_val_reg", 0 0;
v0x12be83940_0 .net "read_req_rdy", 0 0, L_0x12be9d2e0;  alias, 1 drivers
v0x12be839e0_0 .net "read_resp_data", 15 0, L_0x12be9db00;  alias, 1 drivers
v0x12be83a90_0 .net "read_resp_data_val", 0 0, L_0x12be9ddb0;  alias, 1 drivers
v0x12be83b30_0 .net "read_resp_rdy", 0 0, v0x12be83cc0_0;  alias, 1 drivers
v0x12be83cc0_0 .var "read_resp_rdy_reg", 0 0;
v0x12be83d50_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be83de0_0 .net "rs1", 15 0, L_0x12be9a0f0;  alias, 1 drivers
v0x12be83e90_0 .net "rs2", 15 0, L_0x12be9a160;  alias, 1 drivers
v0x12be83f40_0 .net "write_req_addr", 7 0, v0x12be83ff0_0;  alias, 1 drivers
v0x12be83ff0_0 .var "write_req_addr_reg", 7 0;
v0x12be840a0_0 .net "write_req_data", 15 0, v0x12be84150_0;  alias, 1 drivers
v0x12be84150_0 .var "write_req_data_reg", 15 0;
v0x12be84200_0 .net "write_req_rdy", 0 0, L_0x12be9e0e0;  alias, 1 drivers
v0x12be842a0_0 .net "write_req_val", 0 0, v0x12be84340_0;  alias, 1 drivers
v0x12be84340_0 .var "write_req_val_reg", 0 0;
v0x12be843e0_0 .net "write_resp_val", 0 0, L_0x12be9ea50;  alias, 1 drivers
S_0x12be84680 .scope module, "inst_pc" "pc" 4 272, 7 15 0, S_0x12be80eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x12be847f0 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x12be84830 .param/l "BGT" 1 7 46, C4<0111>;
P_0x12be84870 .param/l "BLT" 1 7 45, C4<0110>;
P_0x12be848b0 .param/l "BNE" 1 7 43, C4<0100>;
P_0x12be848f0 .param/l "CMP" 1 7 49, C4<1000>;
P_0x12be84930 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x12be84970 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x12be849b0 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x12be9abb0 .functor BUFZ 8, v0x12be853d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be84df0_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be84e80_0 .net "alu_out", 15 0, L_0x12be9a2e0;  alias, 1 drivers
v0x12be84f10_0 .net "br_imm", 15 0, L_0x12be9a1f0;  alias, 1 drivers
v0x12be84fa0_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be85030_0 .net "cmp_eq", 0 0, L_0x12be9a3f0;  alias, 1 drivers
v0x12be850c0_0 .net "cmp_lt", 0 0, L_0x12be9a460;  alias, 1 drivers
v0x12be85170_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be94f30_2 .array/port v0x12be94f30, 2;
RS_0x12000b9d0 .resolv tri, v0x12be94f30_2, L_0x12be9c4c0;
v0x12be85200_0 .net8 "curr_pc", 7 0, RS_0x12000b9d0;  2 drivers
v0x12be852a0_0 .net "next_pc", 7 0, L_0x12be9abb0;  alias, 1 drivers
v0x12be853d0_0 .var "next_pc_reg", 7 0;
v0x12be85480_0 .net "opcode", 3 0, L_0x12be9d0e0;  alias, 1 drivers
L_0x120040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be85520_0 .net "pc_en", 0 0, L_0x120040400;  1 drivers
v0x12be855c0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be85770 .scope module, "inst_rf" "xblock_rf" 4 203, 8 18 0, S_0x12be80eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x12be85930 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x12be85970 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x12be859b0 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x12be859f0 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x12be85a30 .param/l "DONE" 1 8 79, C4<0111>;
P_0x12be85a70 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x12be85ab0 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x12be85af0 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x12be85b30 .param/l "REQ" 1 8 75, C4<0011>;
P_0x12be85b70 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000010>;
P_0x12be85bb0 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x12be85bf0 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x12be9a0f0 .functor BUFZ 16, v0x12be874b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9a160 .functor BUFZ 16, v0x12be875d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9a1f0 .functor BUFZ 16, v0x12be87390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be862b0_0 .net "alu_out_data", 15 0, L_0x12be9a2e0;  alias, 1 drivers
v0x12be86380_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
L_0x120040328 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be86410_0 .net "cu_id", 15 0, L_0x120040328;  1 drivers
v0x12be864a0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be86630_0 .net "decoded_imm", 7 0, L_0x12be9cae0;  alias, 1 drivers
v0x12be86700_0 .net "decoded_rd", 3 0, L_0x12be9c920;  alias, 1 drivers
v0x12be867d0_0 .net "decoded_rimm", 3 0, L_0x12be9ca70;  alias, 1 drivers
v0x12be868a0_0 .net "decoded_rs1", 3 0, L_0x12be9c990;  alias, 1 drivers
v0x12be86970_0 .net "decoded_rs2", 3 0, L_0x12be9ca00;  alias, 1 drivers
v0x12be86a80_0 .var/i "i", 31 0;
v0x12be86b10_0 .net "is_alu", 0 0, L_0x12be9cc10;  alias, 1 drivers
v0x12be86be0_0 .net "is_const", 0 0, L_0x12be9cd70;  alias, 1 drivers
v0x12be86cb0_0 .net "is_read", 0 0, o0x12000bd30;  alias, 0 drivers
v0x12be86d40_0 .net "lsu_load_data", 15 0, L_0x12be9a670;  alias, 1 drivers
v0x12be86dd0 .array "registers", 0 15, 15 0;
v0x12be86e60_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
o0x12000bd60 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12be86ef0_0 .net "rf_addr", 3 0, o0x12000bd60;  0 drivers
o0x12000bd90 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x12be87080_0 .net "rf_data", 15 0, o0x12000bd90;  0 drivers
L_0x1200402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be87110_0 .net "rf_enable", 0 0, L_0x1200402e0;  1 drivers
v0x12be871a0_0 .net "rf_ren", 0 0, L_0x12be9beb0;  alias, 1 drivers
v0x12be87270_0 .net "rf_wen", 0 0, L_0x12be9bde0;  alias, 1 drivers
v0x12be87300_0 .net "rimm_data", 15 0, L_0x12be9a1f0;  alias, 1 drivers
v0x12be87390_0 .var "rimm_data_reg", 15 0;
v0x12be87420_0 .net "rs1_data", 15 0, L_0x12be9a0f0;  alias, 1 drivers
v0x12be874b0_0 .var "rs1_data_reg", 15 0;
v0x12be87540_0 .net "rs2_data", 15 0, L_0x12be9a160;  alias, 1 drivers
v0x12be875d0_0 .var "rs2_data_reg", 15 0;
S_0x12be87930 .scope generate, "genblk1[3]" "genblk1[3]" 4 197, 4 197 0, S_0x12be660c0;
 .timescale -9 -12;
P_0x12be86040 .param/l "i" 1 4 197, +C4<011>;
o0x12000d260 .functor BUFZ 1, C4<z>; HiZ drive
v0x12be8dfa0_0 .net "is_read", 0 0, o0x12000d260;  0 drivers
S_0x12be87ae0 .scope module, "inst_alu" "alu" 4 229, 5 13 0, S_0x12be87930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x12be87ca0 .param/l "alu_add" 1 5 32, C4<0000>;
P_0x12be87ce0 .param/l "alu_and" 1 5 36, C4<0100>;
P_0x12be87d20 .param/l "alu_cmp" 1 5 40, C4<1000>;
P_0x12be87d60 .param/l "alu_div" 1 5 35, C4<0011>;
P_0x12be87da0 .param/l "alu_mul" 1 5 34, C4<0010>;
P_0x12be87de0 .param/l "alu_or" 1 5 37, C4<0101>;
P_0x12be87e20 .param/l "alu_sll" 1 5 39, C4<1111>;
P_0x12be87e60 .param/l "alu_srl" 1 5 38, C4<0110>;
P_0x12be87ea0 .param/l "alu_sub" 1 5 33, C4<0001>;
L_0x12be9af70 .functor BUFZ 16, v0x12be884f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9b000 .functor BUFZ 1, v0x12be88970_0, C4<0>, C4<0>, C4<0>;
L_0x12be9b070 .functor BUFZ 1, v0x12be88a00_0, C4<0>, C4<0>, C4<0>;
L_0x12be9b100 .functor BUFZ 1, v0x12be88aa0_0, C4<0>, C4<0>, C4<0>;
v0x12be94510_3 .array/port v0x12be94510, 3;
v0x12be882f0_0 .net "a", 15 0, v0x12be94510_3;  1 drivers
L_0x1200404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be883a0_0 .net "alu_en", 0 0, L_0x1200404d8;  1 drivers
v0x12be88440_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be884f0_0 .var "alu_reg_out", 15 0;
v0x12be94770_3 .array/port v0x12be94770, 3;
v0x12be885a0_0 .net "b", 15 0, v0x12be94770_3;  1 drivers
v0x12be88690_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be88720_0 .net "cmp_eq", 0 0, L_0x12be9b000;  alias, 1 drivers
v0x12be887c0_0 .net "cmp_lt", 0 0, L_0x12be9b070;  alias, 1 drivers
v0x12be88860_0 .net "cmp_lte", 0 0, L_0x12be9b100;  1 drivers
v0x12be88970_0 .var "cmp_reg_eq", 0 0;
v0x12be88a00_0 .var "cmp_reg_lt", 0 0;
v0x12be88aa0_0 .var "cmp_reg_lte", 0 0;
v0x12be88b40_0 .net "out", 15 0, L_0x12be9af70;  alias, 1 drivers
v0x12be88bf0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be88d60 .scope module, "inst_lsu" "lsu" 4 244, 6 23 0, S_0x12be87930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "lsu_en";
    .port_info 4 /INPUT 1 "mem_ren";
    .port_info 5 /INPUT 1 "mem_wen";
    .port_info 6 /INPUT 16 "rs1";
    .port_info 7 /INPUT 16 "rs2";
    .port_info 8 /OUTPUT 16 "lsu_data_out";
    .port_info 9 /OUTPUT 2 "lsu_state";
    .port_info 10 /INPUT 1 "read_req_rdy";
    .port_info 11 /OUTPUT 8 "read_req_addr";
    .port_info 12 /OUTPUT 1 "read_req_addr_val";
    .port_info 13 /OUTPUT 1 "read_resp_rdy";
    .port_info 14 /INPUT 16 "read_resp_data";
    .port_info 15 /INPUT 1 "read_resp_data_val";
    .port_info 16 /INPUT 1 "write_req_rdy";
    .port_info 17 /OUTPUT 8 "write_req_addr";
    .port_info 18 /OUTPUT 16 "write_req_data";
    .port_info 19 /OUTPUT 1 "write_req_val";
    .port_info 20 /INPUT 1 "write_resp_val";
P_0x12be88ed0 .param/l "DATA_ADDR_WIDTH" 0 6 24, +C4<00000000000000000000000000001000>;
P_0x12be88f10 .param/l "DATA_WIDTH" 0 6 25, +C4<00000000000000000000000000010000>;
P_0x12be88f50 .param/l "DECODE" 1 6 66, C4<0010>;
P_0x12be88f90 .param/l "DONE" 1 6 71, C4<0111>;
P_0x12be88fd0 .param/l "EXECUTE" 1 6 69, C4<0101>;
P_0x12be89010 .param/l "FETCH" 1 6 65, C4<0001>;
P_0x12be89050 .param/l "IDLE" 1 6 64, C4<0000>;
P_0x12be89090 .param/l "LSU_DONE" 1 6 77, C4<11>;
P_0x12be890d0 .param/l "LSU_IDLE" 1 6 74, C4<00>;
P_0x12be89110 .param/l "LSU_REQ" 1 6 75, C4<01>;
P_0x12be89150 .param/l "LSU_WAIT" 1 6 76, C4<10>;
P_0x12be89190 .param/l "REQ" 1 6 67, C4<0011>;
P_0x12be891d0 .param/l "WAIT" 1 6 68, C4<0100>;
P_0x12be89210 .param/l "WRITEBACK" 1 6 70, C4<0110>;
L_0x12be9b280 .functor BUFZ 16, v0x12be89b40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be89950_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be899e0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be89a80_0 .net "lsu_data_out", 15 0, L_0x12be9b280;  alias, 1 drivers
v0x12be89b40_0 .var "lsu_data_out_reg", 15 0;
L_0x120040520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be89bf0_0 .net "lsu_en", 0 0, L_0x120040520;  1 drivers
v0x12be89cd0_0 .net "lsu_state", 1 0, v0x12be89d80_0;  alias, 1 drivers
v0x12be89d80_0 .var "lsu_state_reg", 1 0;
v0x12be89e30_0 .net "mem_ren", 0 0, L_0x12be9c000;  alias, 1 drivers
v0x12be89ec0_0 .net "mem_wen", 0 0, L_0x12be9bf40;  alias, 1 drivers
v0x12be89fd0_0 .net "read_req_addr", 7 0, v0x12be8a060_0;  alias, 1 drivers
v0x12be8a060_0 .var "read_req_addr_reg", 7 0;
v0x12be8a110_0 .net "read_req_addr_val", 0 0, v0x12be8a1b0_0;  alias, 1 drivers
v0x12be8a1b0_0 .var "read_req_addr_val_reg", 0 0;
v0x12be8a250_0 .net "read_req_rdy", 0 0, L_0x12be9d390;  alias, 1 drivers
v0x12be8a2f0_0 .net "read_resp_data", 15 0, L_0x12be9de50;  alias, 1 drivers
v0x12be8a3a0_0 .net "read_resp_data_val", 0 0, L_0x12be9e1a0;  alias, 1 drivers
v0x12be8a440_0 .net "read_resp_rdy", 0 0, v0x12be8a5d0_0;  alias, 1 drivers
v0x12be8a5d0_0 .var "read_resp_rdy_reg", 0 0;
v0x12be8a660_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be8a6f0_0 .net "rs1", 15 0, L_0x12be9ac60;  alias, 1 drivers
v0x12be8a780_0 .net "rs2", 15 0, L_0x12be9acf0;  alias, 1 drivers
v0x12be8a830_0 .net "write_req_addr", 7 0, v0x12be8a8e0_0;  alias, 1 drivers
v0x12be8a8e0_0 .var "write_req_addr_reg", 7 0;
v0x12be8a990_0 .net "write_req_data", 15 0, v0x12be8aa40_0;  alias, 1 drivers
v0x12be8aa40_0 .var "write_req_data_reg", 15 0;
v0x12be8aaf0_0 .net "write_req_rdy", 0 0, L_0x12be9e4b0;  alias, 1 drivers
v0x12be8ab90_0 .net "write_req_val", 0 0, v0x12be8ac30_0;  alias, 1 drivers
v0x12be8ac30_0 .var "write_req_val_reg", 0 0;
v0x12be8acd0_0 .net "write_resp_val", 0 0, L_0x12be9ec20;  alias, 1 drivers
S_0x12be8af70 .scope module, "inst_pc" "pc" 4 272, 7 15 0, S_0x12be87930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 4 "cu_state";
    .port_info 4 /INPUT 8 "curr_pc";
    .port_info 5 /INPUT 16 "alu_out";
    .port_info 6 /INPUT 16 "br_imm";
    .port_info 7 /INPUT 4 "opcode";
    .port_info 8 /INPUT 1 "cmp_lt";
    .port_info 9 /INPUT 1 "cmp_eq";
    .port_info 10 /INPUT 4 "alu_func";
    .port_info 11 /OUTPUT 8 "next_pc";
P_0x12be8b0e0 .param/l "BEQ" 1 7 44, C4<0101>;
P_0x12be8b120 .param/l "BGT" 1 7 46, C4<0111>;
P_0x12be8b160 .param/l "BLT" 1 7 45, C4<0110>;
P_0x12be8b1a0 .param/l "BNE" 1 7 43, C4<0100>;
P_0x12be8b1e0 .param/l "CMP" 1 7 49, C4<1000>;
P_0x12be8b220 .param/l "DATA_WIDTH" 0 7 17, +C4<00000000000000000000000000010000>;
P_0x12be8b260 .param/l "EXECUTE" 1 7 48, C4<0101>;
P_0x12be8b2a0 .param/l "PC_ADDR_WIDTH" 0 7 16, +C4<00000000000000000000000000001000>;
L_0x12be9b7c0 .functor BUFZ 8, v0x12be8bcc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x12be8b6e0_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be8b770_0 .net "alu_out", 15 0, L_0x12be9af70;  alias, 1 drivers
v0x12be8b800_0 .net "br_imm", 15 0, L_0x12be9ad80;  alias, 1 drivers
v0x12be8b890_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be8b920_0 .net "cmp_eq", 0 0, L_0x12be9b000;  alias, 1 drivers
v0x12be8b9b0_0 .net "cmp_lt", 0 0, L_0x12be9b070;  alias, 1 drivers
v0x12be8ba60_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be94f30_3 .array/port v0x12be94f30, 3;
RS_0x12000cf00 .resolv tri, v0x12be94f30_3, L_0x12be9c5b0;
v0x12be8baf0_0 .net8 "curr_pc", 7 0, RS_0x12000cf00;  2 drivers
v0x12be8bb90_0 .net "next_pc", 7 0, L_0x12be9b7c0;  alias, 1 drivers
v0x12be8bcc0_0 .var "next_pc_reg", 7 0;
v0x12be8bd70_0 .net "opcode", 3 0, L_0x12be9d0e0;  alias, 1 drivers
L_0x120040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be8be10_0 .net "pc_en", 0 0, L_0x120040568;  1 drivers
v0x12be8beb0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be8c060 .scope module, "inst_rf" "xblock_rf" 4 203, 8 18 0, S_0x12be87930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 1 "rf_enable";
    .port_info 4 /INPUT 16 "cu_id";
    .port_info 5 /INPUT 4 "decoded_rd";
    .port_info 6 /INPUT 4 "decoded_rs1";
    .port_info 7 /INPUT 4 "decoded_rs2";
    .port_info 8 /INPUT 4 "decoded_rimm";
    .port_info 9 /INPUT 8 "decoded_imm";
    .port_info 10 /INPUT 1 "is_alu";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_read";
    .port_info 13 /INPUT 16 "lsu_load_data";
    .port_info 14 /INPUT 16 "alu_out_data";
    .port_info 15 /INPUT 1 "rf_wen";
    .port_info 16 /INPUT 1 "rf_ren";
    .port_info 17 /INPUT 4 "rf_addr";
    .port_info 18 /INPUT 16 "rf_data";
    .port_info 19 /OUTPUT 16 "rs1_data";
    .port_info 20 /OUTPUT 16 "rs2_data";
    .port_info 21 /OUTPUT 16 "rimm_data";
P_0x12be8c220 .param/l "CU_IDX" 0 8 19, +C4<00000000000000000000000000000000>;
P_0x12be8c260 .param/l "CU_WIDTH" 0 8 20, +C4<00000000000000000000000000000100>;
P_0x12be8c2a0 .param/l "DATA_WIDTH" 0 8 22, +C4<00000000000000000000000000010000>;
P_0x12be8c2e0 .param/l "DECODE" 1 8 74, C4<0010>;
P_0x12be8c320 .param/l "DONE" 1 8 79, C4<0111>;
P_0x12be8c360 .param/l "EXECUTE" 1 8 77, C4<0101>;
P_0x12be8c3a0 .param/l "FETCH" 1 8 73, C4<0001>;
P_0x12be8c3e0 .param/l "IDLE" 1 8 72, C4<0000>;
P_0x12be8c420 .param/l "REQ" 1 8 75, C4<0011>;
P_0x12be8c460 .param/l "THREAD_ID" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x12be8c4a0 .param/l "WAIT" 1 8 76, C4<0100>;
P_0x12be8c4e0 .param/l "WRITEBACK" 1 8 78, C4<0110>;
L_0x12be9ac60 .functor BUFZ 16, v0x12be8dbd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9acf0 .functor BUFZ 16, v0x12be8dcf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12be9ad80 .functor BUFZ 16, v0x12be8dab0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x12be8cb80_0 .net "alu_out_data", 15 0, L_0x12be9af70;  alias, 1 drivers
v0x12be8cc50_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
L_0x120040490 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12be8cce0_0 .net "cu_id", 15 0, L_0x120040490;  1 drivers
v0x12be8cd70_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be8ce00_0 .net "decoded_imm", 7 0, L_0x12be9cae0;  alias, 1 drivers
v0x12be8cee0_0 .net "decoded_rd", 3 0, L_0x12be9c920;  alias, 1 drivers
v0x12be8cf80_0 .net "decoded_rimm", 3 0, L_0x12be9ca70;  alias, 1 drivers
v0x12be8d020_0 .net "decoded_rs1", 3 0, L_0x12be9c990;  alias, 1 drivers
v0x12be8d0c0_0 .net "decoded_rs2", 3 0, L_0x12be9ca00;  alias, 1 drivers
v0x12be8d1d0_0 .var/i "i", 31 0;
v0x12be8d270_0 .net "is_alu", 0 0, L_0x12be9cc10;  alias, 1 drivers
v0x12be8d300_0 .net "is_const", 0 0, L_0x12be9cd70;  alias, 1 drivers
v0x12be8d390_0 .net "is_read", 0 0, o0x12000d260;  alias, 0 drivers
v0x12be8d430_0 .net "lsu_load_data", 15 0, L_0x12be9b280;  alias, 1 drivers
v0x12be8d4f0 .array "registers", 0 15, 15 0;
v0x12be8d580_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
o0x12000d290 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12be8d610_0 .net "rf_addr", 3 0, o0x12000d290;  0 drivers
o0x12000d2c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x12be8d7a0_0 .net "rf_data", 15 0, o0x12000d2c0;  0 drivers
L_0x120040448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12be8d830_0 .net "rf_enable", 0 0, L_0x120040448;  1 drivers
v0x12be8d8d0_0 .net "rf_ren", 0 0, L_0x12be9beb0;  alias, 1 drivers
v0x12be8d960_0 .net "rf_wen", 0 0, L_0x12be9bde0;  alias, 1 drivers
v0x12be8d9f0_0 .net "rimm_data", 15 0, L_0x12be9ad80;  alias, 1 drivers
v0x12be8dab0_0 .var "rimm_data_reg", 15 0;
v0x12be8db40_0 .net "rs1_data", 15 0, L_0x12be9ac60;  alias, 1 drivers
v0x12be8dbd0_0 .var "rs1_data_reg", 15 0;
v0x12be8dc60_0 .net "rs2_data", 15 0, L_0x12be9acf0;  alias, 1 drivers
v0x12be8dcf0_0 .var "rs2_data_reg", 15 0;
S_0x12be8e060 .scope module, "inst_decoder" "decoder" 4 160, 9 9 0, S_0x12be660c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 4 "rd";
    .port_info 5 /OUTPUT 4 "rs1";
    .port_info 6 /OUTPUT 4 "rs2";
    .port_info 7 /OUTPUT 4 "rimm";
    .port_info 8 /OUTPUT 8 "imm";
    .port_info 9 /OUTPUT 4 "alu_func";
    .port_info 10 /OUTPUT 4 "opcode";
    .port_info 11 /OUTPUT 1 "is_alu";
    .port_info 12 /OUTPUT 1 "is_branch";
    .port_info 13 /OUTPUT 1 "is_const";
    .port_info 14 /OUTPUT 1 "is_load";
    .port_info 15 /OUTPUT 1 "is_store";
    .port_info 16 /OUTPUT 1 "is_nop";
    .port_info 17 /OUTPUT 1 "is_jr";
P_0x12c008800 .param/l "ADD" 1 9 41, C4<0000>;
P_0x12c008840 .param/l "BEQ" 1 9 46, C4<0101>;
P_0x12c008880 .param/l "BGT" 1 9 48, C4<0111>;
P_0x12c0088c0 .param/l "BLT" 1 9 47, C4<0110>;
P_0x12c008900 .param/l "BNE" 1 9 45, C4<0100>;
P_0x12c008940 .param/l "CONST" 1 9 49, C4<1000>;
P_0x12c008980 .param/l "DECODE" 1 9 66, C4<0010>;
P_0x12c0089c0 .param/l "DIV" 1 9 44, C4<0011>;
P_0x12c008a00 .param/l "INST_MSG_WIDTH" 0 9 11, +C4<00000000000000000000000000010000>;
P_0x12c008a40 .param/l "JR" 1 9 53, C4<1100>;
P_0x12c008a80 .param/l "LW" 1 9 50, C4<1001>;
P_0x12c008ac0 .param/l "MUL" 1 9 43, C4<0010>;
P_0x12c008b00 .param/l "NOP" 1 9 52, C4<1011>;
P_0x12c008b40 .param/l "PC_ADDR_WIDTH" 0 9 10, +C4<00000000000000000000000000001000>;
P_0x12c008b80 .param/l "SUB" 1 9 42, C4<0001>;
P_0x12c008bc0 .param/l "SW" 1 9 51, C4<1010>;
P_0x12c008c00 .param/l "alu_add" 1 9 56, C4<0000>;
P_0x12c008c40 .param/l "alu_and" 1 9 60, C4<0100>;
P_0x12c008c80 .param/l "alu_cmp" 1 9 64, C4<1000>;
P_0x12c008cc0 .param/l "alu_div" 1 9 59, C4<0011>;
P_0x12c008d00 .param/l "alu_mul" 1 9 58, C4<0010>;
P_0x12c008d40 .param/l "alu_or" 1 9 61, C4<0101>;
P_0x12c008d80 .param/l "alu_sll" 1 9 63, C4<1111>;
P_0x12c008dc0 .param/l "alu_srl" 1 9 62, C4<0110>;
P_0x12c008e00 .param/l "alu_sub" 1 9 57, C4<0001>;
L_0x12be9c920 .functor BUFZ 4, v0x12be8fec0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x12be9c990 .functor BUFZ 4, v0x12be90400_0, C4<0000>, C4<0000>, C4<0000>;
L_0x12be9ca00 .functor BUFZ 4, v0x12be905a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x12be9ca70 .functor BUFZ 4, v0x12be90260_0, C4<0000>, C4<0000>, C4<0000>;
L_0x12be9cae0 .functor BUFZ 8, v0x12be8f1a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9cba0 .functor BUFZ 4, v0x12be8ed60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x12be9cc10 .functor BUFZ 1, v0x12be8f3d0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9cce0 .functor BUFZ 1, v0x12be8f570_0, C4<0>, C4<0>, C4<0>;
L_0x12be9cd70 .functor BUFZ 1, v0x12be8f710_0, C4<0>, C4<0>, C4<0>;
L_0x12be9ce30 .functor BUFZ 1, v0x12be8f950_0, C4<0>, C4<0>, C4<0>;
L_0x12be9cec0 .functor BUFZ 1, v0x12be8fc90_0, C4<0>, C4<0>, C4<0>;
L_0x12be9cf90 .functor BUFZ 1, v0x12be8fb70_0, C4<0>, C4<0>, C4<0>;
L_0x12be9d000 .functor BUFZ 1, v0x12be8f830_0, C4<0>, C4<0>, C4<0>;
v0x12be8ebc0_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be8ed60_0 .var "alu_func_reg", 3 0;
v0x12be8ee00_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be81cf0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be8f090_0 .net "imm", 7 0, L_0x12be9cae0;  alias, 1 drivers
v0x12be8f1a0_0 .var "imm_reg", 7 0;
v0x12be8f230_0 .net "instr", 15 0, v0x12be913f0_0;  alias, 1 drivers
v0x12be8f2c0_0 .net "is_alu", 0 0, L_0x12be9cc10;  alias, 1 drivers
v0x12be8f3d0_0 .var "is_alu_reg", 0 0;
v0x12be8f4e0_0 .net "is_branch", 0 0, L_0x12be9cce0;  alias, 1 drivers
v0x12be8f570_0 .var "is_branch_reg", 0 0;
v0x12be8f600_0 .net "is_const", 0 0, L_0x12be9cd70;  alias, 1 drivers
v0x12be8f710_0 .var "is_const_reg", 0 0;
v0x12be8f7a0_0 .net "is_jr", 0 0, L_0x12be9d000;  alias, 1 drivers
v0x12be8f830_0 .var "is_jr_reg", 0 0;
v0x12be8f8c0_0 .net "is_load", 0 0, L_0x12be9ce30;  alias, 1 drivers
v0x12be8f950_0 .var "is_load_reg", 0 0;
v0x12be8fae0_0 .net "is_nop", 0 0, L_0x12be9cf90;  alias, 1 drivers
v0x12be8fb70_0 .var "is_nop_reg", 0 0;
v0x12be8fc00_0 .net "is_store", 0 0, L_0x12be9cec0;  alias, 1 drivers
v0x12be8fc90_0 .var "is_store_reg", 0 0;
v0x12be8fd20_0 .net "opcode", 3 0, L_0x12be9d0e0;  alias, 1 drivers
v0x12be8fdb0_0 .net "rd", 3 0, L_0x12be9c920;  alias, 1 drivers
v0x12be8fec0_0 .var "rd_reg", 3 0;
v0x12be8ff50_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be822d0_0 .net "rimm", 3 0, L_0x12be9ca70;  alias, 1 drivers
v0x12be90260_0 .var "rimm_reg", 3 0;
v0x12be902f0_0 .net "rs1", 3 0, L_0x12be9c990;  alias, 1 drivers
v0x12be90400_0 .var "rs1_reg", 3 0;
v0x12be90490_0 .net "rs2", 3 0, L_0x12be9ca00;  alias, 1 drivers
v0x12be905a0_0 .var "rs2_reg", 3 0;
L_0x12be9d0e0 .part v0x12be913f0_0, 12, 4;
S_0x12be906c0 .scope module, "inst_fetcher" "fetcher" 4 141, 10 12 0, S_0x12be660c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "cu_state";
    .port_info 3 /INPUT 8 "curr_pc";
    .port_info 4 /OUTPUT 2 "fetch_state";
    .port_info 5 /OUTPUT 16 "fetch_instr";
    .port_info 6 /INPUT 1 "fetch_req_rdy";
    .port_info 7 /OUTPUT 1 "fetch_req_val";
    .port_info 8 /OUTPUT 8 "fetch_req_addr";
    .port_info 9 /OUTPUT 1 "fetch_resp_rdy";
    .port_info 10 /INPUT 1 "fetch_resp_val";
    .port_info 11 /INPUT 16 "fetch_resp_inst";
P_0x12be90880 .param/l "DECODE" 1 10 41, C4<0010>;
P_0x12be908c0 .param/l "DONE" 1 10 46, C4<0111>;
P_0x12be90900 .param/l "EXECUTE" 1 10 44, C4<0101>;
P_0x12be90940 .param/l "FETCH" 1 10 40, C4<0001>;
P_0x12be90980 .param/l "FT_DONE" 1 10 52, C4<11>;
P_0x12be909c0 .param/l "FT_IDLE" 1 10 49, C4<00>;
P_0x12be90a00 .param/l "FT_REQ" 1 10 50, C4<01>;
P_0x12be90a40 .param/l "FT_WAIT" 1 10 51, C4<10>;
P_0x12be90a80 .param/l "IDLE" 1 10 39, C4<0000>;
P_0x12be90ac0 .param/l "INST_MSG_WIDTH" 0 10 14, +C4<00000000000000000000000000010000>;
P_0x12be90b00 .param/l "PC_ADDR_WIDTH" 0 10 13, +C4<00000000000000000000000000001000>;
P_0x12be90b40 .param/l "REQ" 1 10 42, C4<0011>;
P_0x12be90b80 .param/l "WAIT" 1 10 43, C4<0100>;
P_0x12be90bc0 .param/l "WRITEBACK" 1 10 45, C4<0110>;
L_0x12be9c6f0 .functor BUFZ 1, v0x12be917d0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9c760 .functor BUFZ 8, v0x12be91570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x12be9c7d0 .functor BUFZ 1, v0x12be919b0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9c8b0 .functor BUFZ 2, v0x12be91ba0_0, C4<00>, C4<00>, C4<00>;
v0x12be91150_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be911e0_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be91270_0 .net8 "curr_pc", 7 0, RS_0x120008d90;  alias, 2 drivers
v0x12be91340_0 .net "fetch_instr", 15 0, v0x12be913f0_0;  alias, 1 drivers
v0x12be913f0_0 .var "fetch_instr_reg", 15 0;
v0x12be914c0_0 .net "fetch_req_addr", 7 0, L_0x12be9c760;  alias, 1 drivers
v0x12be91570_0 .var "fetch_req_addr_reg", 7 0;
v0x12be91620_0 .net "fetch_req_rdy", 0 0, o0x12000df50;  alias, 0 drivers
v0x12be916c0_0 .net "fetch_req_val", 0 0, L_0x12be9c6f0;  alias, 1 drivers
v0x12be917d0_0 .var "fetch_req_val_reg", 0 0;
v0x12be91860_0 .net "fetch_resp_inst", 15 0, o0x12000dfe0;  alias, 0 drivers
v0x12be91910_0 .net "fetch_resp_rdy", 0 0, L_0x12be9c7d0;  alias, 1 drivers
v0x12be919b0_0 .var "fetch_resp_rdy_reg", 0 0;
v0x12be91a50_0 .net "fetch_resp_val", 0 0, o0x12000e070;  alias, 0 drivers
v0x12be91af0_0 .net "fetch_state", 1 0, L_0x12be9c8b0;  alias, 1 drivers
v0x12be91ba0_0 .var "fetch_state_reg", 1 0;
v0x12be91c50_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
S_0x12be91ec0 .scope module, "inst_scheduler" "scheduler" 4 104, 11 23 0, S_0x12be660c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cu_enable";
    .port_info 3 /INPUT 4 "rd";
    .port_info 4 /INPUT 4 "rs1";
    .port_info 5 /INPUT 4 "rs2";
    .port_info 6 /INPUT 4 "rimm";
    .port_info 7 /INPUT 8 "imm";
    .port_info 8 /INPUT 4 "alu_func";
    .port_info 9 /INPUT 1 "is_alu";
    .port_info 10 /INPUT 1 "is_branch";
    .port_info 11 /INPUT 1 "is_const";
    .port_info 12 /INPUT 1 "is_load";
    .port_info 13 /INPUT 1 "is_store";
    .port_info 14 /INPUT 1 "is_nop";
    .port_info 15 /INPUT 1 "is_jr";
    .port_info 16 /INPUT 2 "fetch_state";
    .port_info 17 /INPUT 8 "lsu_state";
    .port_info 18 /INPUT 8 "next_pc";
    .port_info 19 /OUTPUT 32 "curr_pc";
    .port_info 20 /OUTPUT 1 "rf_wen";
    .port_info 21 /OUTPUT 1 "rf_ren";
    .port_info 22 /OUTPUT 1 "mem_ren";
    .port_info 23 /OUTPUT 1 "mem_wen";
    .port_info 24 /OUTPUT 4 "cu_state";
    .port_info 25 /OUTPUT 1 "cu_complete";
P_0x12c009000 .param/l "CU_WIDTH" 0 11 25, +C4<00000000000000000000000000000100>;
P_0x12c009040 .param/l "DECODE" 1 11 68, C4<0010>;
P_0x12c009080 .param/l "DONE" 1 11 73, C4<0111>;
P_0x12c0090c0 .param/l "EXECUTE" 1 11 71, C4<0101>;
P_0x12c009100 .param/l "FETCH" 1 11 67, C4<0001>;
P_0x12c009140 .param/l "FT_DONE" 1 11 79, C4<11>;
P_0x12c009180 .param/l "FT_IDLE" 1 11 76, C4<00>;
P_0x12c0091c0 .param/l "FT_REQ" 1 11 77, C4<01>;
P_0x12c009200 .param/l "FT_WAIT" 1 11 78, C4<10>;
P_0x12c009240 .param/l "IDLE" 1 11 66, C4<0000>;
P_0x12c009280 .param/l "LSU_DONE" 1 11 85, C4<11>;
P_0x12c0092c0 .param/l "LSU_IDLE" 1 11 82, C4<00>;
P_0x12c009300 .param/l "LSU_REQ" 1 11 83, C4<01>;
P_0x12c009340 .param/l "LSU_WAIT" 1 11 84, C4<10>;
P_0x12c009380 .param/l "PC_ADDR_WIDTH" 0 11 24, +C4<00000000000000000000000000001000>;
P_0x12c0093c0 .param/l "REQ" 1 11 69, C4<0011>;
P_0x12c009400 .param/l "WAIT" 1 11 70, C4<0100>;
P_0x12c009440 .param/l "WRITEBACK" 1 11 72, C4<0110>;
L_0x12be9bd50 .functor BUFZ 1, v0x12be92aa0_0, C4<0>, C4<0>, C4<0>;
L_0x12be9bde0 .functor BUFZ 1, v0x12be93f00_0, C4<0>, C4<0>, C4<0>;
L_0x12be9beb0 .functor BUFZ 1, v0x12be93d60_0, C4<0>, C4<0>, C4<0>;
L_0x12be9bf40 .functor BUFZ 1, v0x12be93a10_0, C4<0>, C4<0>, C4<0>;
L_0x12be9c000 .functor BUFZ 1, v0x12be93870_0, C4<0>, C4<0>, C4<0>;
v0x12be928d0_0 .net "alu_func", 3 0, L_0x12be9cba0;  alias, 1 drivers
v0x12be92960_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x12be929f0_0 .net "cu_complete", 0 0, L_0x12be9bd50;  alias, 1 drivers
v0x12be92aa0_0 .var "cu_complete_reg", 0 0;
v0x12be92b30_0 .net "cu_enable", 0 0, o0x12000e3a0;  alias, 0 drivers
v0x12be92c10_0 .net "cu_state", 3 0, v0x12be92cb0_0;  alias, 1 drivers
v0x12be92cb0_0 .var "cu_state_reg", 3 0;
v0x12be92d60 .array "curr_pc", 0 3;
v0x12be92d60_0 .net v0x12be92d60 0, 7 0, v0x12be92e40_0; 1 drivers
v0x12be92d60_1 .net v0x12be92d60 1, 7 0, v0x12be92e40_1; 1 drivers
v0x12be92d60_2 .net v0x12be92d60 2, 7 0, v0x12be92e40_2; 1 drivers
v0x12be92d60_3 .net v0x12be92d60 3, 7 0, v0x12be92e40_3; 1 drivers
v0x12be92e40 .array "curr_pc_reg", 0 3, 7 0;
v0x12be92fc0_0 .net "fetch_state", 1 0, L_0x12be9c8b0;  alias, 1 drivers
v0x12be93080_0 .var/i "ii", 31 0;
v0x12be93110_0 .net "imm", 7 0, L_0x12be9cae0;  alias, 1 drivers
v0x12be931a0_0 .net "is_alu", 0 0, L_0x12be9cc10;  alias, 1 drivers
v0x12be93230_0 .net "is_branch", 0 0, L_0x12be9cce0;  alias, 1 drivers
v0x12be932c0_0 .net "is_const", 0 0, L_0x12be9cd70;  alias, 1 drivers
v0x12be93350_0 .net "is_jr", 0 0, L_0x12be9d000;  alias, 1 drivers
v0x12be93400_0 .net "is_load", 0 0, L_0x12be9ce30;  alias, 1 drivers
v0x12be935b0_0 .net "is_nop", 0 0, L_0x12be9cf90;  alias, 1 drivers
v0x12be93640_0 .net "is_store", 0 0, L_0x12be9cec0;  alias, 1 drivers
v0x12be936d0 .array "lsu_state", 0 3;
v0x12be936d0_0 .net v0x12be936d0 0, 1 0, L_0x12be9c090; 1 drivers
v0x12be936d0_1 .net v0x12be936d0 1, 1 0, L_0x12be9c100; 1 drivers
v0x12be936d0_2 .net v0x12be936d0 2, 1 0, L_0x12be9c190; 1 drivers
v0x12be936d0_3 .net v0x12be936d0 3, 1 0, L_0x12be9c220; 1 drivers
v0x12be93760_0 .net "mem_ren", 0 0, L_0x12be9c000;  alias, 1 drivers
v0x12be93870_0 .var "mem_ren_reg", 0 0;
v0x12be93900_0 .net "mem_wen", 0 0, L_0x12be9bf40;  alias, 1 drivers
v0x12be93a10_0 .var "mem_wen_reg", 0 0;
v0x12be93aa0_0 .net "next_pc", 7 0, L_0x12be99490;  alias, 1 drivers
v0x12be93b30_0 .net "rd", 3 0, L_0x12be9c920;  alias, 1 drivers
v0x12be93bc0_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
v0x12be93c50_0 .net "rf_ren", 0 0, L_0x12be9beb0;  alias, 1 drivers
v0x12be93d60_0 .var "rf_ren_reg", 0 0;
v0x12be93df0_0 .net "rf_wen", 0 0, L_0x12be9bde0;  alias, 1 drivers
v0x12be93f00_0 .var "rf_wen_reg", 0 0;
v0x12be93f90_0 .net "rimm", 3 0, L_0x12be9ca70;  alias, 1 drivers
v0x12be94020_0 .net "rs1", 3 0, L_0x12be9c990;  alias, 1 drivers
v0x12be93490_0 .net "rs2", 3 0, L_0x12be9ca00;  alias, 1 drivers
v0x12be942b0_0 .var "wait_check", 0 0;
    .scope S_0x12be78510;
T_0 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be79ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be79700_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x12be79700_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12be79700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
    %load/vec4 v0x12be79700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be79700_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7a150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7a270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7a030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12be79d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x12be791b0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
    %load/vec4 v0x12be79240_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x12be79e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v0x12be79540_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be79a50, 4;
    %assign/vec4 v0x12be7a150_0, 0;
    %load/vec4 v0x12be795f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be79a50, 4;
    %assign/vec4 v0x12be7a270_0, 0;
    %load/vec4 v0x12be79490_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be79a50, 4;
    %assign/vec4 v0x12be7a030_0, 0;
T_0.9 ;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x12be79ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x12be798f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v0x12be79990_0;
    %load/vec4 v0x12be79540_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
T_0.13 ;
    %load/vec4 v0x12be79850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x12be79310_0;
    %pad/u 16;
    %load/vec4 v0x12be793e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
T_0.15 ;
    %load/vec4 v0x12be797b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x12be79050_0;
    %load/vec4 v0x12be793e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be79a50, 0, 4;
T_0.17 ;
T_0.11 ;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12be62150;
T_1 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be74ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be748e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be74e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be74ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be74d70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12be74780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12be74820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.4 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %add;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.5 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %sub;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.6 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %mul;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.7 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %div;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.8 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %and;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.9 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %or;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.10 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %and;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.11 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.12 ;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x12be748e0_0, 0;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be748e0_0, 0;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x12be74e00_0, 0;
    %load/vec4 v0x12be60620_0;
    %load/vec4 v0x12be74990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x12be74d70_0, 0;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12be75170;
T_2 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be76ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be75f70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be76600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be76a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be77010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12be76020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12be76260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12be761b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0x12be75e10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.12 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0x12be766a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x12be76bd0_0;
    %pad/u 8;
    %assign/vec4 v0x12be764b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be76600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be76a20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.14 ;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0x12be767f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be76600_0, 0;
    %load/vec4 v0x12be76740_0;
    %assign/vec4 v0x12be75f70_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be76a20_0, 0;
T_2.16 ;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0x12be75e10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.18 ;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x12be76300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x12be761b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
    %jmp T_2.27;
T_2.22 ;
    %load/vec4 v0x12be75e10_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.28 ;
    %jmp T_2.27;
T_2.23 ;
    %load/vec4 v0x12be76ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %load/vec4 v0x12be76bd0_0;
    %pad/u 8;
    %assign/vec4 v0x12be76cf0_0, 0;
    %load/vec4 v0x12be76b40_0;
    %assign/vec4 v0x12be76e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be77010_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.30 ;
    %jmp T_2.27;
T_2.24 ;
    %load/vec4 v0x12be770b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be77010_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.32 ;
    %jmp T_2.27;
T_2.25 ;
    %load/vec4 v0x12be75e10_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be761b0_0, 0;
T_2.34 ;
    %jmp T_2.27;
T_2.27 ;
    %pop/vec4 1;
T_2.20 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12be77350;
T_3 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be78360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be78160_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12be782c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12be77f00_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x12be77b40_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x12be78210_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0x12be77fb0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be78160_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x12be77da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x12be77c80_0;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x12be77fb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/u 8;
    %assign/vec4 v0x12be78160_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x12be77da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x12be77c80_0;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0x12be77fb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/u 8;
    %assign/vec4 v0x12be78160_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x12be77e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.20, 9;
    %load/vec4 v0x12be77da0_0;
    %inv;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x12be77c80_0;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x12be77fb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/u 8;
    %assign/vec4 v0x12be78160_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x12be77e70_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.23, 9;
    %load/vec4 v0x12be77da0_0;
    %inv;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0 T_3.21, 8;
    %load/vec4 v0x12be77c80_0;
    %jmp/1 T_3.22, 8;
T_3.21 ; End of true expr.
    %load/vec4 v0x12be77fb0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_3.22, 8;
 ; End of false expr.
    %blend;
T_3.22;
    %pad/u 8;
    %assign/vec4 v0x12be78160_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x12be77fb0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be78160_0, 0;
T_3.7 ;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be78160_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12be7ede0;
T_4 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be80380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be7ffe0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x12be7ffe0_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12be7ffe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
    %load/vec4 v0x12be7ffe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be7ffe0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be809f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be80b40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be808d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12be80660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x12be7faa0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
    %load/vec4 v0x12be7fb30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x12be80700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0x12be7fe00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be802f0, 4;
    %assign/vec4 v0x12be809f0_0, 0;
    %load/vec4 v0x12be7feb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be802f0, 4;
    %assign/vec4 v0x12be80b40_0, 0;
    %load/vec4 v0x12be7fd50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be802f0, 4;
    %assign/vec4 v0x12be808d0_0, 0;
T_4.9 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x12be807b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x12be801b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x12be80240_0;
    %load/vec4 v0x12be7fe00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
T_4.13 ;
    %load/vec4 v0x12be80100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x12be7fbc0_0;
    %pad/u 16;
    %load/vec4 v0x12be7fca0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
T_4.15 ;
    %load/vec4 v0x12be80070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x12be7f940_0;
    %load/vec4 v0x12be7fca0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be802f0, 0, 4;
T_4.17 ;
T_4.11 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12be7a790;
T_5 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be7b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7b6a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12be7b050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12be7b0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %add;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %sub;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %mul;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %div;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %and;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %or;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %and;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7b1e0_0, 0;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x12be7b730_0, 0;
    %load/vec4 v0x12be7afa0_0;
    %load/vec4 v0x12be7b290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x12be7b6a0_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12be7bab0;
T_6 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be7d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be7c890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7cef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7d9a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12be7c940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x12be7cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x12be7cad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x12be7c730_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.12 ;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x12be7cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x12be7d4f0_0;
    %pad/u 8;
    %assign/vec4 v0x12be7cdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be7cef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be7d310_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.14 ;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x12be7d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7cef0_0, 0;
    %load/vec4 v0x12be7d020_0;
    %assign/vec4 v0x12be7c890_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7d310_0, 0;
T_6.16 ;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x12be7c730_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.18 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x12be7cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x12be7cad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
    %jmp T_6.27;
T_6.22 ;
    %load/vec4 v0x12be7c730_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.28 ;
    %jmp T_6.27;
T_6.23 ;
    %load/vec4 v0x12be7d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %load/vec4 v0x12be7d4f0_0;
    %pad/u 8;
    %assign/vec4 v0x12be7d650_0, 0;
    %load/vec4 v0x12be7d440_0;
    %assign/vec4 v0x12be7d7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be7d9a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.30 ;
    %jmp T_6.27;
T_6.24 ;
    %load/vec4 v0x12be7da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be7d9a0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.32 ;
    %jmp T_6.27;
T_6.25 ;
    %load/vec4 v0x12be7c730_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be7cad0_0, 0;
T_6.34 ;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.20 ;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12be7dce0;
T_7 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be7ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be7ea90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12be7ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x12be7e7d0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x12be7e450_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x12be7eb20_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %load/vec4 v0x12be7e8e0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be7ea90_0, 0;
    %jmp T_7.13;
T_7.8 ;
    %load/vec4 v0x12be7e690_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %load/vec4 v0x12be7e570_0;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %load/vec4 v0x12be7e8e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %pad/u 8;
    %assign/vec4 v0x12be7ea90_0, 0;
    %jmp T_7.13;
T_7.9 ;
    %load/vec4 v0x12be7e690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.16, 8;
    %load/vec4 v0x12be7e570_0;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %load/vec4 v0x12be7e8e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %pad/u 8;
    %assign/vec4 v0x12be7ea90_0, 0;
    %jmp T_7.13;
T_7.10 ;
    %load/vec4 v0x12be7e720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0x12be7e690_0;
    %inv;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %load/vec4 v0x12be7e570_0;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %load/vec4 v0x12be7e8e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %pad/u 8;
    %assign/vec4 v0x12be7ea90_0, 0;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x12be7e720_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.23, 9;
    %load/vec4 v0x12be7e690_0;
    %inv;
    %and;
T_7.23;
    %flag_set/vec4 8;
    %jmp/0 T_7.21, 8;
    %load/vec4 v0x12be7e570_0;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %load/vec4 v0x12be7e8e0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %pad/u 8;
    %assign/vec4 v0x12be7ea90_0, 0;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x12be7e8e0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be7ea90_0, 0;
T_7.7 ;
T_7.4 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be7ea90_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12be85770;
T_8 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be86e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be86a80_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x12be86a80_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12be86a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
    %load/vec4 v0x12be86a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be86a80_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be874b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be875d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be87390_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12be87110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12be86410_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
    %load/vec4 v0x12be864a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x12be871a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x12be868a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be86dd0, 4;
    %assign/vec4 v0x12be874b0_0, 0;
    %load/vec4 v0x12be86970_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be86dd0, 4;
    %assign/vec4 v0x12be875d0_0, 0;
    %load/vec4 v0x12be867d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be86dd0, 4;
    %assign/vec4 v0x12be87390_0, 0;
T_8.9 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x12be87270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %load/vec4 v0x12be86cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %load/vec4 v0x12be86d40_0;
    %load/vec4 v0x12be868a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
T_8.13 ;
    %load/vec4 v0x12be86be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v0x12be86630_0;
    %pad/u 16;
    %load/vec4 v0x12be86700_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
T_8.15 ;
    %load/vec4 v0x12be86b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %load/vec4 v0x12be862b0_0;
    %load/vec4 v0x12be86700_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be86dd0, 0, 4;
T_8.17 ;
T_8.11 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12be81070;
T_9 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be82240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be81b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be82050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be820f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be81fb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12be81930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x12be819d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.4 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %add;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.5 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %sub;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.6 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %mul;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.7 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %div;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.8 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %and;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %or;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.10 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %and;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x12be81b00_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be81b00_0, 0;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x12be82050_0, 0;
    %load/vec4 v0x12be81880_0;
    %load/vec4 v0x12be81bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x12be81fb0_0, 0;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12be82470;
T_10 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be83d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be83210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be838a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be83cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be84340_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x12be832c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x12be83500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x12be83450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %load/vec4 v0x12be830b0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.12 ;
    %jmp T_10.11;
T_10.7 ;
    %load/vec4 v0x12be83940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0x12be83e90_0;
    %pad/u 8;
    %assign/vec4 v0x12be83770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be838a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be83cc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.14 ;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x12be83a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be838a0_0, 0;
    %load/vec4 v0x12be839e0_0;
    %assign/vec4 v0x12be83210_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be83cc0_0, 0;
T_10.16 ;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x12be830b0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.18 ;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x12be835d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x12be83450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
    %jmp T_10.27;
T_10.22 ;
    %load/vec4 v0x12be830b0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_10.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.28 ;
    %jmp T_10.27;
T_10.23 ;
    %load/vec4 v0x12be84200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %load/vec4 v0x12be83e90_0;
    %pad/u 8;
    %assign/vec4 v0x12be83ff0_0, 0;
    %load/vec4 v0x12be83de0_0;
    %assign/vec4 v0x12be84150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be84340_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.30 ;
    %jmp T_10.27;
T_10.24 ;
    %load/vec4 v0x12be843e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be84340_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.32 ;
    %jmp T_10.27;
T_10.25 ;
    %load/vec4 v0x12be830b0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_10.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be83450_0, 0;
T_10.34 ;
    %jmp T_10.27;
T_10.27 ;
    %pop/vec4 1;
T_10.20 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12be84680;
T_11 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be855c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be853d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12be85520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x12be85170_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x12be84df0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x12be85480_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %load/vec4 v0x12be85200_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be853d0_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x12be85030_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.14, 8;
    %load/vec4 v0x12be84f10_0;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %load/vec4 v0x12be85200_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %pad/u 8;
    %assign/vec4 v0x12be853d0_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x12be85030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_11.16, 8;
    %load/vec4 v0x12be84f10_0;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %load/vec4 v0x12be85200_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %pad/u 8;
    %assign/vec4 v0x12be853d0_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x12be850c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x12be85030_0;
    %inv;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0 T_11.18, 8;
    %load/vec4 v0x12be84f10_0;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %load/vec4 v0x12be85200_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %pad/u 8;
    %assign/vec4 v0x12be853d0_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x12be850c0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.23, 9;
    %load/vec4 v0x12be85030_0;
    %inv;
    %and;
T_11.23;
    %flag_set/vec4 8;
    %jmp/0 T_11.21, 8;
    %load/vec4 v0x12be84f10_0;
    %jmp/1 T_11.22, 8;
T_11.21 ; End of true expr.
    %load/vec4 v0x12be85200_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_11.22, 8;
 ; End of false expr.
    %blend;
T_11.22;
    %pad/u 8;
    %assign/vec4 v0x12be853d0_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x12be85200_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be853d0_0, 0;
T_11.7 ;
T_11.4 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be853d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12be8c060;
T_12 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be8d580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be8d1d0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x12be8d1d0_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x12be8d1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
    %load/vec4 v0x12be8d1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be8d1d0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be8dbd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be8dcf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be8dab0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12be8d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x12be8cce0_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
    %load/vec4 v0x12be8cd70_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x12be8d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x12be8d020_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be8d4f0, 4;
    %assign/vec4 v0x12be8dbd0_0, 0;
    %load/vec4 v0x12be8d0c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be8d4f0, 4;
    %assign/vec4 v0x12be8dcf0_0, 0;
    %load/vec4 v0x12be8cf80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x12be8d4f0, 4;
    %assign/vec4 v0x12be8dab0_0, 0;
T_12.9 ;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x12be8d960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x12be8d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v0x12be8d430_0;
    %load/vec4 v0x12be8d020_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
T_12.13 ;
    %load/vec4 v0x12be8d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.15, 8;
    %load/vec4 v0x12be8ce00_0;
    %pad/u 16;
    %load/vec4 v0x12be8cee0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
T_12.15 ;
    %load/vec4 v0x12be8d270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v0x12be8cb80_0;
    %load/vec4 v0x12be8cee0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be8d4f0, 0, 4;
T_12.17 ;
T_12.11 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12be87ae0;
T_13 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be88bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be884f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be88a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be88aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be88970_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12be883a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12be88440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.4 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %add;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.5 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %sub;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.6 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %mul;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.7 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %div;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.8 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %and;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.9 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %or;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.10 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %and;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.11 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.12 ;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x12be884f0_0, 0;
    %jmp T_13.15;
T_13.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be884f0_0, 0;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x12be88a00_0, 0;
    %load/vec4 v0x12be882f0_0;
    %load/vec4 v0x12be885a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x12be88970_0, 0;
    %jmp T_13.15;
T_13.15 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12be88d60;
T_14 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be8a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12be89b40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8a1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8a5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8ac30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x12be89bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x12be89e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x12be89d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
    %jmp T_14.11;
T_14.6 ;
    %load/vec4 v0x12be899e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.12 ;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v0x12be8a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x12be8a780_0;
    %pad/u 8;
    %assign/vec4 v0x12be8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8a1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8a5d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.14 ;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x12be8a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8a1b0_0, 0;
    %load/vec4 v0x12be8a2f0_0;
    %assign/vec4 v0x12be89b40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8a5d0_0, 0;
T_14.16 ;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x12be899e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.18 ;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x12be89ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %load/vec4 v0x12be89d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
    %jmp T_14.27;
T_14.22 ;
    %load/vec4 v0x12be899e0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.28 ;
    %jmp T_14.27;
T_14.23 ;
    %load/vec4 v0x12be8aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.30, 8;
    %load/vec4 v0x12be8a780_0;
    %pad/u 8;
    %assign/vec4 v0x12be8a8e0_0, 0;
    %load/vec4 v0x12be8a6f0_0;
    %assign/vec4 v0x12be8aa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8ac30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.30 ;
    %jmp T_14.27;
T_14.24 ;
    %load/vec4 v0x12be8acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8ac30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.32 ;
    %jmp T_14.27;
T_14.25 ;
    %load/vec4 v0x12be899e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be89d80_0, 0;
T_14.34 ;
    %jmp T_14.27;
T_14.27 ;
    %pop/vec4 1;
T_14.20 ;
T_14.5 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12be8af70;
T_15 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be8beb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12be8be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12be8ba60_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x12be8b6e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x12be8bd70_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %load/vec4 v0x12be8baf0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x12be8b920_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %load/vec4 v0x12be8b800_0;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %load/vec4 v0x12be8baf0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %pad/u 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x12be8b920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_15.16, 8;
    %load/vec4 v0x12be8b800_0;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %load/vec4 v0x12be8baf0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %pad/u 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x12be8b9b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.20, 9;
    %load/vec4 v0x12be8b920_0;
    %inv;
    %and;
T_15.20;
    %flag_set/vec4 8;
    %jmp/0 T_15.18, 8;
    %load/vec4 v0x12be8b800_0;
    %jmp/1 T_15.19, 8;
T_15.18 ; End of true expr.
    %load/vec4 v0x12be8baf0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.19, 8;
 ; End of false expr.
    %blend;
T_15.19;
    %pad/u 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x12be8b9b0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.23, 9;
    %load/vec4 v0x12be8b920_0;
    %inv;
    %and;
T_15.23;
    %flag_set/vec4 8;
    %jmp/0 T_15.21, 8;
    %load/vec4 v0x12be8b800_0;
    %jmp/1 T_15.22, 8;
T_15.21 ; End of true expr.
    %load/vec4 v0x12be8baf0_0;
    %pad/u 16;
    %addi 2, 0, 16;
    %jmp/0 T_15.22, 8;
 ; End of false expr.
    %blend;
T_15.22;
    %pad/u 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x12be8baf0_0;
    %addi 2, 0, 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
T_15.7 ;
T_15.4 ;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be8bcc0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12be91ec0;
T_16 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be93bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x12be93080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x12be93080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be92e40, 0, 4;
    %load/vec4 v0x12be93080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be92aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be942b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x12be92cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %jmp T_16.11;
T_16.4 ;
    %load/vec4 v0x12be92b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
T_16.14 ;
    %load/vec4 v0x12be93080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.15, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x12be93080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be92e40, 0, 4;
    %load/vec4 v0x12be93080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
    %jmp T_16.14;
T_16.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be92aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be93a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be942b0_0, 0;
T_16.12 ;
    %jmp T_16.11;
T_16.5 ;
    %load/vec4 v0x12be92fc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
T_16.16 ;
    %jmp T_16.11;
T_16.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
    %load/vec4 v0x12be93400_0;
    %load/vec4 v0x12be93640_0;
    %or;
    %load/vec4 v0x12be931a0_0;
    %or;
    %load/vec4 v0x12be93230_0;
    %or;
    %assign/vec4 v0x12be93d60_0, 0;
    %load/vec4 v0x12be93400_0;
    %load/vec4 v0x12be931a0_0;
    %or;
    %load/vec4 v0x12be932c0_0;
    %or;
    %assign/vec4 v0x12be93f00_0, 0;
    %load/vec4 v0x12be93400_0;
    %assign/vec4 v0x12be93870_0, 0;
    %load/vec4 v0x12be93640_0;
    %assign/vec4 v0x12be93a10_0, 0;
    %jmp T_16.11;
T_16.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
    %jmp T_16.11;
T_16.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
T_16.18 ;
    %load/vec4 v0x12be93080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.19, 5;
    %ix/getv/s 4, v0x12be93080_0;
    %load/vec4a v0x12be936d0, 4;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_16.22, 4;
    %flag_mov 8, 4;
    %ix/getv/s 4, v0x12be93080_0;
    %load/vec4a v0x12be936d0, 4;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_16.22;
    %jmp/0xz  T_16.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12be942b0_0, 0, 1;
T_16.20 ;
    %load/vec4 v0x12be93080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
    %jmp T_16.18;
T_16.19 ;
    %load/vec4 v0x12be942b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.23, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
T_16.23 ;
    %jmp T_16.11;
T_16.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x12be93350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be92aa0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
T_16.27 ;
    %load/vec4 v0x12be93080_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.28, 5;
    %load/vec4 v0x12be93aa0_0;
    %ix/getv/s 3, v0x12be93080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12be92e40, 0, 4;
    %load/vec4 v0x12be93080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12be93080_0, 0, 32;
    %jmp T_16.27;
T_16.28 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12be92cb0_0, 0;
T_16.26 ;
    %jmp T_16.11;
T_16.11 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12be906c0;
T_17 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be91c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be917d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be91570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be919b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be91ba0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x12be91ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be91ba0_0, 0;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x12be911e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12be91ba0_0, 0;
T_17.8 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x12be91620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be917d0_0, 0;
    %load/vec4 v0x12be91270_0;
    %assign/vec4 v0x12be91570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be919b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12be91ba0_0, 0;
T_17.10 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x12be91a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be917d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be919b0_0, 0;
    %load/vec4 v0x12be91860_0;
    %assign/vec4 v0x12be913f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12be91ba0_0, 0;
T_17.12 ;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x12be911e0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12be91ba0_0, 0;
T_17.14 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12be8e060;
T_18 ;
    %wait E_0x12be605e0;
    %load/vec4 v0x12be8ff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be8fec0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be90400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be905a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be90260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12be8f1a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f830_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12be81cf0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x12be8f230_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x12be8fec0_0, 0;
    %load/vec4 v0x12be8f230_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x12be90400_0, 0;
    %load/vec4 v0x12be8f230_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x12be905a0_0, 0;
    %load/vec4 v0x12be8f230_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x12be90260_0, 0;
    %load/vec4 v0x12be8f230_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x12be8f1a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8fc90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12be8f830_0, 0;
    %load/vec4 v0x12be8fd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %jmp T_18.17;
T_18.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %jmp T_18.17;
T_18.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %jmp T_18.17;
T_18.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %jmp T_18.17;
T_18.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %jmp T_18.17;
T_18.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f570_0, 0;
    %jmp T_18.17;
T_18.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f570_0, 0;
    %jmp T_18.17;
T_18.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f570_0, 0;
    %jmp T_18.17;
T_18.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x12be8ed60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f3d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f570_0, 0;
    %jmp T_18.17;
T_18.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f710_0, 0;
    %jmp T_18.17;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f950_0, 0;
    %jmp T_18.17;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8fc90_0, 0;
    %jmp T_18.17;
T_18.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8fb70_0, 0;
    %jmp T_18.17;
T_18.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12be8f830_0, 0;
    %jmp T_18.17;
T_18.17 ;
    %pop/vec4 1;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12be660c0;
T_19 ;
    %vpi_call/w 4 291 "$dumpfile", "cu_dump.vcd" {0 0 0};
    %vpi_call/w 4 292 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x12be660c0 {0 0 0};
    %vpi_call/w 4 293 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x12be91ec0 {0 0 0};
    %vpi_call/w 4 294 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x12be906c0 {0 0 0};
    %vpi_call/w 4 295 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x12be8e060 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x12be62830;
T_20 ;
    %vpi_call/w 3 85 "$dumpfile", "cu_dump.vcd" {0 0 0};
    %vpi_call/w 3 86 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x12be660c0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/mhui/Documents/proj_hdl/proj_minigpu/wrapper/cu/wrapper_cu.v";
    "./../../src/cu/cu.v";
    "./../../src/alu/alu.v";
    "./../../src/lsu/lsu.v";
    "./../../src/pc/pc.v";
    "./../../src/rf/xblock_rf.v";
    "./../../src/decoder/decoder.v";
    "./../../src/fetcher/fetcher.v";
    "./../../src/scheduler/scheduler.v";
