<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Neeraja John - Experience</title>
    <style>
        body {
            font-family: Arial, sans-serif;
            color: #333;
            margin: 0;
            padding: 0;
            background-color: #f4f4f9;
        }
        header {
            background-color: #4CAF50;
            color: white;
            padding: 10px 0;
            text-align: center;
        }
        nav {
            text-align: center;
            padding: 10px;
            background-color: #333;
        }
        nav a {
            margin: 0 15px;
            color: white;
            text-decoration: none;
            font-weight: bold;
        }
        .container {
            width: 80%;
            margin: auto;
            overflow: hidden;
        }
        section {
            padding: 20px 0;
        }
        footer {
            background-color: #333;
            color: white;
            text-align: center;
            padding: 10px 0;
            position: fixed;
            bottom: 0;
            width: 100%;
        }
    </style>
</head>
<body>
    <header>
        <h1>Neeraja John</h1>
        <p>Junior Research Fellow | VLSI Design Engineer</p>
    </header>
    <nav>
        <a href="index.html">Home</a>
        <a href="about.html">About Me</a>
        <a href="Education.html">Education</a>
        <a href="experience.html">Experience</a>
        <a href="skills.html">Skills</a>
        <a href="projects.html">Projects</a>
        <a href="contact.html">Contact</a>
    </nav>
    <div class="container">
        <section id="experience">
            <h2>Experience</h2>
            <p><strong>Junior Research Fellow, ISRO RESPOND Project</strong>, NIT Calicut - Sep 2023 – Present</p>
            <ul>
                <li>Designed and implemented RTL Logic of a high resolution Sinusoidal Synthesizer using AMD Vivado on Artix-7</li>
                <li>Reduced area utilization by 50% by deploying a new algorithm</li>
                <li>Participated in various hands-on workshops focused on SoC and embedded design</li>
            </ul>
            <p><strong>VLSI Design Engineer</strong>, Purpose Technology LLP - Oct 2022 – Sep 2023</p>
            <ul>
                <li>Created 12 RTL projects including IoT re-engineering works and ANN in FPGA</li>
                <li>Integrated sensors and IoT devices with different Artix-7 FPGA boards</li>
                <li>Leveraged AI-driven testbench generation to reduce validation time for RTL Logic designs by 30%</li>
            </ul>
            <p><strong>Adhoc Lecturer and Project Guide</strong>, IHRD College of Applied Science - Sep 2015-Mar 2018, Jan 2020-Mar 2020</p>
            <ul>
                <li>Taught courses in Electronics Core subjects, Computer Organization, and Micro Processors</li>
                <li>Mentored final year Arduino and MATLAB based projects</li>
            </ul>
        </section>
    </div>
    <footer>
        <p>&copy; 2024 Neeraja John</p>
    </footer>
</body>
</html>
