
---------- Begin Simulation Statistics ----------
final_tick                                33958350000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1149573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693412                       # Number of bytes of host memory used
host_op_rate                                  1160487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.38                       # Real time elapsed on the host
host_tick_rate                             1752531736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    22274830                       # Number of instructions simulated
sim_ops                                      22486417                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033958                       # Number of seconds simulated
sim_ticks                                 33958350000                       # Number of ticks simulated
system.cpu.Branches                           1264342                       # Number of branches fetched
system.cpu.committedInsts                    22274830                       # Number of instructions committed
system.cpu.committedOps                      22486417                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         67916700                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               67916699.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             80245239                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            16850843                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1189093                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                       47845                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              21261727                       # Number of integer alu accesses
system.cpu.num_int_insts                     21261727                       # number of integer instructions
system.cpu.num_int_register_reads            33024379                       # number of times the integer registers were read
system.cpu.num_int_register_writes           18852787                       # number of times the integer registers were written
system.cpu.num_load_insts                     4261787                       # Number of load instructions
system.cpu.num_mem_refs                       6463046                       # number of memory refs
system.cpu.num_store_insts                    2201259                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  22                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  6                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  14021229     62.31%     62.31% # Class of executed instruction
system.cpu.op_class::IntMult                  2018787      8.97%     71.28% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::MemRead                  4261787     18.94%     90.22% # Class of executed instruction
system.cpu.op_class::MemWrite                 2201259      9.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   22503062                       # Class of executed instruction
system.cpu.workload.numSyscalls                  1012                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                357                       # Transaction distribution
system.membus.trans_dist::WritebackClean           33                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            76                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        12224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               472                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.023305                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.151031                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     461     97.67%     97.67% # Request fanout histogram
system.membus.snoop_fanout::1                      11      2.33%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 472                       # Request fanout histogram
system.membus.reqLayer0.occupancy              645000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1407500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             955000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          17984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              30208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        17984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 472                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            529590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            359970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                889560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       529590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           529590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           529590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           359970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               889560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.067877767000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         472                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         32                       # Number of write requests accepted
system.mem_ctrls.readBursts                       944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15377500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                36257500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16570.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39070.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      729                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      21                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   64                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.795122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.083307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.665213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             2      0.98%      0.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           89     43.41%     44.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           48     23.41%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           29     14.15%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           18      8.78%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            4      1.95%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            5      2.44%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            8      3.90%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            2      0.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    337.751388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    398.808225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  29696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   30208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33958339000                       # Total gap between requests
system.mem_ctrls.avgGap                   67377656.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        17472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 514512.630914046196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 359970.375474662345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 30154.586427196846                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           64                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21228000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15029500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 607050402000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37772.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39344.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 9485162531.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         638806.140000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         219672.096000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1593993.676800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       49346.304000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     242746333.200045                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     44057514.815999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1301672209.622299                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1590977875.855387                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.850859                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32750579000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1136200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     71571000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27474293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27474293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27474293                       # number of overall hits
system.cpu.icache.overall_hits::total        27474293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          281                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          281                       # number of overall misses
system.cpu.icache.overall_misses::total           281                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     20654000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20654000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     20654000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20654000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27474574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27474574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27474574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27474574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73501.779359                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73501.779359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73501.779359                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73501.779359                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20373000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20373000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20373000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72501.779359                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72501.779359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72501.779359                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72501.779359                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27474293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27474293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          281                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           281                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     20654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27474574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27474574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73501.779359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73501.779359                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20373000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72501.779359                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72501.779359                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           161.130228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27474574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               281                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          97774.284698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             90000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   161.130228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.314707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.314707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54949429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54949429                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6446183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6446183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6446199                       # number of overall hits
system.cpu.dcache.overall_hits::total         6446199                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          197                       # number of overall misses
system.cpu.dcache.overall_misses::total           197                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13762500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13762500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13762500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13762500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6446368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6446368                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6446396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6446396                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000029                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74391.891892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74391.891892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69860.406091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69860.406091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13421500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13421500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14091000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14091000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73744.505495                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73744.505495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74163.157895                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74163.157895                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4254370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4254370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            70                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5386000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5386000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4254440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4254440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76942.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76942.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5160000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5160000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77014.925373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77014.925373                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2191813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2191813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8376500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8376500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2191928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2191928                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72839.130435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72839.130435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8261500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8261500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71839.130435                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71839.130435                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           28                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       669500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       669500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2015                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000496                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000496                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000496                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000496                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  33958350000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           154.658228                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6450421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          33771.837696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   154.658228                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.151033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.151033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12901047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12901047                       # Number of data accesses

---------- End Simulation Statistics   ----------
