$date
	Mon Dec 19 11:46:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cputop $end
$scope module m $end
$var wire 8 ! alu_in [7:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ zero $end
$var wire 1 % wr $end
$var wire 1 & rd $end
$var wire 6 ' pc_addr [5:0] $end
$var wire 2 ( opcode [1:0] $end
$var wire 1 ) load_pc $end
$var wire 1 * load_ir $end
$var wire 1 + load_acc $end
$var wire 6 , ir_addr [5:0] $end
$var wire 1 - inc_pc $end
$var wire 1 . halt $end
$var wire 1 / fetch $end
$var wire 1 0 datactl_ena $end
$var wire 8 1 data [7:0] $end
$var wire 1 2 control_ena $end
$var wire 1 3 clk1 $end
$var wire 8 4 alu_out [7:0] $end
$var wire 1 5 alu_clk $end
$var wire 6 6 addr [5:0] $end
$var wire 8 7 accum_out [7:0] $end
$scope module accum_u $end
$var wire 1 # rst $end
$var wire 1 + ena $end
$var wire 8 8 data [7:0] $end
$var wire 1 3 clk1 $end
$var reg 8 9 accum [7:0] $end
$upscope $end
$scope module addr_u $end
$var wire 6 : pc_addr [5:0] $end
$var wire 6 ; ir_addr [5:0] $end
$var wire 1 / fetch $end
$var wire 6 < addr [5:0] $end
$upscope $end
$scope module alu_u $end
$var wire 8 = accum [7:0] $end
$var wire 8 > data [7:0] $end
$var wire 1 $ zero $end
$var wire 2 ? opcode [1:0] $end
$var wire 1 5 alu_clk $end
$var reg 8 @ alu_out [7:0] $end
$upscope $end
$scope module clk_u $end
$var wire 1 " clk $end
$var wire 1 3 clk1 $end
$var reg 1 5 alu_ena $end
$var reg 1 / fetch $end
$var reg 8 A state [7:0] $end
$upscope $end
$scope module control_u $end
$var wire 1 3 clk1 $end
$var wire 1 $ zero $end
$var wire 2 B opcode [1:0] $end
$var wire 1 2 ena $end
$var reg 1 0 datactl_ena $end
$var reg 1 . halt $end
$var reg 1 - inc_pc $end
$var reg 1 + load_acc $end
$var reg 1 * load_ir $end
$var reg 1 ) load_pc $end
$var reg 1 & rd $end
$var reg 3 C state [2:0] $end
$var reg 1 % wr $end
$upscope $end
$scope module counter_u $end
$var wire 1 - clk $end
$var wire 1 ) load $end
$var wire 1 # rst $end
$var wire 6 D ir_addr [5:0] $end
$var reg 6 E pc_addr [5:0] $end
$upscope $end
$scope module datactl_u $end
$var wire 1 0 data_ena $end
$var wire 8 F in [7:0] $end
$var wire 8 G data [7:0] $end
$upscope $end
$scope module machinect_u $end
$var wire 1 3 clk1 $end
$var wire 1 / fetch $end
$var wire 1 # rst $end
$var reg 1 2 ena $end
$upscope $end
$scope module ram_u $end
$var wire 6 H addr [5:0] $end
$var wire 8 I din [7:0] $end
$var wire 1 / ena $end
$var wire 1 & read $end
$var wire 1 J write $end
$var reg 8 K R_0 [7:0] $end
$var reg 8 L R_1 [7:0] $end
$var reg 8 M R_2 [7:0] $end
$var reg 8 N R_3 [7:0] $end
$var reg 8 O data [7:0] $end
$upscope $end
$scope module register_u $end
$var wire 1 3 clk1 $end
$var wire 8 P data [7:0] $end
$var wire 1 * ena $end
$var wire 1 # rst $end
$var wire 2 Q opcode [1:0] $end
$var wire 6 R ir_addr [5:0] $end
$var reg 8 S opc_iraddr [7:0] $end
$upscope $end
$scope module rom_u $end
$var wire 6 T addr [5:0] $end
$var wire 1 / ena $end
$var wire 1 & read $end
$var reg 8 U data [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
b11 N
b10 M
b1 L
b0 K
zJ
bz I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
x5
bx 4
13
x2
bx 1
x0
x/
x.
x-
bx ,
x+
x*
x)
bx (
bx '
x&
x%
x$
0#
0"
bx !
$end
#10
b0 '
b0 :
b0 E
1#
#50
bz !
bz >
bz P
bz U
bz O
bz 1
bz G
b1 C
0%
0*
00
0.
0-
0+
0)
0&
b0 A
03
1"
#100
b0 6
b0 <
b0 H
b0 T
b0 (
b0 ?
b0 B
b0 Q
b0 ,
b0 ;
b0 D
b0 R
02
b0 S
1$
b0 7
b0 9
b0 =
13
0"
#150
b0 C
b1 A
03
1"
#200
13
0"
#250
b0 4
b0 8
b0 @
b0 F
b10 A
15
03
1"
#300
13
0"
#350
b100 A
05
03
1"
#400
13
0"
#450
b1000 A
1/
03
1"
#500
13
0"
#550
b10000 A
03
1"
#600
13
0"
#650
b100000 A
03
1"
#700
13
0"
#750
b1000000 A
03
1"
#800
13
0"
#850
b10000000 A
0/
03
1"
#890
0#
#900
13
0"
#950
b1 A
03
1"
#1000
13
0"
#1050
b10 A
15
03
1"
#1100
13
0"
#1150
b100 A
05
03
1"
#1200
13
0"
#1250
b1000 A
1/
03
1"
#1300
12
13
0"
#1350
b1 C
b10000 A
03
1"
#1400
13
0"
#1450
b10 C
b100000 A
03
1"
#1500
13
0"
#1550
b1000011 !
b1000011 >
b1000011 P
b1000011 U
b11 C
1*
1&
b1000000 A
03
1"
#1600
b1 (
b1 ?
b1 B
b1 Q
b11 ,
b11 ;
b11 D
b11 R
b1000011 S
13
0"
#1650
b1 '
b1 :
b1 E
bz !
bz >
bz P
bz U
b11 6
b11 <
b11 H
b11 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#1700
13
0"
#1750
b101 C
0-
b1 A
03
1"
#1800
13
0"
#1850
b1 4
b1 8
b1 @
b1 F
b110 C
1+
b10 A
15
03
1"
#1900
0$
b1 7
b1 9
b1 =
13
0"
#1950
b11 !
b11 >
b11 P
b11 O
b1 1
b1 G
b111 C
10
0+
1&
b100 A
05
03
1"
#2000
13
0"
#2050
bz !
bz >
bz P
bz O
bz 1
bz G
b1 6
b1 <
b1 H
b1 T
b0 C
00
0&
b1000 A
1/
03
1"
#2100
13
0"
#2150
b1 C
b10000 A
03
1"
#2200
13
0"
#2250
b10 C
b100000 A
03
1"
#2300
13
0"
#2350
b10000010 !
b10000010 >
b10000010 P
b10000010 U
b11 C
1*
1&
b1000000 A
03
1"
#2400
b10 (
b10 ?
b10 B
b10 Q
b10 ,
b10 ;
b10 D
b10 R
b10000010 S
13
0"
#2450
b10 '
b10 :
b10 E
bz !
bz >
bz P
bz U
b10 6
b10 <
b10 H
b10 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#2500
13
0"
#2550
b101 C
0-
b1 A
03
1"
#2600
13
0"
#2650
b0 4
b0 8
b0 @
b0 F
b110 C
1+
b10 A
15
03
1"
#2700
1$
b0 7
b0 9
b0 =
13
0"
#2750
b10 !
b10 >
b10 P
b10 O
b0 1
b0 G
b111 C
10
0+
1&
b100 A
05
03
1"
#2800
13
0"
#2850
bz !
bz >
bz P
bz O
bz 1
bz G
b0 C
00
0&
b1000 A
1/
03
1"
#2900
13
0"
#2950
b1 C
b10000 A
03
1"
#3000
13
0"
#3050
b10 C
b100000 A
03
1"
#3100
13
0"
#3150
b1000011 !
b1000011 >
b1000011 P
b1000011 U
b11 C
1*
1&
b1000000 A
03
1"
#3200
b1 (
b1 ?
b1 B
b1 Q
b11 ,
b11 ;
b11 D
b11 R
b1000011 S
13
0"
#3250
b11 '
b11 :
b11 E
bz !
bz >
bz P
bz U
b11 6
b11 <
b11 H
b11 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#3300
13
0"
#3350
b101 C
0-
b1 A
03
1"
#3400
13
0"
#3450
b1 4
b1 8
b1 @
b1 F
b110 C
1+
b10 A
15
03
1"
#3500
0$
b1 7
b1 9
b1 =
13
0"
#3550
b11 !
b11 >
b11 P
b11 O
b1 1
b1 G
b111 C
10
0+
1&
b100 A
05
03
1"
#3600
13
0"
#3650
bz !
bz >
bz P
bz O
bz 1
bz G
b0 C
00
0&
b1000 A
1/
03
1"
#3700
13
0"
#3750
b1 C
b10000 A
03
1"
#3800
13
0"
#3850
b10 C
b100000 A
03
1"
#3900
13
0"
#3950
b10000010 !
b10000010 >
b10000010 P
b10000010 U
b11 C
1*
1&
b1000000 A
03
1"
#4000
b10 (
b10 ?
b10 B
b10 Q
b10 ,
b10 ;
b10 D
b10 R
b10000010 S
13
0"
#4050
b100 '
b100 :
b100 E
bz !
bz >
bz P
bz U
b10 6
b10 <
b10 H
b10 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#4100
13
0"
#4150
b101 C
0-
b1 A
03
1"
#4200
13
0"
#4250
b0 4
b0 8
b0 @
b0 F
b110 C
1+
b10 A
15
03
1"
#4300
1$
b0 7
b0 9
b0 =
13
0"
#4350
b10 !
b10 >
b10 P
b10 O
b0 1
b0 G
b111 C
10
0+
1&
b100 A
05
03
1"
#4400
13
0"
#4450
bz !
bz >
bz P
bz O
bz 1
bz G
b100 6
b100 <
b100 H
b100 T
b0 C
00
0&
b1000 A
1/
03
1"
#4500
13
0"
#4550
b1 C
b10000 A
03
1"
#4600
13
0"
#4650
b10 C
b100000 A
03
1"
#4700
13
0"
#4750
b11000011 !
b11000011 >
b11000011 P
b11000011 U
b11 C
1*
1&
b1000000 A
03
1"
#4800
b11 (
b11 ?
b11 B
b11 Q
b11 ,
b11 ;
b11 D
b11 R
b11000011 S
13
0"
#4850
b101 '
b101 :
b101 E
bz !
bz >
bz P
bz U
b11 6
b11 <
b11 H
b11 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#4900
13
0"
#4950
b11 !
b11 >
b11 P
b11 O
b101 C
0-
1&
b1 A
03
1"
#5000
13
0"
#5050
b11 4
b11 8
b11 @
b11 F
b110 C
1+
b10 A
15
03
1"
#5100
0$
b11 7
b11 9
b11 =
13
0"
#5150
b11 1
b11 G
b111 C
10
0+
b100 A
05
03
1"
#5200
13
0"
#5250
bz !
bz >
bz P
bz O
bz 1
bz G
b101 6
b101 <
b101 H
b101 T
b0 C
00
0&
b1000 A
1/
03
1"
#5300
13
0"
#5350
b1 C
b10000 A
03
1"
#5400
13
0"
#5450
b10 C
b100000 A
03
1"
#5500
13
0"
#5550
b11000010 !
b11000010 >
b11000010 P
b11000010 U
b11 C
1*
1&
b1000000 A
03
1"
#5600
b10 ,
b10 ;
b10 D
b10 R
b11000010 S
13
0"
#5650
b110 '
b110 :
b110 E
bz !
bz >
bz P
bz U
b10 6
b10 <
b10 H
b10 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#5700
13
0"
#5750
b10 !
b10 >
b10 P
b10 O
b101 C
0-
1&
b1 A
03
1"
#5800
13
0"
#5850
b101 4
b101 8
b101 @
b101 F
b110 C
1+
b10 A
15
03
1"
#5900
b101 7
b101 9
b101 =
13
0"
#5950
b101 1
b101 G
b111 C
10
0+
b100 A
05
03
1"
#6000
13
0"
#6050
bz !
bz >
bz P
bz O
bz 1
bz G
b110 6
b110 <
b110 H
b110 T
b0 C
00
0&
b1000 A
1/
03
1"
#6100
13
0"
#6150
b1 C
b10000 A
03
1"
#6200
13
0"
#6250
b10 C
b100000 A
03
1"
#6300
13
0"
#6350
b11000011 !
b11000011 >
b11000011 P
b11000011 U
b11 C
1*
1&
b1000000 A
03
1"
#6400
b11 ,
b11 ;
b11 D
b11 R
b11000011 S
13
0"
#6450
b111 '
b111 :
b111 E
bz !
bz >
bz P
bz U
b11 6
b11 <
b11 H
b11 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#6500
13
0"
#6550
b11 !
b11 >
b11 P
b11 O
b101 C
0-
1&
b1 A
03
1"
#6600
13
0"
#6650
b1000 4
b1000 8
b1000 @
b1000 F
b110 C
1+
b10 A
15
03
1"
#6700
b1000 7
b1000 9
b1000 =
13
0"
#6750
b1000 1
b1000 G
b111 C
10
0+
b100 A
05
03
1"
#6800
13
0"
#6850
bz !
bz >
bz P
bz O
bz 1
bz G
b111 6
b111 <
b111 H
b111 T
b0 C
00
0&
b1000 A
1/
03
1"
#6900
13
0"
#6950
b1 C
b10000 A
03
1"
#7000
13
0"
#7050
b10 C
b100000 A
03
1"
#7100
13
0"
#7150
b11000010 !
b11000010 >
b11000010 P
b11000010 U
b11 C
1*
1&
b1000000 A
03
1"
#7200
b10 ,
b10 ;
b10 D
b10 R
b11000010 S
13
0"
#7250
b1000 '
b1000 :
b1000 E
bz !
bz >
bz P
bz U
b10 6
b10 <
b10 H
b10 T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#7300
13
0"
#7350
b10 !
b10 >
b10 P
b10 O
b101 C
0-
1&
b1 A
03
1"
#7400
13
0"
#7450
b1010 4
b1010 8
b1010 @
b1010 F
b110 C
1+
b10 A
15
03
1"
#7500
b1010 7
b1010 9
b1010 =
13
0"
#7550
b1010 1
b1010 G
b111 C
10
0+
b100 A
05
03
1"
#7600
13
0"
#7650
bz !
bz >
bz P
bz O
bz 1
bz G
b1000 6
b1000 <
b1000 H
b1000 T
b0 C
00
0&
b1000 A
1/
03
1"
#7700
13
0"
#7750
b1 C
b10000 A
03
1"
#7800
13
0"
#7850
b10 C
b100000 A
03
1"
#7900
13
0"
#7950
b11 C
1*
1&
b1000000 A
03
1"
#8000
bz (
bz ?
bz B
bz Q
bz ,
bz ;
bz D
bz R
bz S
13
0"
#8050
b1001 '
b1001 :
b1001 E
bz 6
bz <
bz H
bz T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#8100
13
0"
#8150
b101 C
0-
b1 A
03
1"
#8200
13
0"
#8250
bx 4
bx 8
bx @
bx F
b110 C
b10 A
15
03
1"
#8300
13
0"
#8350
b111 C
b100 A
05
03
1"
#8400
13
0"
#8450
b1001 6
b1001 <
b1001 H
b1001 T
b0 C
b1000 A
1/
03
1"
#8500
13
0"
#8550
b1 C
b10000 A
03
1"
#8600
13
0"
#8650
b10 C
b100000 A
03
1"
#8700
13
0"
#8750
b11 C
1*
1&
b1000000 A
03
1"
#8800
13
0"
#8850
b1010 '
b1010 :
b1010 E
bz 6
bz <
bz H
bz T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#8900
13
0"
#8950
b101 C
0-
b1 A
03
1"
#9000
13
0"
#9050
b110 C
b10 A
15
03
1"
#9100
13
0"
#9150
b111 C
b100 A
05
03
1"
#9200
13
0"
#9250
b1010 6
b1010 <
b1010 H
b1010 T
b0 C
b1000 A
1/
03
1"
#9300
13
0"
#9350
b1 C
b10000 A
03
1"
#9400
13
0"
#9450
b10 C
b100000 A
03
1"
#9500
13
0"
#9550
b11 C
1*
1&
b1000000 A
03
1"
#9600
13
0"
#9650
b1011 '
b1011 :
b1011 E
bz 6
bz <
bz H
bz T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#9700
13
0"
#9750
b101 C
0-
b1 A
03
1"
#9800
13
0"
#9850
b110 C
b10 A
15
03
1"
#9900
13
0"
#9950
b111 C
b100 A
05
03
1"
#10000
13
0"
#10050
b1011 6
b1011 <
b1011 H
b1011 T
b0 C
b1000 A
1/
03
1"
#10100
13
0"
#10150
b1 C
b10000 A
03
1"
#10200
13
0"
#10250
b10 C
b100000 A
03
1"
#10300
13
0"
#10350
b11 C
1*
1&
b1000000 A
03
1"
#10400
13
0"
#10450
b1100 '
b1100 :
b1100 E
bz 6
bz <
bz H
bz T
b100 C
0*
1-
0&
b10000000 A
0/
03
1"
#10500
13
0"
#10550
b101 C
0-
b1 A
03
1"
#10600
13
0"
#10650
b110 C
b10 A
15
03
1"
#10700
13
0"
#10750
b111 C
b100 A
05
03
1"
#10800
13
0"
#10850
b1100 6
b1100 <
b1100 H
b1100 T
b0 C
b1000 A
1/
03
1"
#10890
