Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 12:11:11 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_62_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 Delay1No32_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.871ns (25.086%)  route 2.601ns (74.914%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 6.568 - 4.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.937ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.853ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=91556, routed)       2.161     3.112    Delay1No32_instance/clk_IBUF_BUFG
    SLICE_X150Y356       FDCE                                         r  Delay1No32_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y356       FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.191 r  Delay1No32_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.936     4.127    Delay1No32_instance/Q[10]
    SLICE_X179Y387       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.178 r  Delay1No32_instance/geqOp_carry_i_11__5/O
                         net (fo=1, routed)           0.022     4.200    Sum10_0_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X179Y387       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.359 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.385    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X179Y388       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.400 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.426    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X179Y389       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.478 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.279     4.757    Delay1No32_instance/CO[0]
    SLICE_X181Y388       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.808 r  Delay1No32_instance/shiftedFracY_d1[32]_i_5__5/O
                         net (fo=3, routed)           0.295     5.103    Delay1No32_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X178Y389       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.193 r  Delay1No32_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.048     5.241    Delay1No32_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X178Y389       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     5.331 r  Delay1No32_instance/shiftedFracY_d1[12]_i_3__5/O
                         net (fo=33, routed)          0.427     5.758    Delay1No33_instance/shiftVal__5[0]
    SLICE_X173Y388       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.881 r  Delay1No33_instance/shiftedFracY_d1[27]_i_3__5/O
                         net (fo=4, routed)           0.253     6.134    Delay1No33_instance/Sum10_0_impl_instance/level2[24]
    SLICE_X175Y391       LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     6.295 r  Delay1No33_instance/shiftedFracY_d1[43]_i_1__5/O
                         net (fo=1, routed)           0.289     6.584    Sum10_0_impl_instance/FPAddSubOp_instance/Y_reg[26]_2
    SLICE_X175Y391       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=91556, routed)       1.908     6.568    Sum10_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X175Y391       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.379     6.947    
                         clock uncertainty           -0.035     6.912    
    SLICE_X175Y391       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     6.937    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          6.937    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.353    




