=====
SETUP
-16.415
37.460
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1489_s21
30.100
31.199
CPU/u0/n1489_s54
32.343
33.165
CPU/u0/n1489_s13
33.501
34.127
CPU/u0/n1489_s8
34.948
36.009
CPU/u0/n1489_s7
36.428
37.460
CPU/u0/F_2_s1
37.460
=====
SETUP
-15.510
36.912
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
22.053
CPU/u0/n1379_s11
23.507
24.329
CPU/u0/n1379_s8
26.128
26.950
CPU/u0/n1379_s5
27.755
28.577
CPU/u0/n1379_s15
29.386
30.485
CPU/u0/RegDIH_1_s2
31.646
32.678
CPU/u0/RegDIL_1_s1
33.504
34.130
CPU/u0/RegDIL_1_s0
34.135
34.957
CPU/u0/Regs/RegsL_RegsL_0_0_s
36.912
=====
SETUP
-15.284
36.329
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1349_s16
30.579
31.205
CPU/u0/n1349_s8
32.494
33.316
CPU/u0/n1349_s2
33.322
34.421
CPU/u0/n1830_s0
35.230
36.329
CPU/u0/IncDecZ_s1
36.329
=====
SETUP
-15.186
36.588
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
22.053
CPU/u0/n1379_s11
23.507
24.329
CPU/u0/n1379_s8
26.128
26.950
CPU/u0/n1379_s5
27.755
28.577
CPU/u0/n1379_s15
29.386
30.485
CPU/u0/RegDIH_1_s2
31.646
32.678
CPU/u0/RegDIL_1_s1
33.504
34.130
CPU/u0/RegDIL_1_s0
34.135
34.957
CPU/u0/Regs/RegsL_RegsL_0_0_s1
36.588
=====
SETUP
-15.007
36.409
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
22.167
CPU/u0/n1488_s21
24.605
25.427
CPU/u0/n1488_s15
26.236
27.058
CPU/u0/n1488_s9
27.064
27.886
CPU/u0/n1377_s4
27.897
28.929
CPU/u0/n1377_s2
28.934
30.033
CPU/u0/RegDIH_3_s1
31.508
32.540
CPU/u0/RegDIH_3_s0
33.845
34.944
CPU/u0/Regs/RegsH_RegsH_0_0_s
36.409
=====
SETUP
-14.920
36.322
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.675
CPU/u0/n1374_s7
25.980
27.012
CPU/u0/n1374_s4
28.327
29.359
CPU/u0/n1374_s2
29.365
29.991
CPU/u0/RegDIL_6_s1
32.617
33.438
CPU/u0/RegDIL_6_s0
34.727
35.826
CPU/u0/Regs/RegsL_RegsL_0_1_s1
36.322
=====
SETUP
-14.920
36.322
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.675
CPU/u0/n1374_s7
25.980
27.012
CPU/u0/n1374_s4
28.327
29.359
CPU/u0/n1374_s2
29.365
29.991
CPU/u0/RegDIL_6_s1
32.617
33.438
CPU/u0/RegDIL_6_s0
34.727
35.826
CPU/u0/Regs/RegsL_RegsL_0_1_s0
36.322
=====
SETUP
-14.920
36.322
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.675
CPU/u0/n1374_s7
25.980
27.012
CPU/u0/n1374_s4
28.327
29.359
CPU/u0/n1374_s2
29.365
29.991
CPU/u0/RegDIL_6_s1
32.617
33.438
CPU/u0/RegDIL_6_s0
34.727
35.826
CPU/u0/Regs/RegsL_RegsL_0_1_s
36.322
=====
SETUP
-14.857
35.902
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1349_s16
30.579
31.205
CPU/u0/n1349_s8
32.494
33.316
CPU/u0/n1349_s2
33.322
34.383
CPU/u0/n1349_s1
34.803
35.902
CPU/u0/F_6_s1
35.902
=====
SETUP
-14.856
36.257
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
22.053
CPU/u0/n1379_s11
23.507
24.329
CPU/u0/n1379_s8
26.128
26.950
CPU/u0/n1379_s5
27.755
28.577
CPU/u0/n1379_s15
29.386
30.485
CPU/u0/RegDIH_1_s2
31.646
32.678
CPU/u0/RegDIL_1_s1
33.504
34.130
CPU/u0/RegDIL_1_s0
34.135
34.957
CPU/u0/Regs/RegsL_RegsL_0_0_s0
36.257
=====
SETUP
-14.824
36.226
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
22.053
CPU/u0/n1379_s11
23.507
24.329
CPU/u0/n1379_s8
26.128
26.950
CPU/u0/n1379_s5
27.755
28.577
CPU/u0/n1379_s15
29.386
30.485
CPU/u0/RegDIH_1_s2
31.646
32.678
CPU/u0/RegDIH_1_s1
33.487
34.113
CPU/u0/RegDIH_1_s0
34.119
34.745
CPU/u0/Regs/RegsH_RegsH_0_0_s
36.226
=====
SETUP
-14.789
36.191
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.618
CPU/u0/n1375_s16
25.761
26.793
CPU/u0/n1375_s12
26.799
27.621
CPU/u0/n1375_s8
27.626
28.251
CPU/u0/n1375_s4
28.676
29.708
CPU/u0/n1375_s17
30.198
31.020
CPU/u0/RegDIH_5_s3
32.974
34.073
CPU/u0/RegDIH_5_s0
34.084
34.710
CPU/u0/Regs/RegsH_RegsH_0_1_s
36.191
=====
SETUP
-14.693
36.094
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
22.167
CPU/u0/n1488_s21
24.605
25.427
CPU/u0/n1488_s15
26.236
27.058
CPU/u0/n1488_s9
27.064
27.886
CPU/u0/n1377_s4
27.897
28.929
CPU/u0/n1377_s2
28.934
30.033
CPU/u0/RegDIH_3_s1
31.508
32.540
CPU/u0/RegDIH_3_s0
33.845
34.944
CPU/u0/Regs/RegsH_RegsH_0_0_s0
36.094
=====
SETUP
-14.668
36.069
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1373_s4
30.095
30.917
CPU/u0/RegDIH_7_s3
30.933
31.559
CPU/u0/RegDIL_7_s1
32.704
33.730
CPU/u0/RegDIL_7_s0
34.149
35.248
CPU/u0/Regs/RegsL_RegsL_0_1_s1
36.069
=====
SETUP
-14.668
36.069
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1373_s4
30.095
30.917
CPU/u0/RegDIH_7_s3
30.933
31.559
CPU/u0/RegDIL_7_s1
32.704
33.730
CPU/u0/RegDIL_7_s0
34.149
35.248
CPU/u0/Regs/RegsL_RegsL_0_1_s0
36.069
=====
SETUP
-14.643
36.045
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
22.053
CPU/u0/n1379_s11
23.507
24.329
CPU/u0/n1379_s8
26.128
26.950
CPU/u0/n1379_s5
27.755
28.577
CPU/u0/n1379_s15
29.386
30.485
CPU/u0/RegDIH_1_s2
31.646
32.678
CPU/u0/RegDIH_1_s1
33.487
34.113
CPU/u0/RegDIH_1_s0
34.119
34.745
CPU/u0/Regs/RegsH_RegsH_0_0_s1
36.045
=====
SETUP
-14.643
36.045
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
22.053
CPU/u0/n1379_s11
23.507
24.329
CPU/u0/n1379_s8
26.128
26.950
CPU/u0/n1379_s5
27.755
28.577
CPU/u0/n1379_s15
29.386
30.485
CPU/u0/RegDIH_1_s2
31.646
32.678
CPU/u0/RegDIH_1_s1
33.487
34.113
CPU/u0/RegDIH_1_s0
34.119
34.745
CPU/u0/Regs/RegsH_RegsH_0_0_s0
36.045
=====
SETUP
-14.627
36.028
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1373_s4
30.095
30.917
CPU/u0/RegDIH_7_s3
30.933
31.559
CPU/u0/RegDIH_7_s1
32.704
33.526
CPU/u0/RegDIH_7_s0
33.532
34.564
CPU/u0/Regs/RegsH_RegsH_0_1_s1
36.028
=====
SETUP
-14.627
36.028
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1373_s4
30.095
30.917
CPU/u0/RegDIH_7_s3
30.933
31.559
CPU/u0/RegDIH_7_s1
32.704
33.526
CPU/u0/RegDIH_7_s0
33.532
34.564
CPU/u0/Regs/RegsH_RegsH_0_1_s
36.028
=====
SETUP
-14.608
36.010
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.618
CPU/u0/n1375_s16
25.761
26.793
CPU/u0/n1375_s12
26.799
27.621
CPU/u0/n1375_s8
27.626
28.251
CPU/u0/n1375_s4
28.676
29.708
CPU/u0/n1375_s17
30.198
31.020
CPU/u0/RegDIH_5_s3
32.974
34.073
CPU/u0/RegDIL_5_s0
34.084
34.710
CPU/u0/Regs/RegsL_RegsL_0_1_s1
36.010
=====
SETUP
-14.552
35.597
21.045
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1373_s4
30.095
30.917
CPU/u0/n1484_s10
32.387
33.013
CPU/u0/n1484_s7
33.018
34.079
CPU/u0/n1484_s6
34.498
35.597
CPU/u0/F_7_s1
35.597
=====
SETUP
-14.459
35.860
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.618
CPU/u0/n1375_s16
25.761
26.793
CPU/u0/n1375_s12
26.799
27.621
CPU/u0/n1375_s8
27.626
28.251
CPU/u0/n1375_s4
28.676
29.708
CPU/u0/n1375_s17
30.198
31.020
CPU/u0/RegDIH_5_s3
32.974
34.073
CPU/u0/RegDIH_5_s0
34.084
34.710
CPU/u0/Regs/RegsH_RegsH_0_1_s1
35.860
=====
SETUP
-14.455
35.856
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.618
CPU/u0/n1375_s16
25.761
26.793
CPU/u0/n1375_s12
26.799
27.621
CPU/u0/n1375_s8
27.626
28.251
CPU/u0/n1375_s4
28.676
29.708
CPU/u0/n1375_s17
30.198
31.020
CPU/u0/RegDIH_5_s3
32.974
34.073
CPU/u0/RegDIH_5_s0
34.084
34.710
CPU/u0/Regs/RegsH_RegsH_0_1_s0
35.856
=====
SETUP
-14.358
35.760
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
22.167
CPU/u0/n1488_s21
24.605
25.427
CPU/u0/n1488_s15
26.236
27.058
CPU/u0/n1488_s9
27.064
27.886
CPU/u0/n1377_s4
27.897
28.929
CPU/u0/n1377_s2
28.934
30.033
CPU/u0/RegDIH_3_s1
31.508
32.540
CPU/u0/RegDIH_3_s0
33.845
34.944
CPU/u0/Regs/RegsH_RegsH_0_0_s1
35.760
=====
SETUP
-14.342
35.744
21.402
CPU/u0/IStatus_0_s14
1.445
4.905
CPU/u0/mcode/Set_BusB_To_Z_0_s9
6.696
7.518
CPU/u0/mcode/Set_BusB_To_Z_0_s5
9.626
10.251
CPU/u0/mcode/Set_BusB_To_Z_0_s1
10.670
11.472
CPU/u0/mcode/Set_BusB_To_Z_0_s15
11.893
12.519
CPU/u0/n2206_s19
14.654
15.456
CPU/u0/alu/n23_s11
15.875
16.697
CPU/u0/alu/n23_s3
18.003
18.629
CPU/u0/alu/n23_s10
19.460
20.521
CPU/u0/alu/Q_v_0_s
20.940
21.490
CPU/u0/alu/Q_v_1_s
21.490
21.547
CPU/u0/alu/Q_v_2_s
21.547
21.604
CPU/u0/alu/Q_v_3_s
21.604
21.661
CPU/u0/alu/Q_v_4_s
23.998
24.055
CPU/u0/alu/Q_v_5_s
24.055
24.112
CPU/u0/alu/Q_v_6_s
24.112
24.169
CPU/u0/n1373_s28
25.227
26.326
CPU/u0/n1373_s22
27.465
28.287
CPU/u0/n1373_s13
28.293
29.115
CPU/u0/n1373_s4
30.095
30.917
CPU/u0/RegDIH_7_s3
30.933
31.559
CPU/u0/RegDIL_7_s1
32.704
33.730
CPU/u0/RegDIL_7_s0
34.149
35.248
CPU/u0/Regs/RegsL_RegsL_0_1_s
35.744
=====
HOLD
0.559
2.268
1.708
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/r_SM_Main_2_s0
2.268
=====
HOLD
0.708
2.401
1.693
VideoGenerator/ViewPortY_0_s0
1.693
2.027
VideoGenerator/n152_s2
2.029
2.401
VideoGenerator/ViewPortY_0_s0
2.401
=====
HOLD
0.708
2.459
1.752
HighClkPrescale_s0
1.752
2.085
n633_s2
2.087
2.459
HighClkPrescale_s0
2.459
=====
HOLD
0.708
2.401
1.693
LedPrescaler_1_s0
1.693
2.027
n605_s0
2.029
2.401
LedPrescaler_1_s0
2.401
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
1.693
2.027
SerialKeyboard/SerialUART/n133_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_0_s1
2.402
=====
HOLD
0.709
2.402
1.693
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
1.693
2.027
SerialKeyboard/SerialUART/n128_s18
2.030
2.402
SerialKeyboard/SerialUART/r_Clk_Count_5_s1
2.402
=====
HOLD
0.709
2.771
2.063
SerialKeyboard/TypeRateCounter_0_s0
2.063
2.396
SerialKeyboard/n283_s2
2.399
2.771
SerialKeyboard/TypeRateCounter_0_s0
2.771
=====
HOLD
0.709
2.402
1.693
LedPrescaler_0_s0
1.693
2.027
n606_s2
2.030
2.402
LedPrescaler_0_s0
2.402
=====
HOLD
0.709
1.746
1.037
CPU/u0/Halt_FF_s5
1.037
1.371
CPU/u0/n3034_s4
1.374
1.746
CPU/u0/Halt_FF_s5
1.746
=====
HOLD
0.710
2.404
1.693
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
1.693
2.027
SerialKeyboard/SerialUART/n126_s21
2.032
2.404
SerialKeyboard/SerialUART/r_Clk_Count_7_s1
2.404
=====
HOLD
0.710
2.404
1.693
VideoGenerator/ViewPortX_0_s0
1.693
2.027
VideoGenerator/n215_s2
2.032
2.404
VideoGenerator/ViewPortX_0_s0
2.404
=====
HOLD
0.710
2.404
1.693
VideoGenerator/Ycounter_0_s0
1.693
2.027
VideoGenerator/n143_s2
2.032
2.404
VideoGenerator/Ycounter_0_s0
2.404
=====
HOLD
0.710
1.747
1.037
CPU/u0/R_1_s1
1.037
1.371
CPU/u0/n1109_s0
1.375
1.747
CPU/u0/R_1_s1
1.747
=====
HOLD
0.711
2.405
1.693
SerialKeyboard/SerialUART/r_SM_Main_1_s0
1.693
2.027
SerialKeyboard/SerialUART/n138_s6
2.033
2.405
SerialKeyboard/SerialUART/r_SM_Main_1_s0
2.405
=====
HOLD
0.729
2.422
1.693
VideoGenerator/ViewPortY_2_s0
1.693
2.027
VideoGenerator/n150_s
2.028
2.422
VideoGenerator/ViewPortY_2_s0
2.422
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_2_s0
2.075
2.408
SerialKeyboard/n281_s
2.411
2.805
SerialKeyboard/TypeRateCounter_2_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_8_s0
2.075
2.408
SerialKeyboard/n275_s
2.411
2.805
SerialKeyboard/TypeRateCounter_8_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_12_s0
2.075
2.408
SerialKeyboard/n271_s
2.411
2.805
SerialKeyboard/TypeRateCounter_12_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_14_s0
2.075
2.408
SerialKeyboard/n269_s
2.411
2.805
SerialKeyboard/TypeRateCounter_14_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_18_s0
2.075
2.408
SerialKeyboard/n265_s
2.411
2.805
SerialKeyboard/TypeRateCounter_18_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_20_s0
2.075
2.408
SerialKeyboard/n263_s
2.411
2.805
SerialKeyboard/TypeRateCounter_20_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_24_s0
2.075
2.408
SerialKeyboard/n259_s
2.411
2.805
SerialKeyboard/TypeRateCounter_24_s0
2.805
=====
HOLD
0.730
2.805
2.075
SerialKeyboard/TypeRateCounter_26_s0
2.075
2.408
SerialKeyboard/n257_s
2.411
2.805
SerialKeyboard/TypeRateCounter_26_s0
2.805
=====
HOLD
0.730
2.792
2.063
SerialKeyboard/TypeRateCounter_30_s0
2.063
2.396
SerialKeyboard/n253_s
2.398
2.792
SerialKeyboard/TypeRateCounter_30_s0
2.792
=====
HOLD
0.730
2.423
1.693
VideoGenerator/ViewPortX_2_s0
1.693
2.027
VideoGenerator/n213_s
2.029
2.423
VideoGenerator/ViewPortX_2_s0
2.423
