#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21347f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2134980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21272d0 .functor NOT 1, L_0x2182520, C4<0>, C4<0>, C4<0>;
L_0x2182300 .functor XOR 2, L_0x21821a0, L_0x2182260, C4<00>, C4<00>;
L_0x2182410 .functor XOR 2, L_0x2182300, L_0x2182370, C4<00>, C4<00>;
v0x217de00_0 .net *"_ivl_10", 1 0, L_0x2182370;  1 drivers
v0x217df00_0 .net *"_ivl_12", 1 0, L_0x2182410;  1 drivers
v0x217dfe0_0 .net *"_ivl_2", 1 0, L_0x21811c0;  1 drivers
v0x217e0a0_0 .net *"_ivl_4", 1 0, L_0x21821a0;  1 drivers
v0x217e180_0 .net *"_ivl_6", 1 0, L_0x2182260;  1 drivers
v0x217e2b0_0 .net *"_ivl_8", 1 0, L_0x2182300;  1 drivers
v0x217e390_0 .net "a", 0 0, v0x217af30_0;  1 drivers
v0x217e430_0 .net "b", 0 0, v0x217afd0_0;  1 drivers
v0x217e4d0_0 .net "c", 0 0, v0x217b070_0;  1 drivers
v0x217e570_0 .var "clk", 0 0;
v0x217e610_0 .net "d", 0 0, v0x217b1b0_0;  1 drivers
v0x217e6b0_0 .net "out_pos_dut", 0 0, L_0x2182020;  1 drivers
v0x217e750_0 .net "out_pos_ref", 0 0, L_0x217fc80;  1 drivers
v0x217e7f0_0 .net "out_sop_dut", 0 0, L_0x2180d10;  1 drivers
v0x217e890_0 .net "out_sop_ref", 0 0, L_0x21556e0;  1 drivers
v0x217e930_0 .var/2u "stats1", 223 0;
v0x217e9d0_0 .var/2u "strobe", 0 0;
v0x217ea70_0 .net "tb_match", 0 0, L_0x2182520;  1 drivers
v0x217eb40_0 .net "tb_mismatch", 0 0, L_0x21272d0;  1 drivers
v0x217ebe0_0 .net "wavedrom_enable", 0 0, v0x217b480_0;  1 drivers
v0x217ecb0_0 .net "wavedrom_title", 511 0, v0x217b520_0;  1 drivers
L_0x21811c0 .concat [ 1 1 0 0], L_0x217fc80, L_0x21556e0;
L_0x21821a0 .concat [ 1 1 0 0], L_0x217fc80, L_0x21556e0;
L_0x2182260 .concat [ 1 1 0 0], L_0x2182020, L_0x2180d10;
L_0x2182370 .concat [ 1 1 0 0], L_0x217fc80, L_0x21556e0;
L_0x2182520 .cmp/eeq 2, L_0x21811c0, L_0x2182410;
S_0x2134b10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2134980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21276b0 .functor AND 1, v0x217b070_0, v0x217b1b0_0, C4<1>, C4<1>;
L_0x2127a90 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x2127e70 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x21280f0 .functor AND 1, L_0x2127a90, L_0x2127e70, C4<1>, C4<1>;
L_0x213f380 .functor AND 1, L_0x21280f0, v0x217b070_0, C4<1>, C4<1>;
L_0x21556e0 .functor OR 1, L_0x21276b0, L_0x213f380, C4<0>, C4<0>;
L_0x217f100 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x217f170 .functor OR 1, L_0x217f100, v0x217b1b0_0, C4<0>, C4<0>;
L_0x217f280 .functor AND 1, v0x217b070_0, L_0x217f170, C4<1>, C4<1>;
L_0x217f340 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x217f410 .functor OR 1, L_0x217f340, v0x217afd0_0, C4<0>, C4<0>;
L_0x217f480 .functor AND 1, L_0x217f280, L_0x217f410, C4<1>, C4<1>;
L_0x217f600 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x217f670 .functor OR 1, L_0x217f600, v0x217b1b0_0, C4<0>, C4<0>;
L_0x217f590 .functor AND 1, v0x217b070_0, L_0x217f670, C4<1>, C4<1>;
L_0x217f800 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x217f900 .functor OR 1, L_0x217f800, v0x217b1b0_0, C4<0>, C4<0>;
L_0x217f9c0 .functor AND 1, L_0x217f590, L_0x217f900, C4<1>, C4<1>;
L_0x217fb70 .functor XNOR 1, L_0x217f480, L_0x217f9c0, C4<0>, C4<0>;
v0x2126c00_0 .net *"_ivl_0", 0 0, L_0x21276b0;  1 drivers
v0x2127000_0 .net *"_ivl_12", 0 0, L_0x217f100;  1 drivers
v0x21273e0_0 .net *"_ivl_14", 0 0, L_0x217f170;  1 drivers
v0x21277c0_0 .net *"_ivl_16", 0 0, L_0x217f280;  1 drivers
v0x2127ba0_0 .net *"_ivl_18", 0 0, L_0x217f340;  1 drivers
v0x2127f80_0 .net *"_ivl_2", 0 0, L_0x2127a90;  1 drivers
v0x2128200_0 .net *"_ivl_20", 0 0, L_0x217f410;  1 drivers
v0x21794a0_0 .net *"_ivl_24", 0 0, L_0x217f600;  1 drivers
v0x2179580_0 .net *"_ivl_26", 0 0, L_0x217f670;  1 drivers
v0x2179660_0 .net *"_ivl_28", 0 0, L_0x217f590;  1 drivers
v0x2179740_0 .net *"_ivl_30", 0 0, L_0x217f800;  1 drivers
v0x2179820_0 .net *"_ivl_32", 0 0, L_0x217f900;  1 drivers
v0x2179900_0 .net *"_ivl_36", 0 0, L_0x217fb70;  1 drivers
L_0x7f1469fa7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21799c0_0 .net *"_ivl_38", 0 0, L_0x7f1469fa7018;  1 drivers
v0x2179aa0_0 .net *"_ivl_4", 0 0, L_0x2127e70;  1 drivers
v0x2179b80_0 .net *"_ivl_6", 0 0, L_0x21280f0;  1 drivers
v0x2179c60_0 .net *"_ivl_8", 0 0, L_0x213f380;  1 drivers
v0x2179d40_0 .net "a", 0 0, v0x217af30_0;  alias, 1 drivers
v0x2179e00_0 .net "b", 0 0, v0x217afd0_0;  alias, 1 drivers
v0x2179ec0_0 .net "c", 0 0, v0x217b070_0;  alias, 1 drivers
v0x2179f80_0 .net "d", 0 0, v0x217b1b0_0;  alias, 1 drivers
v0x217a040_0 .net "out_pos", 0 0, L_0x217fc80;  alias, 1 drivers
v0x217a100_0 .net "out_sop", 0 0, L_0x21556e0;  alias, 1 drivers
v0x217a1c0_0 .net "pos0", 0 0, L_0x217f480;  1 drivers
v0x217a280_0 .net "pos1", 0 0, L_0x217f9c0;  1 drivers
L_0x217fc80 .functor MUXZ 1, L_0x7f1469fa7018, L_0x217f480, L_0x217fb70, C4<>;
S_0x217a400 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2134980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x217af30_0 .var "a", 0 0;
v0x217afd0_0 .var "b", 0 0;
v0x217b070_0 .var "c", 0 0;
v0x217b110_0 .net "clk", 0 0, v0x217e570_0;  1 drivers
v0x217b1b0_0 .var "d", 0 0;
v0x217b2a0_0 .var/2u "fail", 0 0;
v0x217b340_0 .var/2u "fail1", 0 0;
v0x217b3e0_0 .net "tb_match", 0 0, L_0x2182520;  alias, 1 drivers
v0x217b480_0 .var "wavedrom_enable", 0 0;
v0x217b520_0 .var "wavedrom_title", 511 0;
E_0x2133160/0 .event negedge, v0x217b110_0;
E_0x2133160/1 .event posedge, v0x217b110_0;
E_0x2133160 .event/or E_0x2133160/0, E_0x2133160/1;
S_0x217a730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x217a400;
 .timescale -12 -12;
v0x217a970_0 .var/2s "i", 31 0;
E_0x2133000 .event posedge, v0x217b110_0;
S_0x217aa70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x217a400;
 .timescale -12 -12;
v0x217ac70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x217ad50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x217a400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x217b700 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2134980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x217fe30 .functor AND 1, v0x217af30_0, v0x217afd0_0, C4<1>, C4<1>;
L_0x217ffd0 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x2180170 .functor AND 1, L_0x217fe30, L_0x217ffd0, C4<1>, C4<1>;
L_0x2180280 .functor NOT 1, v0x217b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2180430 .functor AND 1, L_0x2180170, L_0x2180280, C4<1>, C4<1>;
L_0x2180540 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x2180700 .functor AND 1, L_0x2180540, v0x217afd0_0, C4<1>, C4<1>;
L_0x21807c0 .functor AND 1, L_0x2180700, v0x217b070_0, C4<1>, C4<1>;
L_0x21808d0 .functor AND 1, L_0x21807c0, v0x217b1b0_0, C4<1>, C4<1>;
L_0x2180990 .functor OR 1, L_0x2180430, L_0x21808d0, C4<0>, C4<0>;
L_0x2180b00 .functor AND 1, v0x217af30_0, v0x217afd0_0, C4<1>, C4<1>;
L_0x2180b70 .functor AND 1, L_0x2180b00, v0x217b070_0, C4<1>, C4<1>;
L_0x2180c50 .functor AND 1, L_0x2180b70, v0x217b1b0_0, C4<1>, C4<1>;
L_0x2180d10 .functor OR 1, L_0x2180990, L_0x2180c50, C4<0>, C4<0>;
L_0x2180be0 .functor NOT 1, v0x217af30_0, C4<0>, C4<0>, C4<0>;
L_0x2180ef0 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2180ff0 .functor OR 1, L_0x2180be0, L_0x2180ef0, C4<0>, C4<0>;
L_0x2181100 .functor OR 1, L_0x2180ff0, v0x217b070_0, C4<0>, C4<0>;
L_0x2181260 .functor OR 1, L_0x2181100, v0x217b1b0_0, C4<0>, C4<0>;
L_0x2181320 .functor NOT 1, v0x217afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2181440 .functor OR 1, v0x217af30_0, L_0x2181320, C4<0>, C4<0>;
L_0x2181500 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x2181630 .functor OR 1, L_0x2181440, L_0x2181500, C4<0>, C4<0>;
L_0x2181740 .functor NOT 1, v0x217b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2181880 .functor OR 1, L_0x2181630, L_0x2181740, C4<0>, C4<0>;
L_0x2181990 .functor AND 1, L_0x2181260, L_0x2181880, C4<1>, C4<1>;
L_0x2181b80 .functor OR 1, v0x217af30_0, v0x217afd0_0, C4<0>, C4<0>;
L_0x2181bf0 .functor NOT 1, v0x217b070_0, C4<0>, C4<0>, C4<0>;
L_0x2181d50 .functor OR 1, L_0x2181b80, L_0x2181bf0, C4<0>, C4<0>;
L_0x2181e60 .functor OR 1, L_0x2181d50, v0x217b1b0_0, C4<0>, C4<0>;
L_0x2182020 .functor AND 1, L_0x2181990, L_0x2181e60, C4<1>, C4<1>;
v0x217b8c0_0 .net *"_ivl_0", 0 0, L_0x217fe30;  1 drivers
v0x217b9a0_0 .net *"_ivl_10", 0 0, L_0x2180540;  1 drivers
v0x217ba80_0 .net *"_ivl_12", 0 0, L_0x2180700;  1 drivers
v0x217bb70_0 .net *"_ivl_14", 0 0, L_0x21807c0;  1 drivers
v0x217bc50_0 .net *"_ivl_16", 0 0, L_0x21808d0;  1 drivers
v0x217bd80_0 .net *"_ivl_18", 0 0, L_0x2180990;  1 drivers
v0x217be60_0 .net *"_ivl_2", 0 0, L_0x217ffd0;  1 drivers
v0x217bf40_0 .net *"_ivl_20", 0 0, L_0x2180b00;  1 drivers
v0x217c020_0 .net *"_ivl_22", 0 0, L_0x2180b70;  1 drivers
v0x217c190_0 .net *"_ivl_24", 0 0, L_0x2180c50;  1 drivers
v0x217c270_0 .net *"_ivl_28", 0 0, L_0x2180be0;  1 drivers
v0x217c350_0 .net *"_ivl_30", 0 0, L_0x2180ef0;  1 drivers
v0x217c430_0 .net *"_ivl_32", 0 0, L_0x2180ff0;  1 drivers
v0x217c510_0 .net *"_ivl_34", 0 0, L_0x2181100;  1 drivers
v0x217c5f0_0 .net *"_ivl_36", 0 0, L_0x2181260;  1 drivers
v0x217c6d0_0 .net *"_ivl_38", 0 0, L_0x2181320;  1 drivers
v0x217c7b0_0 .net *"_ivl_4", 0 0, L_0x2180170;  1 drivers
v0x217c9a0_0 .net *"_ivl_40", 0 0, L_0x2181440;  1 drivers
v0x217ca80_0 .net *"_ivl_42", 0 0, L_0x2181500;  1 drivers
v0x217cb60_0 .net *"_ivl_44", 0 0, L_0x2181630;  1 drivers
v0x217cc40_0 .net *"_ivl_46", 0 0, L_0x2181740;  1 drivers
v0x217cd20_0 .net *"_ivl_48", 0 0, L_0x2181880;  1 drivers
v0x217ce00_0 .net *"_ivl_50", 0 0, L_0x2181990;  1 drivers
v0x217cee0_0 .net *"_ivl_52", 0 0, L_0x2181b80;  1 drivers
v0x217cfc0_0 .net *"_ivl_54", 0 0, L_0x2181bf0;  1 drivers
v0x217d0a0_0 .net *"_ivl_56", 0 0, L_0x2181d50;  1 drivers
v0x217d180_0 .net *"_ivl_58", 0 0, L_0x2181e60;  1 drivers
v0x217d260_0 .net *"_ivl_6", 0 0, L_0x2180280;  1 drivers
v0x217d340_0 .net *"_ivl_8", 0 0, L_0x2180430;  1 drivers
v0x217d420_0 .net "a", 0 0, v0x217af30_0;  alias, 1 drivers
v0x217d4c0_0 .net "b", 0 0, v0x217afd0_0;  alias, 1 drivers
v0x217d5b0_0 .net "c", 0 0, v0x217b070_0;  alias, 1 drivers
v0x217d6a0_0 .net "d", 0 0, v0x217b1b0_0;  alias, 1 drivers
v0x217d9a0_0 .net "out_pos", 0 0, L_0x2182020;  alias, 1 drivers
v0x217da60_0 .net "out_sop", 0 0, L_0x2180d10;  alias, 1 drivers
S_0x217dbe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2134980;
 .timescale -12 -12;
E_0x211c9f0 .event anyedge, v0x217e9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x217e9d0_0;
    %nor/r;
    %assign/vec4 v0x217e9d0_0, 0;
    %wait E_0x211c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x217a400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217b340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x217a400;
T_4 ;
    %wait E_0x2133160;
    %load/vec4 v0x217b3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x217b2a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x217a400;
T_5 ;
    %wait E_0x2133000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %wait E_0x2133000;
    %load/vec4 v0x217b2a0_0;
    %store/vec4 v0x217b340_0, 0, 1;
    %fork t_1, S_0x217a730;
    %jmp t_0;
    .scope S_0x217a730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x217a970_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x217a970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2133000;
    %load/vec4 v0x217a970_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217a970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x217a970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x217a400;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2133160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x217b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x217afd0_0, 0;
    %assign/vec4 v0x217af30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x217b2a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x217b340_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2134980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217e570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217e9d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2134980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x217e570_0;
    %inv;
    %store/vec4 v0x217e570_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2134980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x217b110_0, v0x217eb40_0, v0x217e390_0, v0x217e430_0, v0x217e4d0_0, v0x217e610_0, v0x217e890_0, v0x217e7f0_0, v0x217e750_0, v0x217e6b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2134980;
T_9 ;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x217e930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2134980;
T_10 ;
    %wait E_0x2133160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217e930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
    %load/vec4 v0x217ea70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217e930_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x217e890_0;
    %load/vec4 v0x217e890_0;
    %load/vec4 v0x217e7f0_0;
    %xor;
    %load/vec4 v0x217e890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x217e750_0;
    %load/vec4 v0x217e750_0;
    %load/vec4 v0x217e6b0_0;
    %xor;
    %load/vec4 v0x217e750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x217e930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217e930_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response20/top_module.sv";
