{
  "deck_pack_modifications": {
    "Descriptor_Deck_Pack_2K12_KUB_SOV_2_8": "Descriptor_Deck_Pack_2K12_KUB_SOV_1_3",
    "Descriptor_Deck_Pack_2S1_Gvozdika_SOV_3_50": "Descriptor_Deck_Pack_2S1_Gvozdika_SOV_1_2",
    "Descriptor_Deck_Pack_2S3M1_Akatsiya_SOV_1_1": "Descriptor_Deck_Pack_2S3M1_Akatsiya_SOV_0_2",
    "Descriptor_Deck_Pack_2S7M_Malka_SOV_1_1": "Descriptor_Deck_Pack_2S7M_Malka_SOV_0_2",
    "Descriptor_Deck_Pack_A10_Thunderbolt_II_ATGM_US_2_100": "Descriptor_Deck_Pack_A10_Thunderbolt_II_ATGM_US_1_2",
    "Descriptor_Deck_Pack_AMX_10_PC_CMD_FR_1_3": "Descriptor_Deck_Pack_AMX_10_PC_CMD_FR_2_3",
    "Descriptor_Deck_Pack_AMX_10_RCR_FR_1_1": "Descriptor_Deck_Pack_AMX_10_RCR_FR_2_3",
    "Descriptor_Deck_Pack_AMX_10_RC_FR_0_1": "Descriptor_Deck_Pack_AMX_10_RC_FR_2_3",
    "Descriptor_Deck_Pack_AMX_30_B2_Brennus_FR_1_1": "Descriptor_Deck_Pack_AMX_30_B2_Brennus_FR_2_4",
    "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_1_1": "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_2_4",
    "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_1_2": "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_2_4",
    "Descriptor_Deck_Pack_AT_T12_Rapira_DDR_MTLB_trans_DDR_3_6": "Descriptor_Deck_Pack_AT_T12_Rapira_DDR_MTLB_trans_DDR_1_4",
    "Descriptor_Deck_Pack_ATteam_Milan_2_FR_VLTT_P4_FR_2_15": "Descriptor_Deck_Pack_ATteam_Milan_2_FR_VLTT_P4_FR_1_4",
    "Descriptor_Deck_Pack_ATteam_Milan_2_UK_Supacat_ATMP_UK_2_10": "Descriptor_Deck_Pack_ATteam_Milan_2_UK_Supacat_ATMP_UK_0_6",
    "Descriptor_Deck_Pack_Airmobile_CMD_UK_Lynx_AH_Mk1_UK_1_1": "Descriptor_Deck_Pack_Airmobile_CMD_UK_Lynx_AH_Mk1_UK_2_6",
    "Descriptor_Deck_Pack_BGS_RFA_Unimog_trans_RFA_2_100": "Descriptor_Deck_Pack_BGS_RFA_Unimog_trans_RFA_0_10",
    "Descriptor_Deck_Pack_BM21V_GradV_SOV_0_1": "Descriptor_Deck_Pack_BM21V_GradV_SOV_2_2",
    "Descriptor_Deck_Pack_BM30_Smerch_SOV_0_1": "Descriptor_Deck_Pack_BM30_Smerch_SOV_1_1",
    "Descriptor_Deck_Pack_BMD_1_CMD_SOV_2_2": "Descriptor_Deck_Pack_BMD_1_CMD_SOV_1_3",
    "Descriptor_Deck_Pack_BMD_2_CMD_SOV_1_1": "Descriptor_Deck_Pack_BMD_2_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_BMP_1_CMD_DDR_1_1": "Descriptor_Deck_Pack_BMP_1_CMD_DDR_2_3",
    "Descriptor_Deck_Pack_BMP_1_CMD_POL_0_3": "Descriptor_Deck_Pack_BMP_1_CMD_POL_2_3",
    "Descriptor_Deck_Pack_BMP_1_CMD_SOV_1_1": "Descriptor_Deck_Pack_BMP_1_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_BMP_1_CMD_SOV_1_2": "Descriptor_Deck_Pack_BMP_1_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_BMP_1_CMD_SOV_1_3": "Descriptor_Deck_Pack_BMP_1_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_BMP_1_CMD_SOV_1_4": "Descriptor_Deck_Pack_BMP_1_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_BMP_2_CMD_SOV_1_1": "Descriptor_Deck_Pack_BMP_2_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_BRDM_2_DDR_3_9": "Descriptor_Deck_Pack_BRDM_2_DDR_1_6",
    "Descriptor_Deck_Pack_BRDM_2_Konkurs_SOV_2_1": "Descriptor_Deck_Pack_BRDM_2_Konkurs_SOV_1_6",
    "Descriptor_Deck_Pack_BRDM_Konkurs_DDR_2_9": "Descriptor_Deck_Pack_BRDM_Konkurs_DDR_1_6",
    "Descriptor_Deck_Pack_BRDM_Strela_1_DDR_2_8": "Descriptor_Deck_Pack_BRDM_Strela_1_DDR_1_4",
    "Descriptor_Deck_Pack_BRDM_Strela_1_DDR_3_8": "Descriptor_Deck_Pack_BRDM_Strela_1_DDR_0_6",
    "Descriptor_Deck_Pack_BTR_60_CMD_DDR_3_3": "Descriptor_Deck_Pack_BTR_60_CMD_DDR_2_3",
    "Descriptor_Deck_Pack_BTR_80_CMD_SOV_1_1": "Descriptor_Deck_Pack_BTR_80_CMD_SOV_2_3",
    "Descriptor_Deck_Pack_Buk_9K37M_SOV_0_1": "Descriptor_Deck_Pack_Buk_9K37M_SOV_1_2",
    "Descriptor_Deck_Pack_CH47_Super_Chinook_US_1_1": "Descriptor_Deck_Pack_CH47_Super_Chinook_US_0_2",
    "Descriptor_Deck_Pack_CH53G_RFA_1_10": "Descriptor_Deck_Pack_CH53G_RFA_0_2",
    "Descriptor_Deck_Pack_CH53G_RFA_2_4": "Descriptor_Deck_Pack_CH53G_RFA_0_2",
    "Descriptor_Deck_Pack_Challenger_1_Mk1_CMD_UK_1_1": "Descriptor_Deck_Pack_Challenger_1_Mk1_CMD_UK_2_2",
    "Descriptor_Deck_Pack_Challenger_1_Mk1_UK_0_1": "Descriptor_Deck_Pack_Challenger_1_Mk1_UK_2_3",
    "Descriptor_Deck_Pack_Chasseurs_CMD_FR_AMX_10_P_FR_1_1": "Descriptor_Deck_Pack_Chasseurs_CMD_FR_AMX_10_P_FR_2_5",
    "Descriptor_Deck_Pack_DCA_Javelin_LML_UK_Bedford_MJ_4t_trans_UK_3_6": "Descriptor_Deck_Pack_DCA_Javelin_LML_UK_Bedford_MJ_4t_trans_UK_1_4",
    "Descriptor_Deck_Pack_DCA_Rapier_FSA_UK_Bedford_MJ_4t_trans_UK_3_10": "Descriptor_Deck_Pack_DCA_Rapier_FSA_UK_Bedford_MJ_4t_trans_UK_1_4",
    "Descriptor_Deck_Pack_EH60A_EW_US_3_9": "Descriptor_Deck_Pack_EH60A_EW_US_1_3",
    "Descriptor_Deck_Pack_Engineers_CMD_POL_OT_64_SKOT_2_POL_1_1": "Descriptor_Deck_Pack_Engineers_CMD_POL_OT_64_SKOT_2_POL_2_5",
    "Descriptor_Deck_Pack_Engineers_CMD_RFA_Iltis_trans_RFA_1_1": "Descriptor_Deck_Pack_Engineers_CMD_RFA_Iltis_trans_RFA_2_7",
    "Descriptor_Deck_Pack_Engineers_CMD_SOV_BMP_1P_SOV_1_4": "Descriptor_Deck_Pack_Engineers_CMD_SOV_BMP_1P_SOV_2_5",
    "Descriptor_Deck_Pack_Engineers_CMD_SOV_BTR_60_SOV_1_1": "Descriptor_Deck_Pack_Engineers_CMD_SOV_BTR_60_SOV_2_5",
    "Descriptor_Deck_Pack_Engineers_CMD_SOV_UAZ_469_SOV_1_4": "Descriptor_Deck_Pack_Engineers_CMD_SOV_UAZ_469_SOV_2_5",
    "Descriptor_Deck_Pack_Engineers_DDR_BTR_70_DDR_0_1": "Descriptor_Deck_Pack_Engineers_DDR_BTR_70_DDR_1_7",
    "Descriptor_Deck_Pack_Engineers_DDR_W50_LA_A_DDR_0_1": "Descriptor_Deck_Pack_Engineers_DDR_W50_LA_A_DDR_1_7",
    "Descriptor_Deck_Pack_Engineers_Dragon_US_M1038_Humvee_US_0_1": "Descriptor_Deck_Pack_Engineers_Dragon_US_M1038_Humvee_US_1_6",
    "Descriptor_Deck_Pack_Engineers_Flam_DDR_BTR_70_DDR_0_1": "Descriptor_Deck_Pack_Engineers_Flam_DDR_BTR_70_DDR_1_6",
    "Descriptor_Deck_Pack_Engineers_Flam_SOV_BTR_60_SOV_0_1": "Descriptor_Deck_Pack_Engineers_Flam_SOV_BTR_60_SOV_2_4",
    "Descriptor_Deck_Pack_Engineers_Flash_US_M113A3_US_0_1": "Descriptor_Deck_Pack_Engineers_Flash_US_M113A3_US_2_7",
    "Descriptor_Deck_Pack_Engineers_Flash_US_M151_MUTT_trans_US_0_1": "Descriptor_Deck_Pack_Engineers_Flash_US_M151_MUTT_trans_US_2_7",
    "Descriptor_Deck_Pack_Engineers_SOV_BTR_60_SOV_0_1": "Descriptor_Deck_Pack_Engineers_SOV_BTR_60_SOV_1_7",
    "Descriptor_Deck_Pack_Engineers_SOV_MTLB_transp_SOV_0_1": "Descriptor_Deck_Pack_Engineers_SOV_MTLB_transp_SOV_1_7",
    "Descriptor_Deck_Pack_F16E_AA_US_1_1": "Descriptor_Deck_Pack_F16E_AA_US_2_2",
    "Descriptor_Deck_Pack_Fallschirmjager_CMD_RFA_TPZ_Fuchs_1_RFA_1_4": "Descriptor_Deck_Pack_Fallschirmjager_CMD_RFA_TPZ_Fuchs_1_RFA_2_7",
    "Descriptor_Deck_Pack_Fallschirmjager_CMD_RFA_Unimog_trans_RFA_1_10": "Descriptor_Deck_Pack_Fallschirmjager_CMD_RFA_Unimog_trans_RFA_2_7",
    "Descriptor_Deck_Pack_Gama_Goat_supply_US_1_1": "Descriptor_Deck_Pack_Gama_Goat_supply_US_0_6",
    "Descriptor_Deck_Pack_Gazelle_HOT_2_FR_1_1": "Descriptor_Deck_Pack_Gazelle_HOT_2_FR_2_4",
    "Descriptor_Deck_Pack_Gazelle_HOT_2_FR_1_4": "Descriptor_Deck_Pack_Gazelle_HOT_2_FR_2_4",
    "Descriptor_Deck_Pack_GreenBerets_ODA_US_MH47D_Super_Chinook_US_2_1": "Descriptor_Deck_Pack_GreenBerets_ODA_US_MH47D_Super_Chinook_US_3_3",
    "Descriptor_Deck_Pack_Groupe_AT_FR_VAB_MILAN_FR_2_6": "Descriptor_Deck_Pack_Groupe_AT_FR_VAB_MILAN_FR_1_7",
    "Descriptor_Deck_Pack_Groupe_AT_POL_Star_266_POL_2_8": "Descriptor_Deck_Pack_Groupe_AT_POL_Star_266_POL_1_7",
    "Descriptor_Deck_Pack_HMGteam_AGS17_DDR_UAZ_469_trans_DDR_0_1": "Descriptor_Deck_Pack_HMGteam_AGS17_DDR_UAZ_469_trans_DDR_2_7",
    "Descriptor_Deck_Pack_HMGteam_AGS17_DDR_UAZ_469_trans_DDR_3_6": "Descriptor_Deck_Pack_HMGteam_AGS17_DDR_UAZ_469_trans_DDR_2_7",
    "Descriptor_Deck_Pack_HeimatschutzJager_RFA_Unimog_trans_RFA_1_100": "Descriptor_Deck_Pack_HeimatschutzJager_RFA_Unimog_trans_RFA_0_10",
    "Descriptor_Deck_Pack_Howz_D30_122mm_DDR_MTLB_trans_DDR_3_4": "Descriptor_Deck_Pack_Howz_D30_122mm_DDR_MTLB_trans_DDR_1_4",
    "Descriptor_Deck_Pack_HvyScout_SOV_BMP_1P_reco_SOV_2_50": "Descriptor_Deck_Pack_HvyScout_SOV_BMP_1P_reco_SOV_1_5",
    "Descriptor_Deck_Pack_Jager_CMD_RFA_Unimog_trans_RFA_1_100": "Descriptor_Deck_Pack_Jager_CMD_RFA_Unimog_trans_RFA_2_7",
    "Descriptor_Deck_Pack_Jaguar_SEAD_FR_2_2": "Descriptor_Deck_Pack_Jaguar_SEAD_FR_1_2",
    "Descriptor_Deck_Pack_KrAZ_255B_supply_POL_1_2": "Descriptor_Deck_Pack_KrAZ_255B_supply_POL_0_2",
    "Descriptor_Deck_Pack_KrAZ_255B_supply_SOV_1_1": "Descriptor_Deck_Pack_KrAZ_255B_supply_SOV_0_2",
    "Descriptor_Deck_Pack_LUAZ_967M_CMD_VDV_SOV_2_1": "Descriptor_Deck_Pack_LUAZ_967M_CMD_VDV_SOV_1_4",
    "Descriptor_Deck_Pack_LUAZ_967M_supply_SOV_1_1": "Descriptor_Deck_Pack_LUAZ_967M_supply_SOV_0_8",
    "Descriptor_Deck_Pack_Lynx_AH_Mk7_I_TOW_UK_0_4": "Descriptor_Deck_Pack_Lynx_AH_Mk7_I_TOW_UK_1_4",
    "Descriptor_Deck_Pack_M1025_Humvee_CMD_US_2_1": "Descriptor_Deck_Pack_M1025_Humvee_CMD_US_1_3",
    "Descriptor_Deck_Pack_M106A2_HOWZ_US_2_100": "Descriptor_Deck_Pack_M106A2_HOWZ_US_1_3",
    "Descriptor_Deck_Pack_M106A2_HOWZ_US_2_4": "Descriptor_Deck_Pack_M106A2_HOWZ_US_1_3",
    "Descriptor_Deck_Pack_M107A2_175mm_UK_1_1": "Descriptor_Deck_Pack_M107A2_175mm_UK_0_2",
    "Descriptor_Deck_Pack_M110A2_HOWZ_US_1_1": "Descriptor_Deck_Pack_M110A2_HOWZ_US_0_2",
    "Descriptor_Deck_Pack_M113A1G_supply_RFA_1_12": "Descriptor_Deck_Pack_M113A1G_supply_RFA_0_6",
    "Descriptor_Deck_Pack_M163_PIVADS_US_3_100": "Descriptor_Deck_Pack_M163_PIVADS_US_0_7",
    "Descriptor_Deck_Pack_M1A1HA_Abrams_CMD_US_2_1": "Descriptor_Deck_Pack_M1A1HA_Abrams_CMD_US_3_2",
    "Descriptor_Deck_Pack_M1A1HA_Abrams_US_0_1": "Descriptor_Deck_Pack_M1A1HA_Abrams_US_2_3",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_1_1": "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_2_3",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_1_100": "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_2_3",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_3_100": "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_2_3",
    "Descriptor_Deck_Pack_M1A1_Abrams_US_2_100": "Descriptor_Deck_Pack_M1A1_Abrams_US_0_5",
    "Descriptor_Deck_Pack_M1IP_Abrams_CMD_US_1_1": "Descriptor_Deck_Pack_M1IP_Abrams_CMD_US_2_2",
    "Descriptor_Deck_Pack_M1IP_Abrams_US_0_1": "Descriptor_Deck_Pack_M1IP_Abrams_US_2_4",
    "Descriptor_Deck_Pack_M1IP_Abrams_US_1_1": "Descriptor_Deck_Pack_M1IP_Abrams_US_3_3",
    "Descriptor_Deck_Pack_M1_Abrams_CMD_US_1_1": "Descriptor_Deck_Pack_M1_Abrams_CMD_US_2_3",
    "Descriptor_Deck_Pack_M270_MLRS_US_0_1": "Descriptor_Deck_Pack_M270_MLRS_US_1_1",
    "Descriptor_Deck_Pack_M270_MLRS_cluster_US_0_1": "Descriptor_Deck_Pack_M270_MLRS_cluster_US_1_1",
    "Descriptor_Deck_Pack_M2A2_Bradley_Leader_US_1_1": "Descriptor_Deck_Pack_M2A2_Bradley_Leader_US_3_2",
    "Descriptor_Deck_Pack_M35_supply_US_1_100": "Descriptor_Deck_Pack_M35_supply_US_0_3",
    "Descriptor_Deck_Pack_M35_supply_US_1_4": "Descriptor_Deck_Pack_M35_supply_US_0_3",
    "Descriptor_Deck_Pack_M3A1_Bradley_CFV_US_2_100": "Descriptor_Deck_Pack_M3A1_Bradley_CFV_US_1_3",
    "Descriptor_Deck_Pack_M48_Chaparral_MIM72F_US_0_1": "Descriptor_Deck_Pack_M48_Chaparral_MIM72F_US_1_3",
    "Descriptor_Deck_Pack_M60A3_CMD_US_1_1": "Descriptor_Deck_Pack_M60A3_CMD_US_2_4",
    "Descriptor_Deck_Pack_M901A1_ITW_US_2_100": "Descriptor_Deck_Pack_M901A1_ITW_US_0_8",
    "Descriptor_Deck_Pack_MANPAD_Redeye_RFA_Iltis_trans_RFA_2_1": "Descriptor_Deck_Pack_MANPAD_Redeye_RFA_Iltis_trans_RFA_0_12",
    "Descriptor_Deck_Pack_MANPAD_Stinger_C_US_M113A3_US_3_100": "Descriptor_Deck_Pack_MANPAD_Stinger_C_US_M113A3_US_1_5",
    "Descriptor_Deck_Pack_MANPAD_Strela_2M_DDR_UAZ_469_trans_DDR_2_12": "Descriptor_Deck_Pack_MANPAD_Strela_2M_DDR_UAZ_469_trans_DDR_1_9",
    "Descriptor_Deck_Pack_MANPAD_Strela_2M_DDR_UAZ_469_trans_DDR_3_12": "Descriptor_Deck_Pack_MANPAD_Strela_2M_DDR_UAZ_469_trans_DDR_0_12",
    "Descriptor_Deck_Pack_MANPAD_Strela_2M_POL_UAZ_469_trans_POL_3_12": "Descriptor_Deck_Pack_MANPAD_Strela_2M_POL_UAZ_469_trans_POL_1_9",
    "Descriptor_Deck_Pack_MTLB_CMD_SOV_0_3": "Descriptor_Deck_Pack_MTLB_CMD_SOV_1_2",
    "Descriptor_Deck_Pack_MTLB_Strela10M3_SOV_0_1": "Descriptor_Deck_Pack_MTLB_Strela10M3_SOV_1_4",
    "Descriptor_Deck_Pack_MTLB_supply_SOV_1_1": "Descriptor_Deck_Pack_MTLB_supply_SOV_0_6",
    "Descriptor_Deck_Pack_MiG_21bis_HE_POL_2_1": "Descriptor_Deck_Pack_MiG_21bis_HE_POL_1_3",
    "Descriptor_Deck_Pack_Mi_26_SOV_1_1": "Descriptor_Deck_Pack_Mi_26_SOV_0_2",
    "Descriptor_Deck_Pack_Mi_26_SOV_1_2": "Descriptor_Deck_Pack_Mi_26_SOV_0_2",
    "Descriptor_Deck_Pack_Mi_6_POL_1_1": "Descriptor_Deck_Pack_Mi_6_POL_0_2",
    "Descriptor_Deck_Pack_Mi_6_SOV_1_1": "Descriptor_Deck_Pack_Mi_6_SOV_0_2",
    "Descriptor_Deck_Pack_Mi_8TZ_SOV_1_1": "Descriptor_Deck_Pack_Mi_8TZ_SOV_0_3",
    "Descriptor_Deck_Pack_Mortier_PM43_120mm_DDR_MTLB_trans_DDR_3_4": "Descriptor_Deck_Pack_Mortier_PM43_120mm_DDR_MTLB_trans_DDR_1_4",
    "Descriptor_Deck_Pack_MotRifles_CMD_DDR_BTR_70_DDR_1_1": "Descriptor_Deck_Pack_MotRifles_CMD_DDR_BTR_70_DDR_2_7",
    "Descriptor_Deck_Pack_MotRifles_CMD_TTsko_SOV_BMP_2_SOV_1_1": "Descriptor_Deck_Pack_MotRifles_CMD_TTsko_SOV_BMP_2_SOV_2_7",
    "Descriptor_Deck_Pack_MotRifles_POL_BMP_1_SP2_POL_2_1": "Descriptor_Deck_Pack_MotRifles_POL_BMP_1_SP2_POL_0_10",
    "Descriptor_Deck_Pack_OH58C_CMD_US_2_9": "Descriptor_Deck_Pack_OH58C_CMD_US_1_3",
    "Descriptor_Deck_Pack_OT_64_SKOT_CMD_POL_1_1": "Descriptor_Deck_Pack_OT_64_SKOT_CMD_POL_2_3",
    "Descriptor_Deck_Pack_Osa_9K33M3_DDR_0_1": "Descriptor_Deck_Pack_Osa_9K33M3_DDR_1_3",
    "Descriptor_Deck_Pack_Osa_9K33M3_POL_0_1": "Descriptor_Deck_Pack_Osa_9K33M3_POL_1_3",
    "Descriptor_Deck_Pack_Panzergrenadier_CMD_RFA_Marder_1A1_RFA_1_10": "Descriptor_Deck_Pack_Panzergrenadier_CMD_RFA_Marder_1A1_RFA_2_5",
    "Descriptor_Deck_Pack_Panzergrenadier_CMD_RFA_Marder_1A2_RFA_1_1": "Descriptor_Deck_Pack_Panzergrenadier_CMD_RFA_Marder_1A2_RFA_2_5",
    "Descriptor_Deck_Pack_Panzergrenadier_CMD_RFA_Marder_1A3_RFA_1_1": "Descriptor_Deck_Pack_Panzergrenadier_CMD_RFA_Marder_1A3_RFA_2_5",
    "Descriptor_Deck_Pack_Puma_FR_1_1": "Descriptor_Deck_Pack_Puma_FR_0_4",
    "Descriptor_Deck_Pack_Puma_PC_FR_2_1": "Descriptor_Deck_Pack_Puma_PC_FR_1_3",
    "Descriptor_Deck_Pack_Puma_UK_1_1": "Descriptor_Deck_Pack_Puma_UK_0_4",
    "Descriptor_Deck_Pack_Rifles_CMD_FR_VAB_FR_1_1": "Descriptor_Deck_Pack_Rifles_CMD_FR_VAB_FR_2_7",
    "Descriptor_Deck_Pack_Rifles_CMD_FR_VAB_FR_1_3": "Descriptor_Deck_Pack_Rifles_CMD_FR_VAB_FR_2_7",
    "Descriptor_Deck_Pack_Rifles_CMD_UK_MCV_80_Warrior_UK_1_1": "Descriptor_Deck_Pack_Rifles_CMD_UK_MCV_80_Warrior_UK_2_7",
    "Descriptor_Deck_Pack_Rifles_CMD_UK_Saxon_UK_1_1": "Descriptor_Deck_Pack_Rifles_CMD_UK_Saxon_UK_2_7",
    "Descriptor_Deck_Pack_Rifles_CMD_US_M113A3_US_1_1": "Descriptor_Deck_Pack_Rifles_CMD_US_M113A3_US_2_7",
    "Descriptor_Deck_Pack_Rifles_POL_BMP_1_SP2_POL_2_50": "Descriptor_Deck_Pack_Rifles_POL_BMP_1_SP2_POL_1_7",
    "Descriptor_Deck_Pack_Sapeurs_Flam_FR_TRM_2000_FR_0_1": "Descriptor_Deck_Pack_Sapeurs_Flam_FR_TRM_2000_FR_1_7",
    "Descriptor_Deck_Pack_Scout_DDR_UAZ_469_Reco_DDR_3_12": "Descriptor_Deck_Pack_Scout_DDR_UAZ_469_Reco_DDR_0_8",
    "Descriptor_Deck_Pack_Scout_DDR_UAZ_469_trans_DDR_2_12": "Descriptor_Deck_Pack_Scout_DDR_UAZ_469_trans_DDR_1_6",
    "Descriptor_Deck_Pack_Scout_FR_VLTT_P4_FR_2_9": "Descriptor_Deck_Pack_Scout_FR_VLTT_P4_FR_1_6",
    "Descriptor_Deck_Pack_Scout_US_M1025_Humvee_scout_US_2_100": "Descriptor_Deck_Pack_Scout_US_M1025_Humvee_scout_US_1_6",
    "Descriptor_Deck_Pack_Scout_US_M113_ACAV_US_2_4": "Descriptor_Deck_Pack_Scout_US_M113_ACAV_US_1_6",
    "Descriptor_Deck_Pack_Star_266_supply_POL_1_6": "Descriptor_Deck_Pack_Star_266_supply_POL_0_2",
    "Descriptor_Deck_Pack_Su_22_AT_DDR_2_3": "Descriptor_Deck_Pack_Su_22_AT_DDR_1_2",
    "Descriptor_Deck_Pack_Su_22_clu_DDR_2_3": "Descriptor_Deck_Pack_Su_22_clu_DDR_1_2",
    "Descriptor_Deck_Pack_T54B_CMD_DDR_1_1": "Descriptor_Deck_Pack_T54B_CMD_DDR_2_6",
    "Descriptor_Deck_Pack_T55AMS_Merida_POL_0_1": "Descriptor_Deck_Pack_T55AMS_Merida_POL_1_3",
    "Descriptor_Deck_Pack_T55AM_Merida_CMD_POL_1_1": "Descriptor_Deck_Pack_T55AM_Merida_CMD_POL_2_4",
    "Descriptor_Deck_Pack_T55AS_POL_0_1": "Descriptor_Deck_Pack_T55AS_POL_2_3",
    "Descriptor_Deck_Pack_T55A_CMD_DDR_1_1": "Descriptor_Deck_Pack_T55A_CMD_DDR_2_6",
    "Descriptor_Deck_Pack_T55A_CMD_POL_1_1": "Descriptor_Deck_Pack_T55A_CMD_POL_2_6",
    "Descriptor_Deck_Pack_T62MV_SOV_1_4": "Descriptor_Deck_Pack_T62MV_SOV_3_3",
    "Descriptor_Deck_Pack_T62M_SOV_0_1": "Descriptor_Deck_Pack_T62M_SOV_1_6",
    "Descriptor_Deck_Pack_T72M1_CMD_DDR_1_1": "Descriptor_Deck_Pack_T72M1_CMD_DDR_2_4",
    "Descriptor_Deck_Pack_T72M1_CMD_POL_1_1": "Descriptor_Deck_Pack_T72M1_CMD_POL_2_4",
    "Descriptor_Deck_Pack_T72M1_DDR_1_1": "Descriptor_Deck_Pack_T72M1_DDR_2_4",
    "Descriptor_Deck_Pack_T72M1_Wilk_POL_1_1": "Descriptor_Deck_Pack_T72M1_Wilk_POL_2_4",
    "Descriptor_Deck_Pack_T72M_CMD_DDR_1_1": "Descriptor_Deck_Pack_T72M_CMD_DDR_2_4",
    "Descriptor_Deck_Pack_T80BV_CMD_SOV_1_1": "Descriptor_Deck_Pack_T80BV_CMD_SOV_2_4",
    "Descriptor_Deck_Pack_T80UD_SOV_0_1": "Descriptor_Deck_Pack_T80UD_SOV_2_3",
    "Descriptor_Deck_Pack_T80U_SOV_0_1": "Descriptor_Deck_Pack_T80U_SOV_2_3",
    "Descriptor_Deck_Pack_TRM_2000_supply_FR_1_10": "Descriptor_Deck_Pack_TRM_2000_supply_FR_0_5",
    "Descriptor_Deck_Pack_TRM_2000_supply_FR_1_4": "Descriptor_Deck_Pack_TRM_2000_supply_FR_0_5",
    "Descriptor_Deck_Pack_Tor_SOV_0_1": "Descriptor_Deck_Pack_Tor_SOV_1_3",
    "Descriptor_Deck_Pack_Tracked_Rapier_UK_3_6": "Descriptor_Deck_Pack_Tracked_Rapier_UK_1_3",
    "Descriptor_Deck_Pack_Tunguska_2K22_SOV_0_1": "Descriptor_Deck_Pack_Tunguska_2K22_SOV_2_2",
    "Descriptor_Deck_Pack_UAZ_469_supply_VDV_SOV_1_1": "Descriptor_Deck_Pack_UAZ_469_supply_VDV_SOV_0_8",
    "Descriptor_Deck_Pack_UAZ_469_supply_VDV_SOV_1_12": "Descriptor_Deck_Pack_UAZ_469_supply_VDV_SOV_0_8",
    "Descriptor_Deck_Pack_UH1H_supply_US_1_1": "Descriptor_Deck_Pack_UH1H_supply_US_0_7",
    "Descriptor_Deck_Pack_UH60A_CO_US_2_1": "Descriptor_Deck_Pack_UH60A_CO_US_1_3",
    "Descriptor_Deck_Pack_UH60A_Supply_US_1_1": "Descriptor_Deck_Pack_UH60A_Supply_US_0_5",
    "Descriptor_Deck_Pack_UH60A_Supply_US_1_9": "Descriptor_Deck_Pack_UH60A_Supply_US_0_5",
    "Descriptor_Deck_Pack_Unimog_S_404_RFA_1_100": "Descriptor_Deck_Pack_Unimog_S_404_RFA_0_5",
    "Descriptor_Deck_Pack_Unimog_S_404_RFA_1_20": "Descriptor_Deck_Pack_Unimog_S_404_RFA_0_5",
    "Descriptor_Deck_Pack_Ural_4320_SOV_1_1": "Descriptor_Deck_Pack_Ural_4320_SOV_0_2",
    "Descriptor_Deck_Pack_Ural_4320_SOV_1_4": "Descriptor_Deck_Pack_Ural_4320_SOV_0_2",
    "Descriptor_Deck_Pack_Ural_4320_SOV_1_50": "Descriptor_Deck_Pack_Ural_4320_SOV_0_2",
    "Descriptor_Deck_Pack_VAB_CMD_FR_1_3": "Descriptor_Deck_Pack_VAB_CMD_FR_2_3",
    "Descriptor_Deck_Pack_VBL_Reco_FR_2_9": "Descriptor_Deck_Pack_VBL_Reco_FR_1_7",
    "Descriptor_Deck_Pack_VLRA_supply_FR_1_1": "Descriptor_Deck_Pack_VLRA_supply_FR_0_5",
    "Descriptor_Deck_Pack_VLRA_supply_FR_1_4": "Descriptor_Deck_Pack_VLRA_supply_FR_0_5",
    "Descriptor_Deck_Pack_WSW_POL_Star_266_POL_0_8": "Descriptor_Deck_Pack_WSW_POL_Star_266_POL_1_7",
    "Descriptor_Deck_Pack_ZSU_23_Shilka_DDR_3_6": "Descriptor_Deck_Pack_ZSU_23_Shilka_DDR_1_4",
    "Descriptor_Deck_Pack_ZSU_23_Shilka_POL_3_6": "Descriptor_Deck_Pack_ZSU_23_Shilka_POL_1_4"
  },
  "new_command_unit_deck_packs": {
    "Descriptor_Deck_Pack_AMX_30_B2_CMD2_FR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_1_1",
      "new_unit_name": "AMX_30_B2_CMD2_FR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_AMX_30_B2_CMD2_FR_2_2": {
      "donor_template": "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_1_2",
      "new_unit_name": "AMX_30_B2_CMD2_FR",
      "number": 2,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Challenger_1_Mk1_CMD2_UK_2_1": {
      "donor_template": "Descriptor_Deck_Pack_Challenger_1_Mk1_CMD_UK_1_1",
      "new_unit_name": "Challenger_1_Mk1_CMD2_UK",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Chasseurs_CMD2_FR_AMX_10_P_FR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_Chasseurs_CMD_FR_AMX_10_P_FR_1_1",
      "new_unit_name": "Chasseurs_CMD2_FR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Engineers_CMD2_RFA_Iltis_trans_RFA_2_1": {
      "donor_template": "Descriptor_Deck_Pack_Engineers_CMD_RFA_Iltis_trans_RFA_1_1",
      "new_unit_name": "Engineers_CMD2_RFA",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_M1A1HA_Abrams_CMD2_US_3_1": {
      "donor_template": "Descriptor_Deck_Pack_M1A1HA_Abrams_CMD_US_2_1",
      "new_unit_name": "M1A1HA_Abrams_CMD2_US",
      "number": 1,
      "xp": 3
    },
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_1": {
      "donor_template": "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_1_1",
      "new_unit_name": "M1A1_Abrams_CMD2_US",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_100": {
      "donor_template": "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_3_100",
      "new_unit_name": "M1A1_Abrams_CMD2_US",
      "number": 100,
      "xp": 2
    },
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_999": {
      "donor_template": "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_2_999",
      "new_unit_name": "M1A1_Abrams_CMD2_US",
      "number": 999,
      "xp": 2
    },
    "Descriptor_Deck_Pack_M1IP_Abrams_CMD2_US_2_1": {
      "donor_template": "Descriptor_Deck_Pack_M1IP_Abrams_CMD_US_1_1",
      "new_unit_name": "M1IP_Abrams_CMD2_US",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_M1_Abrams_CMD2_US_2_1": {
      "donor_template": "Descriptor_Deck_Pack_M1_Abrams_CMD_US_1_1",
      "new_unit_name": "M1_Abrams_CMD2_US",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_M577_CMD2_RFA_1_1": {
      "donor_template": "Descriptor_Deck_Pack_M577_RFA_1_1",
      "new_unit_name": "M577_CMD2_RFA",
      "number": 1,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M577_CMD2_RFA_1_6": {
      "donor_template": "Descriptor_Deck_Pack_M577_RFA_1_6",
      "new_unit_name": "M577_CMD2_RFA",
      "number": 6,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M577_CMD2_RFA_1_999": {
      "donor_template": "Descriptor_Deck_Pack_M577_RFA_2_999",
      "new_unit_name": "M577_CMD2_RFA",
      "number": 999,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M577_CMD2_US_1_100": {
      "donor_template": "Descriptor_Deck_Pack_M577_US_1_100",
      "new_unit_name": "M577_CMD2_US",
      "number": 100,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M577_CMD2_US_1_3": {
      "donor_template": "Descriptor_Deck_Pack_M577_US_1_3",
      "new_unit_name": "M577_CMD2_US",
      "number": 3,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M577_CMD2_US_1_999": {
      "donor_template": "Descriptor_Deck_Pack_M577_US_3_999",
      "new_unit_name": "M577_CMD2_US",
      "number": 999,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M60A1_RISE_Passive_CMD2_US_1_1": {
      "donor_template": "Descriptor_Deck_Pack_M60A1_RISE_Passive_CMD_US_1_1",
      "new_unit_name": "M60A1_RISE_Passive_CMD2_US",
      "number": 1,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M60A3_CMD2_US_1_1": {
      "donor_template": "Descriptor_Deck_Pack_M60A3_CMD_US_1_1",
      "new_unit_name": "M60A3_CMD2_US",
      "number": 1,
      "xp": 1
    },
    "Descriptor_Deck_Pack_M60A3_CMD2_US_1_999": {
      "donor_template": "Descriptor_Deck_Pack_M60A3_CMD_US_2_999",
      "new_unit_name": "M60A3_CMD2_US",
      "number": 999,
      "xp": 1
    },
    "Descriptor_Deck_Pack_MTLB_CMD2_SOV_1_3": {
      "donor_template": "Descriptor_Deck_Pack_MTLB_CMD_SOV_0_3",
      "new_unit_name": "MTLB_CMD2_SOV",
      "number": 3,
      "xp": 1
    },
    "Descriptor_Deck_Pack_MTLB_CMD2_SOV_1_999": {
      "donor_template": "Descriptor_Deck_Pack_MTLB_CMD_SOV_1_999",
      "new_unit_name": "MTLB_CMD2_SOV",
      "number": 999,
      "xp": 1
    },
    "Descriptor_Deck_Pack_MotRifles_CMD2_DDR_BTR_70_DDR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_MotRifles_CMD_DDR_BTR_70_DDR_1_1",
      "new_unit_name": "MotRifles_CMD2_DDR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_BMP_1PG_SOV_2_1": {
      "donor_template": "Descriptor_Deck_Pack_MotRifles_CMD_SOV_BMP_1PG_SOV_1_1",
      "new_unit_name": "MotRifles_CMD2_SOV",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_BMP_1P_SOV_2_1": {
      "donor_template": "Descriptor_Deck_Pack_MotRifles_CMD_SOV_BMP_1P_SOV_1_1",
      "new_unit_name": "MotRifles_CMD2_SOV",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_BMP_1P_SOV_2_999": {
      "donor_template": "Descriptor_Deck_Pack_MotRifles_CMD_SOV_BMP_1P_SOV_3_999",
      "new_unit_name": "MotRifles_CMD2_SOV",
      "number": 999,
      "xp": 2
    },
    "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_UAZ_469_SOV_2_1": {
      "donor_template": "Descriptor_Deck_Pack_MotRifles_CMD_SOV_UAZ_469_SOV_1_1",
      "new_unit_name": "MotRifles_CMD2_SOV",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_MotRifles_CMD2_TTsko_SOV_BMP_2_SOV_2_1": {
      "donor_template": "Descriptor_Deck_Pack_MotRifles_CMD_TTsko_SOV_BMP_2_SOV_1_1",
      "new_unit_name": "MotRifles_CMD2_TTsko_SOV",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Rifles_CMD2_POL_BMP_1_SP2_POL_2_10": {
      "donor_template": "Descriptor_Deck_Pack_Rifles_CMD_POL_BMP_1_SP2_POL_2_10",
      "new_unit_name": "Rifles_CMD2_POL",
      "number": 10,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Rifles_CMD2_UK_FV432_UK_2_999": {
      "donor_template": "Descriptor_Deck_Pack_Rifles_CMD_UK_FV432_UK_2_999",
      "new_unit_name": "Rifles_CMD2_UK",
      "number": 999,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Rifles_CMD2_UK_MCV_80_Warrior_UK_2_1": {
      "donor_template": "Descriptor_Deck_Pack_Rifles_CMD_UK_MCV_80_Warrior_UK_1_1",
      "new_unit_name": "Rifles_CMD2_UK",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Rifles_CMD2_UK_Saxon_UK_2_1": {
      "donor_template": "Descriptor_Deck_Pack_Rifles_CMD_UK_Saxon_UK_1_1",
      "new_unit_name": "Rifles_CMD2_UK",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_Rifles_half_CMD2_US_M2A2_Bradley_IFV_US_2_1": {
      "donor_template": "Descriptor_Deck_Pack_Rifles_half_CMD_US_M2A2_Bradley_IFV_US_2_1",
      "new_unit_name": "Rifles_half_CMD2_US",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T54B_CMD2_DDR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T54B_CMD_DDR_1_1",
      "new_unit_name": "T54B_CMD2_DDR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T55AM_Merida_CMD2_POL_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T55AM_Merida_CMD_POL_1_1",
      "new_unit_name": "T55AM_Merida_CMD2_POL",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T55A_CMD2_DDR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T55A_CMD_DDR_2_1",
      "new_unit_name": "T55A_CMD2_DDR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T55A_CMD2_POL_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T55A_CMD_POL_1_1",
      "new_unit_name": "T55A_CMD2_POL",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T72M1_CMD2_DDR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T72M1_CMD_DDR_1_1",
      "new_unit_name": "T72M1_CMD2_DDR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T72M1_CMD2_POL_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T72M1_CMD_POL_2_1",
      "new_unit_name": "T72M1_CMD2_POL",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T72M_CMD2_DDR_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T72M_CMD_DDR_1_1",
      "new_unit_name": "T72M_CMD2_DDR",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T80BV_CMD2_SOV_2_1": {
      "donor_template": "Descriptor_Deck_Pack_T80BV_CMD_SOV_1_1",
      "new_unit_name": "T80BV_CMD2_SOV",
      "number": 1,
      "xp": 2
    },
    "Descriptor_Deck_Pack_T80BV_CMD2_SOV_2_999": {
      "donor_template": "Descriptor_Deck_Pack_T80BV_CMD_SOV_3_999",
      "new_unit_name": "T80BV_CMD2_SOV",
      "number": 999,
      "xp": 2
    }
  },
  "reference_mappings": {
    "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_1_1": "Descriptor_Deck_Pack_AMX_30_B2_CMD2_FR_2_1",
    "Descriptor_Deck_Pack_AMX_30_B2_CMD_FR_1_2": "Descriptor_Deck_Pack_AMX_30_B2_CMD2_FR_2_2",
    "Descriptor_Deck_Pack_Challenger_1_Mk1_CMD_UK_1_1": "Descriptor_Deck_Pack_Challenger_1_Mk1_CMD2_UK_2_1",
    "Descriptor_Deck_Pack_Chasseurs_CMD_FR_AMX_10_P_FR_1_1": "Descriptor_Deck_Pack_Chasseurs_CMD2_FR_AMX_10_P_FR_2_1",
    "Descriptor_Deck_Pack_Engineers_CMD_RFA_Iltis_trans_RFA_1_1": "Descriptor_Deck_Pack_Engineers_CMD2_RFA_Iltis_trans_RFA_2_1",
    "Descriptor_Deck_Pack_M1A1HA_Abrams_CMD_US_2_1": "Descriptor_Deck_Pack_M1A1HA_Abrams_CMD2_US_3_1",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_1_1": "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_1",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_1_100": "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_100",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_1_999": "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_999",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_2_999": "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_999",
    "Descriptor_Deck_Pack_M1A1_Abrams_CMD_US_3_100": "Descriptor_Deck_Pack_M1A1_Abrams_CMD2_US_2_100",
    "Descriptor_Deck_Pack_M1IP_Abrams_CMD_US_1_1": "Descriptor_Deck_Pack_M1IP_Abrams_CMD2_US_2_1",
    "Descriptor_Deck_Pack_M1_Abrams_CMD_US_1_1": "Descriptor_Deck_Pack_M1_Abrams_CMD2_US_2_1",
    "Descriptor_Deck_Pack_M577_RFA_0_999": "Descriptor_Deck_Pack_M577_CMD2_RFA_1_999",
    "Descriptor_Deck_Pack_M577_RFA_1_1": "Descriptor_Deck_Pack_M577_CMD2_RFA_1_1",
    "Descriptor_Deck_Pack_M577_RFA_1_6": "Descriptor_Deck_Pack_M577_CMD2_RFA_1_6",
    "Descriptor_Deck_Pack_M577_RFA_2_999": "Descriptor_Deck_Pack_M577_CMD2_RFA_1_999",
    "Descriptor_Deck_Pack_M577_US_0_999": "Descriptor_Deck_Pack_M577_CMD2_US_1_999",
    "Descriptor_Deck_Pack_M577_US_1_100": "Descriptor_Deck_Pack_M577_CMD2_US_1_100",
    "Descriptor_Deck_Pack_M577_US_1_3": "Descriptor_Deck_Pack_M577_CMD2_US_1_3",
    "Descriptor_Deck_Pack_M577_US_1_999": "Descriptor_Deck_Pack_M577_CMD2_US_1_999",
    "Descriptor_Deck_Pack_M577_US_2_999": "Descriptor_Deck_Pack_M577_CMD2_US_1_999",
    "Descriptor_Deck_Pack_M577_US_3_999": "Descriptor_Deck_Pack_M577_CMD2_US_1_999",
    "Descriptor_Deck_Pack_M60A1_RISE_Passive_CMD_US_1_1": "Descriptor_Deck_Pack_M60A1_RISE_Passive_CMD2_US_1_1",
    "Descriptor_Deck_Pack_M60A3_CMD_US_1_1": "Descriptor_Deck_Pack_M60A3_CMD2_US_1_1",
    "Descriptor_Deck_Pack_M60A3_CMD_US_2_999": "Descriptor_Deck_Pack_M60A3_CMD2_US_1_999",
    "Descriptor_Deck_Pack_MTLB_CMD_SOV_0_3": "Descriptor_Deck_Pack_MTLB_CMD2_SOV_1_3",
    "Descriptor_Deck_Pack_MTLB_CMD_SOV_1_999": "Descriptor_Deck_Pack_MTLB_CMD2_SOV_1_999",
    "Descriptor_Deck_Pack_MotRifles_CMD_DDR_BTR_70_DDR_1_1": "Descriptor_Deck_Pack_MotRifles_CMD2_DDR_BTR_70_DDR_2_1",
    "Descriptor_Deck_Pack_MotRifles_CMD_SOV_BMP_1PG_SOV_1_1": "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_BMP_1PG_SOV_2_1",
    "Descriptor_Deck_Pack_MotRifles_CMD_SOV_BMP_1P_SOV_1_1": "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_BMP_1P_SOV_2_1",
    "Descriptor_Deck_Pack_MotRifles_CMD_SOV_BMP_1P_SOV_3_999": "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_BMP_1P_SOV_2_999",
    "Descriptor_Deck_Pack_MotRifles_CMD_SOV_UAZ_469_SOV_1_1": "Descriptor_Deck_Pack_MotRifles_CMD2_SOV_UAZ_469_SOV_2_1",
    "Descriptor_Deck_Pack_MotRifles_CMD_TTsko_SOV_BMP_2_SOV_1_1": "Descriptor_Deck_Pack_MotRifles_CMD2_TTsko_SOV_BMP_2_SOV_2_1",
    "Descriptor_Deck_Pack_Rifles_CMD_POL_BMP_1_SP2_POL_2_10": "Descriptor_Deck_Pack_Rifles_CMD2_POL_BMP_1_SP2_POL_2_10",
    "Descriptor_Deck_Pack_Rifles_CMD_UK_FV432_UK_2_999": "Descriptor_Deck_Pack_Rifles_CMD2_UK_FV432_UK_2_999",
    "Descriptor_Deck_Pack_Rifles_CMD_UK_MCV_80_Warrior_UK_1_1": "Descriptor_Deck_Pack_Rifles_CMD2_UK_MCV_80_Warrior_UK_2_1",
    "Descriptor_Deck_Pack_Rifles_CMD_UK_Saxon_UK_1_1": "Descriptor_Deck_Pack_Rifles_CMD2_UK_Saxon_UK_2_1",
    "Descriptor_Deck_Pack_Rifles_half_CMD_US_M2A2_Bradley_IFV_US_2_1": "Descriptor_Deck_Pack_Rifles_half_CMD2_US_M2A2_Bradley_IFV_US_2_1",
    "Descriptor_Deck_Pack_T54B_CMD_DDR_1_1": "Descriptor_Deck_Pack_T54B_CMD2_DDR_2_1",
    "Descriptor_Deck_Pack_T55AM_Merida_CMD_POL_1_1": "Descriptor_Deck_Pack_T55AM_Merida_CMD2_POL_2_1",
    "Descriptor_Deck_Pack_T55A_CMD_DDR_1_1": "Descriptor_Deck_Pack_T55A_CMD2_DDR_2_1",
    "Descriptor_Deck_Pack_T55A_CMD_DDR_2_1": "Descriptor_Deck_Pack_T55A_CMD2_DDR_2_1",
    "Descriptor_Deck_Pack_T55A_CMD_POL_1_1": "Descriptor_Deck_Pack_T55A_CMD2_POL_2_1",
    "Descriptor_Deck_Pack_T72M1_CMD_DDR_1_1": "Descriptor_Deck_Pack_T72M1_CMD2_DDR_2_1",
    "Descriptor_Deck_Pack_T72M1_CMD_POL_1_1": "Descriptor_Deck_Pack_T72M1_CMD2_POL_2_1",
    "Descriptor_Deck_Pack_T72M1_CMD_POL_2_1": "Descriptor_Deck_Pack_T72M1_CMD2_POL_2_1",
    "Descriptor_Deck_Pack_T72M_CMD_DDR_1_1": "Descriptor_Deck_Pack_T72M_CMD2_DDR_2_1",
    "Descriptor_Deck_Pack_T80BV_CMD_SOV_1_1": "Descriptor_Deck_Pack_T80BV_CMD2_SOV_2_1",
    "Descriptor_Deck_Pack_T80BV_CMD_SOV_1_999": "Descriptor_Deck_Pack_T80BV_CMD2_SOV_2_999",
    "Descriptor_Deck_Pack_T80BV_CMD_SOV_3_999": "Descriptor_Deck_Pack_T80BV_CMD2_SOV_2_999"
  }
}