
;; Function fix_fft (fix_fft)



fix_fft

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,11u} r1={15d,11u} r2={71d,67u} r3={175d,170u} r4={3d,4u} r11={2d,201u} r12={4d} r13={3d,52u} r14={5d,2u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={21d,17u} r25={1d,1u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} 
;;    total ref usage 1238{702d,536u,0e} in 362{358 regular + 4 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 239 240 241 242

;; Pred edge  ENTRY (fallthru)
(note 7 1 471 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 471 7 472 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -12 [0xfffffffffffffff4]))) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg/f:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) integer_fft.c:88 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -12 [0xfffffffffffffff4])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(insn/f 472 471 473 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) integer_fft.c:88 -1
     (nil))

(insn/f 473 472 474 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -76 [0xffffffffffffffb4]))) integer_fft.c:88 -1
     (nil))

(insn 474 473 475 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:88 -1
     (nil))

(note 475 474 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 475 3 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])
        (reg:SI 0 r0 [ fr ])) integer_fft.c:88 625 {*arm_movsi_vfp}
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])
        (reg:SI 1 r1 [ fi ])) integer_fft.c:88 625 {*arm_movsi_vfp}
     (nil))

(insn 4 3 5 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 2 r2 [ m ])) integer_fft.c:88 625 {*arm_movsi_vfp}
     (nil))

(insn 5 4 6 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -84 [0xffffffffffffffac])) [0 inverse+0 S4 A32])
        (reg:SI 3 r3 [ inverse ])) integer_fft.c:88 625 {*arm_movsi_vfp}
     (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 (set (reg:SI 2 r2 [239])
        (const_int 1 [0x1])) integer_fft.c:92 625 {*arm_movsi_vfp}
     (nil))

(insn 10 9 11 2 (set (reg:SI 3 r3 [240])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:92 625 {*arm_movsi_vfp}
     (nil))

(insn 11 10 12 2 (set (reg:SI 3 r3 [241])
        (ashift:SI (reg:SI 2 r2 [239])
            (reg:SI 3 r3 [240]))) integer_fft.c:92 119 {*arm_shiftsi3}
     (nil))

(insn 12 11 13 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])
        (reg:SI 3 r3 [241])) integer_fft.c:92 625 {*arm_movsi_vfp}
     (nil))

(insn 13 12 14 2 (set (reg:SI 3 r3 [242])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])) integer_fft.c:94 625 {*arm_movsi_vfp}
     (nil))

(insn 14 13 15 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [242])
            (const_int 1024 [0x400]))) integer_fft.c:94 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) integer_fft.c:94 211 {*arm_cond_branch}
     (nil)
 -> 20)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3 (fallthru)
;; Succ edge  4

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134

;; Pred edge  2 (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 447 3 (set (reg:SI 3 r3 [orig:134 D.1489 ] [134])
        (const_int -1 [0xffffffffffffffff])) integer_fft.c:95 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 447 17 448 3 (set (pc)
        (label_ref 435)) integer_fft.c:95 223 {*arm_jump}
     (nil)
 -> 435)
;; End of basic block 3 -> ( 41)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  41 [100.0%] 

(barrier 448 447 20)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 243 244 245 246 247

;; Pred edge  2
(code_label 20 448 21 4 2 "" [1 uses])

(note 21 20 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 4 (set (reg:SI 3 r3 [243])
        (const_int 0 [0])) integer_fft.c:97 625 {*arm_movsi_vfp}
     (nil))

(insn 23 22 24 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])
        (reg:SI 3 r3 [243])) integer_fft.c:97 625 {*arm_movsi_vfp}
     (nil))

(insn 24 23 25 4 (set (reg:SI 3 r3 [244])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])) integer_fft.c:98 625 {*arm_movsi_vfp}
     (nil))

(insn 25 24 26 4 (set (reg:SI 3 r3 [245])
        (plus:SI (reg:SI 3 r3 [244])
            (const_int -1 [0xffffffffffffffff]))) integer_fft.c:98 4 {*arm_addsi3}
     (nil))

(insn 26 25 27 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -56 [0xffffffffffffffc8])) [0 nn+0 S4 A32])
        (reg:SI 3 r3 [245])) integer_fft.c:98 625 {*arm_movsi_vfp}
     (nil))

(insn 27 26 28 4 (set (reg:SI 3 r3 [246])
        (const_int 0 [0])) integer_fft.c:99 625 {*arm_movsi_vfp}
     (nil))

(insn 28 27 29 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [0 scale+0 S4 A32])
        (reg:SI 3 r3 [246])) integer_fft.c:99 625 {*arm_movsi_vfp}
     (nil))

(insn 29 28 30 4 (set (reg:SI 3 r3 [247])
        (const_int 1 [0x1])) integer_fft.c:102 625 {*arm_movsi_vfp}
     (nil))

(insn 30 29 449 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 3 r3 [247])) integer_fft.c:102 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 449 30 450 4 (set (pc)
        (label_ref 113)) integer_fft.c:102 223 {*arm_jump}
     (nil)
 -> 113)
;; End of basic block 4 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%] 

(barrier 450 449 115)

;; Start of basic block ( 10) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 248

;; Pred edge  10
(code_label 115 450 33 5 8 "" [1 uses])

(note 33 115 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 5 (set (reg:SI 3 r3 [248])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])) integer_fft.c:103 625 {*arm_movsi_vfp}
     (nil))

(insn 35 34 43 5 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])
        (reg:SI 3 r3 [248])) integer_fft.c:103 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 (fallthru)

;; Start of basic block ( 5 6) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 249 250 251 252 253

;; Pred edge  5 (fallthru)
;; Pred edge  6
(code_label 43 35 36 6 5 "" [1 uses])

(note 36 43 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 (set (reg:SI 3 r3 [249])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:105 625 {*arm_movsi_vfp}
     (nil))

(insn 38 37 39 6 (set (reg:SI 3 r3 [250])
        (ashiftrt:SI (reg:SI 3 r3 [249])
            (const_int 1 [0x1]))) integer_fft.c:105 119 {*arm_shiftsi3}
     (nil))

(insn 39 38 40 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])
        (reg:SI 3 r3 [250])) integer_fft.c:105 625 {*arm_movsi_vfp}
     (nil))

(insn 40 39 41 6 (set (reg:SI 2 r2 [251])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:106 625 {*arm_movsi_vfp}
     (nil))

(insn 41 40 42 6 (set (reg:SI 3 r3 [252])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:106 625 {*arm_movsi_vfp}
     (nil))

(insn 42 41 44 6 (set (reg:SI 2 r2 [orig:135 D.1490 ] [135])
        (plus:SI (reg:SI 2 r2 [251])
            (reg:SI 3 r3 [252]))) integer_fft.c:106 4 {*arm_addsi3}
     (nil))

(insn 44 42 45 6 (set (reg:SI 3 r3 [253])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -56 [0xffffffffffffffc8])) [0 nn+0 S4 A32])) integer_fft.c:106 625 {*arm_movsi_vfp}
     (nil))

(insn 45 44 46 6 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:135 D.1490 ] [135])
            (reg:SI 3 r3 [253]))) integer_fft.c:106 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 46 45 47 6 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) integer_fft.c:106 211 {*arm_cond_branch}
     (nil)
 -> 43)
;; End of basic block 6 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6
;; Succ edge  7 (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 254 255 256 257 258 259

;; Pred edge  6 (fallthru)
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 7 (set (reg:SI 3 r3 [254])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:107 625 {*arm_movsi_vfp}
     (nil))

(insn 49 48 50 7 (set (reg:SI 2 r2 [orig:136 D.1491 ] [136])
        (plus:SI (reg:SI 3 r3 [254])
            (const_int -1 [0xffffffffffffffff]))) integer_fft.c:107 4 {*arm_addsi3}
     (nil))

(insn 50 49 51 7 (set (reg:SI 3 r3 [255])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:107 625 {*arm_movsi_vfp}
     (nil))

(insn 51 50 52 7 (set (reg:SI 2 r2 [orig:137 D.1492 ] [137])
        (and:SI (reg:SI 2 r2 [orig:136 D.1491 ] [136])
            (reg:SI 3 r3 [255]))) integer_fft.c:107 69 {*arm_andsi3_insn}
     (nil))

(insn 52 51 53 7 (set (reg:SI 3 r3 [256])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:107 625 {*arm_movsi_vfp}
     (nil))

(insn 53 52 54 7 (set (reg:SI 3 r3 [257])
        (plus:SI (reg:SI 2 r2 [orig:137 D.1492 ] [137])
            (reg:SI 3 r3 [256]))) integer_fft.c:107 4 {*arm_addsi3}
     (nil))

(insn 54 53 55 7 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])
        (reg:SI 3 r3 [257])) integer_fft.c:107 625 {*arm_movsi_vfp}
     (nil))

(insn 55 54 56 7 (set (reg:SI 2 r2 [258])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:109 625 {*arm_movsi_vfp}
     (nil))

(insn 56 55 57 7 (set (reg:SI 3 r3 [259])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:109 625 {*arm_movsi_vfp}
     (nil))

(insn 57 56 58 7 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [258])
            (reg:SI 3 r3 [259]))) integer_fft.c:109 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 58 57 62 7 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 466)
            (pc))) integer_fft.c:109 211 {*arm_cond_branch}
     (nil)
 -> 466)
;; End of basic block 7 -> ( 42 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  42
;; Succ edge  8 (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 260 261 262 263 264 265 266 267 268 269 270 271

;; Pred edge  7 (fallthru)
(code_label 62 58 63 8 6 "" [0 uses])

(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 8 (set (reg:SI 3 r3 [orig:138 m.9 ] [138])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:110 625 {*arm_movsi_vfp}
     (nil))

(insn 65 64 66 8 (set (reg:SI 3 r3 [orig:139 D.1496 ] [139])
        (ashift:SI (reg:SI 3 r3 [orig:138 m.9 ] [138])
            (const_int 1 [0x1]))) integer_fft.c:110 119 {*arm_shiftsi3}
     (nil))

(insn 66 65 67 8 (set (reg:SI 2 r2 [260])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:110 625 {*arm_movsi_vfp}
     (nil))

(insn 67 66 68 8 (set (reg/f:SI 3 r3 [orig:140 D.1497 ] [140])
        (plus:SI (reg:SI 2 r2 [260])
            (reg:SI 3 r3 [orig:139 D.1496 ] [139]))) integer_fft.c:110 4 {*arm_addsi3}
     (nil))

(insn 68 67 69 8 (set (reg:HI 3 r3 [261])
        (mem:HI (reg/f:SI 3 r3 [orig:140 D.1497 ] [140]) [0 *D.1497_37+0 S2 A16])) integer_fft.c:110 178 {*movhi_insn_arch4}
     (nil))

(insn 69 68 70 8 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -58 [0xffffffffffffffc6])) [0 tr+0 S2 A16])
        (reg:HI 3 r3 [261])) integer_fft.c:110 178 {*movhi_insn_arch4}
     (nil))

(insn 70 69 71 8 (set (reg:SI 3 r3 [orig:141 m.10 ] [141])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:111 625 {*arm_movsi_vfp}
     (nil))

(insn 71 70 72 8 (set (reg:SI 3 r3 [orig:142 D.1499 ] [142])
        (ashift:SI (reg:SI 3 r3 [orig:141 m.10 ] [141])
            (const_int 1 [0x1]))) integer_fft.c:111 119 {*arm_shiftsi3}
     (nil))

(insn 72 71 73 8 (set (reg:SI 2 r2 [262])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:111 625 {*arm_movsi_vfp}
     (nil))

(insn 73 72 74 8 (set (reg/f:SI 3 r3 [orig:143 D.1500 ] [143])
        (plus:SI (reg:SI 2 r2 [262])
            (reg:SI 3 r3 [orig:142 D.1499 ] [142]))) integer_fft.c:111 4 {*arm_addsi3}
     (nil))

(insn 74 73 75 8 (set (reg:SI 2 r2 [orig:144 mr.11 ] [144])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:111 625 {*arm_movsi_vfp}
     (nil))

(insn 75 74 76 8 (set (reg:SI 2 r2 [orig:145 D.1502 ] [145])
        (ashift:SI (reg:SI 2 r2 [orig:144 mr.11 ] [144])
            (const_int 1 [0x1]))) integer_fft.c:111 119 {*arm_shiftsi3}
     (nil))

(insn 76 75 77 8 (set (reg:SI 1 r1 [263])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:111 625 {*arm_movsi_vfp}
     (nil))

(insn 77 76 78 8 (set (reg/f:SI 2 r2 [orig:146 D.1503 ] [146])
        (plus:SI (reg:SI 1 r1 [263])
            (reg:SI 2 r2 [orig:145 D.1502 ] [145]))) integer_fft.c:111 4 {*arm_addsi3}
     (nil))

(insn 78 77 79 8 (set (reg:SI 2 r2 [orig:147 D.1504 ] [147])
        (zero_extend:SI (mem:HI (reg/f:SI 2 r2 [orig:146 D.1503 ] [146]) [0 *D.1503_44+0 S2 A16]))) integer_fft.c:111 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 79 78 80 8 (set (mem:HI (reg/f:SI 3 r3 [orig:143 D.1500 ] [143]) [0 *D.1500_41+0 S2 A16])
        (reg:HI 2 r2 [orig:147 D.1504 ] [147])) integer_fft.c:111 178 {*movhi_insn_arch4}
     (nil))

(insn 80 79 81 8 (set (reg:SI 3 r3 [orig:148 mr.12 ] [148])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:112 625 {*arm_movsi_vfp}
     (nil))

(insn 81 80 82 8 (set (reg:SI 3 r3 [orig:149 D.1506 ] [149])
        (ashift:SI (reg:SI 3 r3 [orig:148 mr.12 ] [148])
            (const_int 1 [0x1]))) integer_fft.c:112 119 {*arm_shiftsi3}
     (nil))

(insn 82 81 83 8 (set (reg:SI 2 r2 [264])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:112 625 {*arm_movsi_vfp}
     (nil))

(insn 83 82 84 8 (set (reg/f:SI 3 r3 [orig:150 D.1507 ] [150])
        (plus:SI (reg:SI 2 r2 [264])
            (reg:SI 3 r3 [orig:149 D.1506 ] [149]))) integer_fft.c:112 4 {*arm_addsi3}
     (nil))

(insn 84 83 85 8 (set (reg:HI 2 r2 [265])
        (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -58 [0xffffffffffffffc6])) [0 tr+0 S2 A16])) integer_fft.c:112 178 {*movhi_insn_arch4}
     (nil))

(insn 85 84 86 8 (set (mem:HI (reg/f:SI 3 r3 [orig:150 D.1507 ] [150]) [0 *D.1507_48+0 S2 A16])
        (reg:HI 2 r2 [265])) integer_fft.c:112 178 {*movhi_insn_arch4}
     (nil))

(insn 86 85 87 8 (set (reg:SI 3 r3 [orig:151 m.13 ] [151])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:113 625 {*arm_movsi_vfp}
     (nil))

(insn 87 86 88 8 (set (reg:SI 3 r3 [orig:152 D.1509 ] [152])
        (ashift:SI (reg:SI 3 r3 [orig:151 m.13 ] [151])
            (const_int 1 [0x1]))) integer_fft.c:113 119 {*arm_shiftsi3}
     (nil))

(insn 88 87 89 8 (set (reg:SI 2 r2 [266])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:113 625 {*arm_movsi_vfp}
     (nil))

(insn 89 88 90 8 (set (reg/f:SI 3 r3 [orig:153 D.1510 ] [153])
        (plus:SI (reg:SI 2 r2 [266])
            (reg:SI 3 r3 [orig:152 D.1509 ] [152]))) integer_fft.c:113 4 {*arm_addsi3}
     (nil))

(insn 90 89 91 8 (set (reg:HI 3 r3 [267])
        (mem:HI (reg/f:SI 3 r3 [orig:153 D.1510 ] [153]) [0 *D.1510_52+0 S2 A16])) integer_fft.c:113 178 {*movhi_insn_arch4}
     (nil))

(insn 91 90 92 8 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -60 [0xffffffffffffffc4])) [0 ti+0 S2 A16])
        (reg:HI 3 r3 [267])) integer_fft.c:113 178 {*movhi_insn_arch4}
     (nil))

(insn 92 91 93 8 (set (reg:SI 3 r3 [orig:154 m.14 ] [154])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:114 625 {*arm_movsi_vfp}
     (nil))

(insn 93 92 94 8 (set (reg:SI 3 r3 [orig:155 D.1512 ] [155])
        (ashift:SI (reg:SI 3 r3 [orig:154 m.14 ] [154])
            (const_int 1 [0x1]))) integer_fft.c:114 119 {*arm_shiftsi3}
     (nil))

(insn 94 93 95 8 (set (reg:SI 2 r2 [268])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:114 625 {*arm_movsi_vfp}
     (nil))

(insn 95 94 96 8 (set (reg/f:SI 3 r3 [orig:156 D.1513 ] [156])
        (plus:SI (reg:SI 2 r2 [268])
            (reg:SI 3 r3 [orig:155 D.1512 ] [155]))) integer_fft.c:114 4 {*arm_addsi3}
     (nil))

(insn 96 95 97 8 (set (reg:SI 2 r2 [orig:157 mr.15 ] [157])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:114 625 {*arm_movsi_vfp}
     (nil))

(insn 97 96 98 8 (set (reg:SI 2 r2 [orig:158 D.1515 ] [158])
        (ashift:SI (reg:SI 2 r2 [orig:157 mr.15 ] [157])
            (const_int 1 [0x1]))) integer_fft.c:114 119 {*arm_shiftsi3}
     (nil))

(insn 98 97 99 8 (set (reg:SI 1 r1 [269])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:114 625 {*arm_movsi_vfp}
     (nil))

(insn 99 98 100 8 (set (reg/f:SI 2 r2 [orig:159 D.1516 ] [159])
        (plus:SI (reg:SI 1 r1 [269])
            (reg:SI 2 r2 [orig:158 D.1515 ] [158]))) integer_fft.c:114 4 {*arm_addsi3}
     (nil))

(insn 100 99 101 8 (set (reg:SI 2 r2 [orig:160 D.1517 ] [160])
        (zero_extend:SI (mem:HI (reg/f:SI 2 r2 [orig:159 D.1516 ] [159]) [0 *D.1516_59+0 S2 A16]))) integer_fft.c:114 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 101 100 102 8 (set (mem:HI (reg/f:SI 3 r3 [orig:156 D.1513 ] [156]) [0 *D.1513_56+0 S2 A16])
        (reg:HI 2 r2 [orig:160 D.1517 ] [160])) integer_fft.c:114 178 {*movhi_insn_arch4}
     (nil))

(insn 102 101 103 8 (set (reg:SI 3 r3 [orig:161 mr.16 ] [161])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 mr+0 S4 A32])) integer_fft.c:115 625 {*arm_movsi_vfp}
     (nil))

(insn 103 102 104 8 (set (reg:SI 3 r3 [orig:162 D.1519 ] [162])
        (ashift:SI (reg:SI 3 r3 [orig:161 mr.16 ] [161])
            (const_int 1 [0x1]))) integer_fft.c:115 119 {*arm_shiftsi3}
     (nil))

(insn 104 103 105 8 (set (reg:SI 2 r2 [270])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:115 625 {*arm_movsi_vfp}
     (nil))

(insn 105 104 106 8 (set (reg/f:SI 3 r3 [orig:163 D.1520 ] [163])
        (plus:SI (reg:SI 2 r2 [270])
            (reg:SI 3 r3 [orig:162 D.1519 ] [162]))) integer_fft.c:115 4 {*arm_addsi3}
     (nil))

(insn 106 105 107 8 (set (reg:HI 2 r2 [271])
        (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -60 [0xffffffffffffffc4])) [0 ti+0 S2 A16])) integer_fft.c:115 178 {*movhi_insn_arch4}
     (nil))

(insn 107 106 463 8 (set (mem:HI (reg/f:SI 3 r3 [orig:163 D.1520 ] [163]) [0 *D.1520_63+0 S2 A16])
        (reg:HI 2 r2 [271])) integer_fft.c:115 178 {*movhi_insn_arch4}
     (nil))

(jump_insn 463 107 464 8 (set (pc)
        (label_ref 108)) 223 {*arm_jump}
     (nil)
 -> 108)
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9

(barrier 464 463 466)

;; Start of basic block ( 7) -> 42
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	

;; Pred edge  7
(code_label 466 464 465 42 27 "" [1 uses])

(note 465 466 467 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 467 465 108 42 (const_int 0 [0]) integer_fft.c:109 251 {nop}
     (nil))
;; End of basic block 42 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 42 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 272 273

;; Pred edge  42 [100.0%]  (fallthru)
;; Pred edge  8
(code_label 108 467 109 9 7 "" [1 uses])

(note 109 108 110 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 9 (set (reg:SI 3 r3 [272])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:102 625 {*arm_movsi_vfp}
     (nil))

(insn 111 110 112 9 (set (reg:SI 3 r3 [273])
        (plus:SI (reg:SI 3 r3 [272])
            (const_int 1 [0x1]))) integer_fft.c:102 4 {*arm_addsi3}
     (nil))

(insn 112 111 113 9 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 3 r3 [273])) integer_fft.c:102 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 (fallthru)

;; Start of basic block ( 9 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 274 275

;; Pred edge  9 (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 113 112 114 10 4 "" [1 uses])

(note 114 113 116 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 116 114 117 10 (set (reg:SI 2 r2 [274])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:102 625 {*arm_movsi_vfp}
     (nil))

(insn 117 116 118 10 (set (reg:SI 3 r3 [275])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -56 [0xffffffffffffffc8])) [0 nn+0 S4 A32])) integer_fft.c:102 625 {*arm_movsi_vfp}
     (nil))

(insn 118 117 119 10 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [274])
            (reg:SI 3 r3 [275]))) integer_fft.c:102 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 119 118 120 10 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 115)
            (pc))) integer_fft.c:102 211 {*arm_cond_branch}
     (nil)
 -> 115)
;; End of basic block 10 -> ( 5 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5
;; Succ edge  11 (fallthru)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 276 277

;; Pred edge  10 (fallthru)
(note 120 119 121 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 121 120 122 11 (set (reg:SI 3 r3 [276])
        (const_int 1 [0x1])) integer_fft.c:118 625 {*arm_movsi_vfp}
     (nil))

(insn 122 121 123 11 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])
        (reg:SI 3 r3 [276])) integer_fft.c:118 625 {*arm_movsi_vfp}
     (nil))

(insn 123 122 124 11 (set (reg:SI 3 r3 [277])
        (const_int 9 [0x9])) integer_fft.c:119 625 {*arm_movsi_vfp}
     (nil))

(insn 124 123 451 11 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 k+0 S4 A32])
        (reg:SI 3 r3 [277])) integer_fft.c:119 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 451 124 452 11 (set (pc)
        (label_ref 426)) integer_fft.c:120 223 {*arm_jump}
     (nil)
 -> 426)
;; End of basic block 11 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  39 [100.0%] 

(barrier 452 451 428)

;; Start of basic block ( 39) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 278

;; Pred edge  39
(code_label 428 452 127 12 26 "" [1 uses])

(note 127 428 128 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 12 (set (reg:SI 3 r3 [278])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -84 [0xffffffffffffffac])) [0 inverse+0 S4 A32])) integer_fft.c:121 625 {*arm_movsi_vfp}
     (nil))

(insn 129 128 130 12 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [278])
            (const_int 0 [0]))) integer_fft.c:121 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 130 129 131 12 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) integer_fft.c:121 211 {*arm_cond_branch}
     (nil)
 -> 209)
;; End of basic block 12 -> ( 13 25)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  13 (fallthru)
;; Succ edge  25

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 279 280

;; Pred edge  12 (fallthru)
(note 131 130 132 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 13 (set (reg:SI 3 r3 [279])
        (const_int 0 [0])) integer_fft.c:123 625 {*arm_movsi_vfp}
     (nil))

(insn 133 132 134 13 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [0 shift+0 S4 A32])
        (reg:SI 3 r3 [279])) integer_fft.c:123 625 {*arm_movsi_vfp}
     (nil))

(insn 134 133 135 13 (set (reg:SI 3 r3 [280])
        (const_int 0 [0])) integer_fft.c:124 625 {*arm_movsi_vfp}
     (nil))

(insn 135 134 453 13 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [280])) integer_fft.c:124 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 453 135 454 13 (set (pc)
        (label_ref 191)) integer_fft.c:124 223 {*arm_jump}
     (nil)
 -> 191)
;; End of basic block 13 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  22 [100.0%] 

(barrier 454 453 193)

;; Start of basic block ( 22) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 164 165 166 167 281 282 283

;; Pred edge  22
(code_label 193 454 138 14 17 "" [1 uses])

(note 138 193 139 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 139 138 140 14 (set (reg:SI 3 r3 [orig:164 i.17 ] [164])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:125 625 {*arm_movsi_vfp}
     (nil))

(insn 140 139 141 14 (set (reg:SI 3 r3 [orig:165 D.1524 ] [165])
        (ashift:SI (reg:SI 3 r3 [orig:164 i.17 ] [164])
            (const_int 1 [0x1]))) integer_fft.c:125 119 {*arm_shiftsi3}
     (nil))

(insn 141 140 142 14 (set (reg:SI 2 r2 [281])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:125 625 {*arm_movsi_vfp}
     (nil))

(insn 142 141 143 14 (set (reg/f:SI 3 r3 [orig:166 D.1525 ] [166])
        (plus:SI (reg:SI 2 r2 [281])
            (reg:SI 3 r3 [orig:165 D.1524 ] [165]))) integer_fft.c:125 4 {*arm_addsi3}
     (nil))

(insn 143 142 144 14 (set (reg:SI 3 r3 [orig:167 D.1526 ] [167])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:166 D.1525 ] [166]) [0 *D.1525_72+0 S2 A16]))) integer_fft.c:125 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 144 143 145 14 (set (reg:SI 3 r3 [282])
        (sign_extend:SI (reg:HI 3 r3 [orig:167 D.1526 ] [167]))) integer_fft.c:125 158 {*arm_extendhisi2_v6}
     (nil))

(insn 145 144 146 14 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])
        (reg:SI 3 r3 [282])) integer_fft.c:125 625 {*arm_movsi_vfp}
     (nil))

(insn 146 145 147 14 (set (reg:SI 3 r3 [283])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:126 625 {*arm_movsi_vfp}
     (nil))

(insn 147 146 148 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [283])
            (const_int 0 [0]))) integer_fft.c:126 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 148 147 149 14 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 153)
            (pc))) integer_fft.c:126 211 {*arm_cond_branch}
     (nil)
 -> 153)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  15 (fallthru)
;; Succ edge  16

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 284 285

;; Pred edge  14 (fallthru)
(note 149 148 150 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 15 (set (reg:SI 3 r3 [284])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:127 625 {*arm_movsi_vfp}
     (nil))

(insn 151 150 152 15 (set (reg:SI 3 r3 [285])
        (neg:SI (reg:SI 3 r3 [284]))) integer_fft.c:127 129 {*arm_negsi2}
     (nil))

(insn 152 151 153 15 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])
        (reg:SI 3 r3 [285])) integer_fft.c:127 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  16 (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168 169 170 171 286 287 288

;; Pred edge  14
;; Pred edge  15 (fallthru)
(code_label 153 152 154 16 12 "" [1 uses])

(note 154 153 155 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 16 (set (reg:SI 3 r3 [orig:168 i.18 ] [168])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:128 625 {*arm_movsi_vfp}
     (nil))

(insn 156 155 157 16 (set (reg:SI 3 r3 [orig:169 D.1530 ] [169])
        (ashift:SI (reg:SI 3 r3 [orig:168 i.18 ] [168])
            (const_int 1 [0x1]))) integer_fft.c:128 119 {*arm_shiftsi3}
     (nil))

(insn 157 156 158 16 (set (reg:SI 2 r2 [286])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:128 625 {*arm_movsi_vfp}
     (nil))

(insn 158 157 159 16 (set (reg/f:SI 3 r3 [orig:170 D.1531 ] [170])
        (plus:SI (reg:SI 2 r2 [286])
            (reg:SI 3 r3 [orig:169 D.1530 ] [169]))) integer_fft.c:128 4 {*arm_addsi3}
     (nil))

(insn 159 158 160 16 (set (reg:SI 3 r3 [orig:171 D.1532 ] [171])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:170 D.1531 ] [170]) [0 *D.1531_78+0 S2 A16]))) integer_fft.c:128 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 160 159 161 16 (set (reg:SI 3 r3 [287])
        (sign_extend:SI (reg:HI 3 r3 [orig:171 D.1532 ] [171]))) integer_fft.c:128 158 {*arm_extendhisi2_v6}
     (nil))

(insn 161 160 162 16 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 3 r3 [287])) integer_fft.c:128 625 {*arm_movsi_vfp}
     (nil))

(insn 162 161 163 16 (set (reg:SI 3 r3 [288])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:129 625 {*arm_movsi_vfp}
     (nil))

(insn 163 162 164 16 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [288])
            (const_int 0 [0]))) integer_fft.c:129 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 164 163 165 16 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 169)
            (pc))) integer_fft.c:129 211 {*arm_cond_branch}
     (nil)
 -> 169)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  17 (fallthru)
;; Succ edge  18

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 289 290

;; Pred edge  16 (fallthru)
(note 165 164 166 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 17 (set (reg:SI 3 r3 [289])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:130 625 {*arm_movsi_vfp}
     (nil))

(insn 167 166 168 17 (set (reg:SI 3 r3 [290])
        (neg:SI (reg:SI 3 r3 [289]))) integer_fft.c:130 129 {*arm_negsi2}
     (nil))

(insn 168 167 169 17 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 3 r3 [290])) integer_fft.c:130 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  18 (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 291 292

;; Pred edge  16
;; Pred edge  17 (fallthru)
(code_label 169 168 170 18 13 "" [1 uses])

(note 170 169 171 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 171 170 172 18 (set (reg:SI 2 r2 [291])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:131 625 {*arm_movsi_vfp}
     (nil))

(insn 172 171 173 18 (set (reg:SI 3 r3 [292])
        (const_int 16383 [0x3fff])) integer_fft.c:131 625 {*arm_movsi_vfp}
     (nil))

(insn 173 172 174 18 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [291])
            (reg:SI 3 r3 [292]))) integer_fft.c:131 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 174 173 175 18 (set (pc)
        (if_then_else (gt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 180)
            (pc))) integer_fft.c:131 211 {*arm_cond_branch}
     (nil)
 -> 180)
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  20
;; Succ edge  19 (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 293 294

;; Pred edge  18 (fallthru)
(note 175 174 176 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 176 175 177 19 (set (reg:SI 2 r2 [293])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:131 625 {*arm_movsi_vfp}
     (nil))

(insn 177 176 178 19 (set (reg:SI 3 r3 [294])
        (const_int 16383 [0x3fff])) integer_fft.c:131 625 {*arm_movsi_vfp}
     (nil))

(insn 178 177 179 19 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [293])
            (reg:SI 3 r3 [294]))) integer_fft.c:131 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 179 178 180 19 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 186)
            (pc))) integer_fft.c:131 211 {*arm_cond_branch}
     (nil)
 -> 186)
;; End of basic block 19 -> ( 20 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  20 (fallthru)
;; Succ edge  21

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 295

;; Pred edge  18
;; Pred edge  19 (fallthru)
(code_label 180 179 181 20 14 "" [1 uses])

(note 181 180 182 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 182 181 183 20 (set (reg:SI 3 r3 [295])
        (const_int 1 [0x1])) integer_fft.c:132 625 {*arm_movsi_vfp}
     (nil))

(insn 183 182 455 20 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [0 shift+0 S4 A32])
        (reg:SI 3 r3 [295])) integer_fft.c:132 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 455 183 456 20 (set (pc)
        (label_ref 198)) integer_fft.c:133 223 {*arm_jump}
     (nil)
 -> 198)
;; End of basic block 20 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  23 [100.0%] 

(barrier 456 455 186)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 296 297

;; Pred edge  19
(code_label 186 456 187 21 15 "" [1 uses])

(note 187 186 188 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 188 187 189 21 (set (reg:SI 3 r3 [296])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:124 625 {*arm_movsi_vfp}
     (nil))

(insn 189 188 190 21 (set (reg:SI 3 r3 [297])
        (plus:SI (reg:SI 3 r3 [296])
            (const_int 1 [0x1]))) integer_fft.c:124 4 {*arm_addsi3}
     (nil))

(insn 190 189 191 21 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [297])) integer_fft.c:124 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  22 (fallthru)

;; Start of basic block ( 21 13) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 298 299

;; Pred edge  21 (fallthru)
;; Pred edge  13 [100.0%] 
(code_label 191 190 192 22 11 "" [1 uses])

(note 192 191 194 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 194 192 195 22 (set (reg:SI 2 r2 [298])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:124 625 {*arm_movsi_vfp}
     (nil))

(insn 195 194 196 22 (set (reg:SI 3 r3 [299])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])) integer_fft.c:124 625 {*arm_movsi_vfp}
     (nil))

(insn 196 195 197 22 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [298])
            (reg:SI 3 r3 [299]))) integer_fft.c:124 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 197 196 198 22 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 193)
            (pc))) integer_fft.c:124 211 {*arm_cond_branch}
     (nil)
 -> 193)
;; End of basic block 22 -> ( 14 23)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  14
;; Succ edge  23 (fallthru)

;; Start of basic block ( 22 20) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 300

;; Pred edge  22 (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 198 197 199 23 16 "" [1 uses])

(note 199 198 200 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 23 (set (reg:SI 3 r3 [300])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [0 shift+0 S4 A32])) integer_fft.c:136 625 {*arm_movsi_vfp}
     (nil))

(insn 201 200 202 23 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [300])
            (const_int 0 [0]))) integer_fft.c:136 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 202 201 203 23 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) integer_fft.c:136 211 {*arm_cond_branch}
     (nil)
 -> 213)
;; End of basic block 23 -> ( 24 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  24 (fallthru)
;; Succ edge  26

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 301 302

;; Pred edge  23 (fallthru)
(note 203 202 204 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 204 203 205 24 (set (reg:SI 3 r3 [301])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [0 scale+0 S4 A32])) integer_fft.c:137 625 {*arm_movsi_vfp}
     (nil))

(insn 205 204 206 24 (set (reg:SI 3 r3 [302])
        (plus:SI (reg:SI 3 r3 [301])
            (const_int 1 [0x1]))) integer_fft.c:137 4 {*arm_addsi3}
     (nil))

(insn 206 205 457 24 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [0 scale+0 S4 A32])
        (reg:SI 3 r3 [302])) integer_fft.c:137 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 457 206 458 24 (set (pc)
        (label_ref 213)) 223 {*arm_jump}
     (nil)
 -> 213)
;; End of basic block 24 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  26 [100.0%] 

(barrier 458 457 209)

;; Start of basic block ( 12) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 303

;; Pred edge  12
(code_label 209 458 210 25 10 "" [1 uses])

(note 210 209 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 25 (set (reg:SI 3 r3 [303])
        (const_int 1 [0x1])) integer_fft.c:143 625 {*arm_movsi_vfp}
     (nil))

(insn 212 211 213 25 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [0 shift+0 S4 A32])
        (reg:SI 3 r3 [303])) integer_fft.c:143 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  26 (fallthru)

;; Start of basic block ( 23 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 304 305 306

;; Pred edge  23
;; Pred edge  25 (fallthru)
;; Pred edge  24 [100.0%] 
(code_label 213 212 214 26 18 "" [2 uses])

(note 214 213 215 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 216 26 (set (reg:SI 3 r3 [304])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:147 625 {*arm_movsi_vfp}
     (nil))

(insn 216 215 217 26 (set (reg:SI 3 r3 [305])
        (ashift:SI (reg:SI 3 r3 [304])
            (const_int 1 [0x1]))) integer_fft.c:147 119 {*arm_shiftsi3}
     (nil))

(insn 217 216 218 26 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -64 [0xffffffffffffffc0])) [0 istep+0 S4 A32])
        (reg:SI 3 r3 [305])) integer_fft.c:147 625 {*arm_movsi_vfp}
     (nil))

(insn 218 217 219 26 (set (reg:SI 3 r3 [306])
        (const_int 0 [0])) integer_fft.c:148 625 {*arm_movsi_vfp}
     (nil))

(insn 219 218 459 26 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 3 r3 [306])) integer_fft.c:148 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 459 219 460 26 (set (pc)
        (label_ref 413)) integer_fft.c:148 223 {*arm_jump}
     (nil)
 -> 413)
;; End of basic block 26 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  37 [100.0%] 

(barrier 460 459 415)

;; Start of basic block ( 37) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 172 173 174 175 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321

;; Pred edge  37
(code_label 415 460 222 27 25 "" [1 uses])

(note 222 415 223 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 223 222 224 27 (set (reg:SI 2 r2 [307])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:149 625 {*arm_movsi_vfp}
     (nil))

(insn 224 223 225 27 (set (reg:SI 3 r3 [308])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 k+0 S4 A32])) integer_fft.c:149 625 {*arm_movsi_vfp}
     (nil))

(insn 225 224 226 27 (set (reg:SI 3 r3 [309])
        (ashift:SI (reg:SI 2 r2 [307])
            (reg:SI 3 r3 [308]))) integer_fft.c:149 119 {*arm_shiftsi3}
     (nil))

(insn 226 225 227 27 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])
        (reg:SI 3 r3 [309])) integer_fft.c:149 625 {*arm_movsi_vfp}
     (nil))

(insn 227 226 228 27 (set (reg:SI 3 r3 [310])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:151 625 {*arm_movsi_vfp}
     (nil))

(insn 228 227 229 27 (set (reg:SI 3 r3 [orig:172 D.1541 ] [172])
        (plus:SI (reg:SI 3 r3 [310])
            (const_int 256 [0x100]))) integer_fft.c:151 4 {*arm_addsi3}
     (nil))

(insn 229 228 230 27 (set (reg/f:SI 2 r2 [311])
        (symbol_ref:SI ("Sinewave") [flags 0x2]  <var_decl 0xb6b62180 Sinewave>)) integer_fft.c:151 625 {*arm_movsi_vfp}
     (nil))

(insn 230 229 231 27 (set (reg:SI 3 r3 [312])
        (ashift:SI (reg:SI 3 r3 [orig:172 D.1541 ] [172])
            (const_int 1 [0x1]))) integer_fft.c:151 119 {*arm_shiftsi3}
     (nil))

(insn 231 230 232 27 (set (reg/f:SI 3 r3 [313])
        (plus:SI (reg/f:SI 2 r2 [311])
            (reg:SI 3 r3 [312]))) integer_fft.c:151 4 {*arm_addsi3}
     (nil))

(insn 232 231 233 27 (set (reg:HI 3 r3 [314])
        (mem/s/j:HI (reg/f:SI 3 r3 [313]) [0 Sinewave S2 A16])) integer_fft.c:151 178 {*movhi_insn_arch4}
     (nil))

(insn 233 232 234 27 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -46 [0xffffffffffffffd2])) [0 wr+0 S2 A16])
        (reg:HI 3 r3 [314])) integer_fft.c:151 178 {*movhi_insn_arch4}
     (nil))

(insn 234 233 235 27 (set (reg/f:SI 2 r2 [315])
        (symbol_ref:SI ("Sinewave") [flags 0x2]  <var_decl 0xb6b62180 Sinewave>)) integer_fft.c:152 625 {*arm_movsi_vfp}
     (nil))

(insn 235 234 236 27 (set (reg:SI 3 r3 [316])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:152 625 {*arm_movsi_vfp}
     (nil))

(insn 236 235 237 27 (set (reg:SI 3 r3 [317])
        (ashift:SI (reg:SI 3 r3 [316])
            (const_int 1 [0x1]))) integer_fft.c:152 119 {*arm_shiftsi3}
     (nil))

(insn 237 236 238 27 (set (reg/f:SI 3 r3 [318])
        (plus:SI (reg/f:SI 2 r2 [315])
            (reg:SI 3 r3 [317]))) integer_fft.c:152 4 {*arm_addsi3}
     (nil))

(insn 238 237 239 27 (set (reg:SI 3 r3 [orig:173 D.1542 ] [173])
        (zero_extend:SI (mem/s/j:HI (reg/f:SI 3 r3 [318]) [0 Sinewave S2 A16]))) integer_fft.c:152 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 239 238 240 27 (set (reg:SI 3 r3 [orig:174 D.1543 ] [174])
        (zero_extend:SI (reg:HI 3 r3 [orig:173 D.1542 ] [173]))) integer_fft.c:152 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 240 239 241 27 (set (reg:HI 3 r3 [319])
        (reg:HI 3 r3 [orig:174 D.1543 ] [174])) integer_fft.c:152 178 {*movhi_insn_arch4}
     (nil))

(insn 241 240 242 27 (set (reg:SI 3 r3 [320])
        (neg:SI (reg:SI 3 r3 [319]))) integer_fft.c:152 129 {*arm_negsi2}
     (nil))

(insn 242 241 243 27 (set (reg:SI 3 r3 [orig:175 D.1544 ] [175])
        (zero_extend:SI (reg:HI 3 r3 [320]))) integer_fft.c:152 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 243 242 244 27 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16])
        (reg:HI 3 r3 [orig:175 D.1544 ] [175])) integer_fft.c:152 178 {*movhi_insn_arch4}
     (nil))

(insn 244 243 245 27 (set (reg:SI 3 r3 [321])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -84 [0xffffffffffffffac])) [0 inverse+0 S4 A32])) integer_fft.c:153 625 {*arm_movsi_vfp}
     (nil))

(insn 245 244 246 27 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [321])
            (const_int 0 [0]))) integer_fft.c:153 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 246 245 247 27 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 253)
            (pc))) integer_fft.c:153 211 {*arm_cond_branch}
     (nil)
 -> 253)
;; End of basic block 27 -> ( 28 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  28 (fallthru)
;; Succ edge  29

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 176 177 322 323

;; Pred edge  27 (fallthru)
(note 247 246 248 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 248 247 249 28 (set (reg:SI 3 r3 [orig:176 wi.19 ] [176])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16]))) integer_fft.c:154 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 249 248 250 28 (set (reg:HI 3 r3 [322])
        (reg:HI 3 r3 [orig:176 wi.19 ] [176])) integer_fft.c:154 178 {*movhi_insn_arch4}
     (nil))

(insn 250 249 251 28 (set (reg:SI 3 r3 [323])
        (neg:SI (reg:SI 3 r3 [322]))) integer_fft.c:154 129 {*arm_negsi2}
     (nil))

(insn 251 250 252 28 (set (reg:SI 3 r3 [orig:177 D.1548 ] [177])
        (zero_extend:SI (reg:HI 3 r3 [323]))) integer_fft.c:154 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 252 251 253 28 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16])
        (reg:HI 3 r3 [orig:177 D.1548 ] [177])) integer_fft.c:154 178 {*movhi_insn_arch4}
     (nil))
;; End of basic block 28 -> ( 29)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  29 (fallthru)

;; Start of basic block ( 27 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 324

;; Pred edge  27
;; Pred edge  28 (fallthru)
(code_label 253 252 254 29 20 "" [1 uses])

(note 254 253 255 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 255 254 256 29 (set (reg:SI 3 r3 [324])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [0 shift+0 S4 A32])) integer_fft.c:155 625 {*arm_movsi_vfp}
     (nil))

(insn 256 255 257 29 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [324])
            (const_int 0 [0]))) integer_fft.c:155 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 257 256 258 29 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 265)
            (pc))) integer_fft.c:155 211 {*arm_cond_branch}
     (nil)
 -> 265)
;; End of basic block 29 -> ( 30 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  30 (fallthru)
;; Succ edge  31

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 325 326 327 328

;; Pred edge  29 (fallthru)
(note 258 257 259 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 260 30 (set (reg:SI 3 r3 [325])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -46 [0xffffffffffffffd2])) [0 wr+0 S2 A16]))) integer_fft.c:156 158 {*arm_extendhisi2_v6}
     (nil))

(insn 260 259 261 30 (set (reg:SI 3 r3 [326])
        (ashiftrt:SI (reg:SI 3 r3 [325])
            (const_int 1 [0x1]))) integer_fft.c:156 119 {*arm_shiftsi3}
     (nil))

(insn 261 260 262 30 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -46 [0xffffffffffffffd2])) [0 wr+0 S2 A16])
        (reg:HI 3 r3 [326])) integer_fft.c:156 178 {*movhi_insn_arch4}
     (nil))

(insn 262 261 263 30 (set (reg:SI 3 r3 [327])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16]))) integer_fft.c:157 158 {*arm_extendhisi2_v6}
     (nil))

(insn 263 262 264 30 (set (reg:SI 3 r3 [328])
        (ashiftrt:SI (reg:SI 3 r3 [327])
            (const_int 1 [0x1]))) integer_fft.c:157 119 {*arm_shiftsi3}
     (nil))

(insn 264 263 265 30 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16])
        (reg:HI 3 r3 [328])) integer_fft.c:157 178 {*movhi_insn_arch4}
     (nil))
;; End of basic block 30 -> ( 31)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  31 (fallthru)

;; Start of basic block ( 29 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 329

;; Pred edge  29
;; Pred edge  30 (fallthru)
(code_label 265 264 266 31 21 "" [1 uses])

(note 266 265 267 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 267 266 268 31 (set (reg:SI 3 r3 [329])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))

(insn 268 267 461 31 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [329])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 461 268 462 31 (set (pc)
        (label_ref 402)) integer_fft.c:159 223 {*arm_jump}
     (nil)
 -> 402)
;; End of basic block 31 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  35 [100.0%] 

(barrier 462 461 404)

;; Start of basic block ( 35) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355

;; Pred edge  35
(code_label 404 462 271 32 24 "" [1 uses])

(note 271 404 272 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 272 271 273 32 (set (reg:SI 2 r2 [330])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:160 625 {*arm_movsi_vfp}
     (nil))

(insn 273 272 274 32 (set (reg:SI 3 r3 [331])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:160 625 {*arm_movsi_vfp}
     (nil))

(insn 274 273 275 32 (set (reg:SI 3 r3 [332])
        (plus:SI (reg:SI 2 r2 [330])
            (reg:SI 3 r3 [331]))) integer_fft.c:160 4 {*arm_addsi3}
     (nil))

(insn 275 274 276 32 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])
        (reg:SI 3 r3 [332])) integer_fft.c:160 625 {*arm_movsi_vfp}
     (nil))

(insn 276 275 277 32 (set (reg:SI 3 r3 [orig:178 j.20 ] [178])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:161 625 {*arm_movsi_vfp}
     (nil))

(insn 277 276 278 32 (set (reg:SI 3 r3 [orig:179 D.1552 ] [179])
        (ashift:SI (reg:SI 3 r3 [orig:178 j.20 ] [178])
            (const_int 1 [0x1]))) integer_fft.c:161 119 {*arm_shiftsi3}
     (nil))

(insn 278 277 279 32 (set (reg:SI 2 r2 [333])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:161 625 {*arm_movsi_vfp}
     (nil))

(insn 279 278 280 32 (set (reg/f:SI 3 r3 [orig:180 D.1553 ] [180])
        (plus:SI (reg:SI 2 r2 [333])
            (reg:SI 3 r3 [orig:179 D.1552 ] [179]))) integer_fft.c:161 4 {*arm_addsi3}
     (nil))

(insn 280 279 281 32 (set (reg:SI 3 r3 [orig:181 D.1554 ] [181])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:180 D.1553 ] [180]) [0 *D.1553_104+0 S2 A16]))) integer_fft.c:161 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 281 280 282 32 (set (reg:SI 2 r2 [334])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -46 [0xffffffffffffffd2])) [0 wr+0 S2 A16]))) integer_fft.c:161 158 {*arm_extendhisi2_v6}
     (nil))

(insn 282 281 283 32 (set (reg:SI 3 r3 [335])
        (sign_extend:SI (reg:HI 3 r3 [orig:181 D.1554 ] [181]))) integer_fft.c:161 158 {*arm_extendhisi2_v6}
     (nil))

(insn 283 282 284 32 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [334])) integer_fft.c:161 625 {*arm_movsi_vfp}
     (nil))

(insn 284 283 285 32 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [335])) integer_fft.c:161 625 {*arm_movsi_vfp}
     (nil))

(call_insn 285 284 286 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fix_mpy") [flags 0x3]  <function_decl 0xb6b5c900 fix_mpy>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:161 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 286 285 288 32 (set (reg:SI 3 r3 [336])
        (reg:SI 0 r0)) integer_fft.c:161 625 {*arm_movsi_vfp}
     (nil))

(insn 288 286 289 32 (set (reg:SI 4 r4 [orig:183 D.1556 ] [183])
        (zero_extend:SI (reg:HI 3 r3 [orig:182 D.1555 ] [182]))) integer_fft.c:161 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 289 288 290 32 (set (reg:SI 3 r3 [orig:184 j.21 ] [184])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:162 625 {*arm_movsi_vfp}
     (nil))

(insn 290 289 291 32 (set (reg:SI 3 r3 [orig:185 D.1558 ] [185])
        (ashift:SI (reg:SI 3 r3 [orig:184 j.21 ] [184])
            (const_int 1 [0x1]))) integer_fft.c:162 119 {*arm_shiftsi3}
     (nil))

(insn 291 290 292 32 (set (reg:SI 2 r2 [337])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:162 625 {*arm_movsi_vfp}
     (nil))

(insn 292 291 293 32 (set (reg/f:SI 3 r3 [orig:186 D.1559 ] [186])
        (plus:SI (reg:SI 2 r2 [337])
            (reg:SI 3 r3 [orig:185 D.1558 ] [185]))) integer_fft.c:162 4 {*arm_addsi3}
     (nil))

(insn 293 292 294 32 (set (reg:SI 3 r3 [orig:187 D.1560 ] [187])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:186 D.1559 ] [186]) [0 *D.1559_110+0 S2 A16]))) integer_fft.c:162 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 294 293 295 32 (set (reg:SI 2 r2 [338])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16]))) integer_fft.c:162 158 {*arm_extendhisi2_v6}
     (nil))

(insn 295 294 296 32 (set (reg:SI 3 r3 [339])
        (sign_extend:SI (reg:HI 3 r3 [orig:187 D.1560 ] [187]))) integer_fft.c:162 158 {*arm_extendhisi2_v6}
     (nil))

(insn 296 295 297 32 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [338])) integer_fft.c:162 625 {*arm_movsi_vfp}
     (nil))

(insn 297 296 298 32 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [339])) integer_fft.c:162 625 {*arm_movsi_vfp}
     (nil))

(call_insn 298 297 299 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fix_mpy") [flags 0x3]  <function_decl 0xb6b5c900 fix_mpy>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:162 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 299 298 301 32 (set (reg:SI 3 r3 [340])
        (reg:SI 0 r0)) integer_fft.c:162 625 {*arm_movsi_vfp}
     (nil))

(insn 301 299 302 32 (set (reg:SI 3 r3 [orig:189 D.1562 ] [189])
        (zero_extend:SI (reg:HI 3 r3 [orig:188 D.1561 ] [188]))) integer_fft.c:161 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 302 301 303 32 (set (reg:SI 3 r3 [341])
        (minus:SI (reg:SI 4 r4 [orig:183 D.1556 ] [183])
            (reg:SI 3 r3 [orig:189 D.1562 ] [189]))) integer_fft.c:161 29 {*arm_subsi3_insn}
     (nil))

(insn 303 302 304 32 (set (reg:SI 3 r3 [orig:190 D.1563 ] [190])
        (zero_extend:SI (reg:HI 3 r3 [341]))) integer_fft.c:161 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 304 303 305 32 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -58 [0xffffffffffffffc6])) [0 tr+0 S2 A16])
        (reg:HI 3 r3 [orig:190 D.1563 ] [190])) integer_fft.c:161 178 {*movhi_insn_arch4}
     (nil))

(insn 305 304 306 32 (set (reg:SI 3 r3 [orig:191 j.22 ] [191])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:163 625 {*arm_movsi_vfp}
     (nil))

(insn 306 305 307 32 (set (reg:SI 3 r3 [orig:192 D.1565 ] [192])
        (ashift:SI (reg:SI 3 r3 [orig:191 j.22 ] [191])
            (const_int 1 [0x1]))) integer_fft.c:163 119 {*arm_shiftsi3}
     (nil))

(insn 307 306 308 32 (set (reg:SI 2 r2 [342])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:163 625 {*arm_movsi_vfp}
     (nil))

(insn 308 307 309 32 (set (reg/f:SI 3 r3 [orig:193 D.1566 ] [193])
        (plus:SI (reg:SI 2 r2 [342])
            (reg:SI 3 r3 [orig:192 D.1565 ] [192]))) integer_fft.c:163 4 {*arm_addsi3}
     (nil))

(insn 309 308 310 32 (set (reg:SI 3 r3 [orig:194 D.1567 ] [194])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:193 D.1566 ] [193]) [0 *D.1566_118+0 S2 A16]))) integer_fft.c:163 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 310 309 311 32 (set (reg:SI 2 r2 [343])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -46 [0xffffffffffffffd2])) [0 wr+0 S2 A16]))) integer_fft.c:163 158 {*arm_extendhisi2_v6}
     (nil))

(insn 311 310 312 32 (set (reg:SI 3 r3 [344])
        (sign_extend:SI (reg:HI 3 r3 [orig:194 D.1567 ] [194]))) integer_fft.c:163 158 {*arm_extendhisi2_v6}
     (nil))

(insn 312 311 313 32 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [343])) integer_fft.c:163 625 {*arm_movsi_vfp}
     (nil))

(insn 313 312 314 32 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [344])) integer_fft.c:163 625 {*arm_movsi_vfp}
     (nil))

(call_insn 314 313 315 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fix_mpy") [flags 0x3]  <function_decl 0xb6b5c900 fix_mpy>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:163 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 315 314 317 32 (set (reg:SI 3 r3 [345])
        (reg:SI 0 r0)) integer_fft.c:163 625 {*arm_movsi_vfp}
     (nil))

(insn 317 315 318 32 (set (reg:SI 4 r4 [orig:196 D.1569 ] [196])
        (zero_extend:SI (reg:HI 3 r3 [orig:195 D.1568 ] [195]))) integer_fft.c:163 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 318 317 319 32 (set (reg:SI 3 r3 [orig:197 j.23 ] [197])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:164 625 {*arm_movsi_vfp}
     (nil))

(insn 319 318 320 32 (set (reg:SI 3 r3 [orig:198 D.1571 ] [198])
        (ashift:SI (reg:SI 3 r3 [orig:197 j.23 ] [197])
            (const_int 1 [0x1]))) integer_fft.c:164 119 {*arm_shiftsi3}
     (nil))

(insn 320 319 321 32 (set (reg:SI 2 r2 [346])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:164 625 {*arm_movsi_vfp}
     (nil))

(insn 321 320 322 32 (set (reg/f:SI 3 r3 [orig:199 D.1572 ] [199])
        (plus:SI (reg:SI 2 r2 [346])
            (reg:SI 3 r3 [orig:198 D.1571 ] [198]))) integer_fft.c:164 4 {*arm_addsi3}
     (nil))

(insn 322 321 323 32 (set (reg:SI 3 r3 [orig:200 D.1573 ] [200])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:199 D.1572 ] [199]) [0 *D.1572_124+0 S2 A16]))) integer_fft.c:164 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 323 322 324 32 (set (reg:SI 2 r2 [347])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -48 [0xffffffffffffffd0])) [0 wi+0 S2 A16]))) integer_fft.c:164 158 {*arm_extendhisi2_v6}
     (nil))

(insn 324 323 325 32 (set (reg:SI 3 r3 [348])
        (sign_extend:SI (reg:HI 3 r3 [orig:200 D.1573 ] [200]))) integer_fft.c:164 158 {*arm_extendhisi2_v6}
     (nil))

(insn 325 324 326 32 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [347])) integer_fft.c:164 625 {*arm_movsi_vfp}
     (nil))

(insn 326 325 327 32 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [348])) integer_fft.c:164 625 {*arm_movsi_vfp}
     (nil))

(call_insn 327 326 328 32 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("fix_mpy") [flags 0x3]  <function_decl 0xb6b5c900 fix_mpy>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:164 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 328 327 330 32 (set (reg:SI 3 r3 [349])
        (reg:SI 0 r0)) integer_fft.c:164 625 {*arm_movsi_vfp}
     (nil))

(insn 330 328 331 32 (set (reg:SI 3 r3 [orig:202 D.1575 ] [202])
        (zero_extend:SI (reg:HI 3 r3 [orig:201 D.1574 ] [201]))) integer_fft.c:163 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 331 330 332 32 (set (reg:SI 3 r3 [350])
        (plus:SI (reg:SI 4 r4 [orig:196 D.1569 ] [196])
            (reg:SI 3 r3 [orig:202 D.1575 ] [202]))) integer_fft.c:163 4 {*arm_addsi3}
     (nil))

(insn 332 331 333 32 (set (reg:SI 3 r3 [orig:203 D.1576 ] [203])
        (zero_extend:SI (reg:HI 3 r3 [350]))) integer_fft.c:163 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 333 332 334 32 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -60 [0xffffffffffffffc4])) [0 ti+0 S2 A16])
        (reg:HI 3 r3 [orig:203 D.1576 ] [203])) integer_fft.c:163 178 {*movhi_insn_arch4}
     (nil))

(insn 334 333 335 32 (set (reg:SI 3 r3 [orig:204 i.24 ] [204])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:165 625 {*arm_movsi_vfp}
     (nil))

(insn 335 334 336 32 (set (reg:SI 3 r3 [orig:205 D.1578 ] [205])
        (ashift:SI (reg:SI 3 r3 [orig:204 i.24 ] [204])
            (const_int 1 [0x1]))) integer_fft.c:165 119 {*arm_shiftsi3}
     (nil))

(insn 336 335 337 32 (set (reg:SI 2 r2 [351])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:165 625 {*arm_movsi_vfp}
     (nil))

(insn 337 336 338 32 (set (reg/f:SI 3 r3 [orig:206 D.1579 ] [206])
        (plus:SI (reg:SI 2 r2 [351])
            (reg:SI 3 r3 [orig:205 D.1578 ] [205]))) integer_fft.c:165 4 {*arm_addsi3}
     (nil))

(insn 338 337 339 32 (set (reg:HI 3 r3 [352])
        (mem:HI (reg/f:SI 3 r3 [orig:206 D.1579 ] [206]) [0 *D.1579_132+0 S2 A16])) integer_fft.c:165 178 {*movhi_insn_arch4}
     (nil))

(insn 339 338 340 32 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -42 [0xffffffffffffffd6])) [0 qr+0 S2 A16])
        (reg:HI 3 r3 [352])) integer_fft.c:165 178 {*movhi_insn_arch4}
     (nil))

(insn 340 339 341 32 (set (reg:SI 3 r3 [orig:207 i.25 ] [207])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:166 625 {*arm_movsi_vfp}
     (nil))

(insn 341 340 342 32 (set (reg:SI 3 r3 [orig:208 D.1581 ] [208])
        (ashift:SI (reg:SI 3 r3 [orig:207 i.25 ] [207])
            (const_int 1 [0x1]))) integer_fft.c:166 119 {*arm_shiftsi3}
     (nil))

(insn 342 341 343 32 (set (reg:SI 2 r2 [353])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:166 625 {*arm_movsi_vfp}
     (nil))

(insn 343 342 344 32 (set (reg/f:SI 3 r3 [orig:209 D.1582 ] [209])
        (plus:SI (reg:SI 2 r2 [353])
            (reg:SI 3 r3 [orig:208 D.1581 ] [208]))) integer_fft.c:166 4 {*arm_addsi3}
     (nil))

(insn 344 343 345 32 (set (reg:HI 3 r3 [354])
        (mem:HI (reg/f:SI 3 r3 [orig:209 D.1582 ] [209]) [0 *D.1582_136+0 S2 A16])) integer_fft.c:166 178 {*movhi_insn_arch4}
     (nil))

(insn 345 344 346 32 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -44 [0xffffffffffffffd4])) [0 qi+0 S2 A16])
        (reg:HI 3 r3 [354])) integer_fft.c:166 178 {*movhi_insn_arch4}
     (nil))

(insn 346 345 347 32 (set (reg:SI 3 r3 [355])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -40 [0xffffffffffffffd8])) [0 shift+0 S4 A32])) integer_fft.c:167 625 {*arm_movsi_vfp}
     (nil))

(insn 347 346 348 32 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [355])
            (const_int 0 [0]))) integer_fft.c:167 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 348 347 349 32 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 356)
            (pc))) integer_fft.c:167 211 {*arm_cond_branch}
     (nil)
 -> 356)
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  33 (fallthru)
;; Succ edge  34

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 356 357 358 359

;; Pred edge  32 (fallthru)
(note 349 348 350 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 350 349 351 33 (set (reg:SI 3 r3 [356])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -42 [0xffffffffffffffd6])) [0 qr+0 S2 A16]))) integer_fft.c:168 158 {*arm_extendhisi2_v6}
     (nil))

(insn 351 350 352 33 (set (reg:SI 3 r3 [357])
        (ashiftrt:SI (reg:SI 3 r3 [356])
            (const_int 1 [0x1]))) integer_fft.c:168 119 {*arm_shiftsi3}
     (nil))

(insn 352 351 353 33 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -42 [0xffffffffffffffd6])) [0 qr+0 S2 A16])
        (reg:HI 3 r3 [357])) integer_fft.c:168 178 {*movhi_insn_arch4}
     (nil))

(insn 353 352 354 33 (set (reg:SI 3 r3 [358])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -44 [0xffffffffffffffd4])) [0 qi+0 S2 A16]))) integer_fft.c:169 158 {*arm_extendhisi2_v6}
     (nil))

(insn 354 353 355 33 (set (reg:SI 3 r3 [359])
        (ashiftrt:SI (reg:SI 3 r3 [358])
            (const_int 1 [0x1]))) integer_fft.c:169 119 {*arm_shiftsi3}
     (nil))

(insn 355 354 356 33 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -44 [0xffffffffffffffd4])) [0 qi+0 S2 A16])
        (reg:HI 3 r3 [359])) integer_fft.c:169 178 {*movhi_insn_arch4}
     (nil))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  34 (fallthru)

;; Start of basic block ( 32 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 360 361 362 363 364 365 366 367 368 369 370

;; Pred edge  32
;; Pred edge  33 (fallthru)
(code_label 356 355 357 34 23 "" [1 uses])

(note 357 356 358 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 358 357 359 34 (set (reg:SI 3 r3 [orig:210 j.26 ] [210])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:171 625 {*arm_movsi_vfp}
     (nil))

(insn 359 358 360 34 (set (reg:SI 3 r3 [orig:211 D.1586 ] [211])
        (ashift:SI (reg:SI 3 r3 [orig:210 j.26 ] [210])
            (const_int 1 [0x1]))) integer_fft.c:171 119 {*arm_shiftsi3}
     (nil))

(insn 360 359 361 34 (set (reg:SI 2 r2 [360])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:171 625 {*arm_movsi_vfp}
     (nil))

(insn 361 360 362 34 (set (reg/f:SI 3 r3 [orig:212 D.1587 ] [212])
        (plus:SI (reg:SI 2 r2 [360])
            (reg:SI 3 r3 [orig:211 D.1586 ] [211]))) integer_fft.c:171 4 {*arm_addsi3}
     (nil))

(insn 362 361 363 34 (set (reg:SI 1 r1 [orig:213 qr.27 ] [213])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -42 [0xffffffffffffffd6])) [0 qr+0 S2 A16]))) integer_fft.c:171 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 363 362 364 34 (set (reg:SI 2 r2 [orig:214 tr.28 ] [214])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -58 [0xffffffffffffffc6])) [0 tr+0 S2 A16]))) integer_fft.c:171 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 364 363 365 34 (set (reg:SI 2 r2 [361])
        (minus:SI (reg:SI 1 r1 [orig:213 qr.27 ] [213])
            (reg:SI 2 r2 [orig:214 tr.28 ] [214]))) integer_fft.c:171 29 {*arm_subsi3_insn}
     (nil))

(insn 365 364 366 34 (set (reg:SI 2 r2 [orig:215 D.1590 ] [215])
        (zero_extend:SI (reg:HI 2 r2 [361]))) integer_fft.c:171 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 366 365 367 34 (set (reg:SI 2 r2 [orig:216 D.1591 ] [216])
        (zero_extend:SI (reg:HI 2 r2 [orig:215 D.1590 ] [215]))) integer_fft.c:171 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 367 366 368 34 (set (mem:HI (reg/f:SI 3 r3 [orig:212 D.1587 ] [212]) [0 *D.1587_142+0 S2 A16])
        (reg:HI 2 r2 [orig:216 D.1591 ] [216])) integer_fft.c:171 178 {*movhi_insn_arch4}
     (nil))

(insn 368 367 369 34 (set (reg:SI 3 r3 [orig:217 j.29 ] [217])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 j+0 S4 A32])) integer_fft.c:172 625 {*arm_movsi_vfp}
     (nil))

(insn 369 368 370 34 (set (reg:SI 3 r3 [orig:218 D.1593 ] [218])
        (ashift:SI (reg:SI 3 r3 [orig:217 j.29 ] [217])
            (const_int 1 [0x1]))) integer_fft.c:172 119 {*arm_shiftsi3}
     (nil))

(insn 370 369 371 34 (set (reg:SI 2 r2 [362])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:172 625 {*arm_movsi_vfp}
     (nil))

(insn 371 370 372 34 (set (reg/f:SI 3 r3 [orig:219 D.1594 ] [219])
        (plus:SI (reg:SI 2 r2 [362])
            (reg:SI 3 r3 [orig:218 D.1593 ] [218]))) integer_fft.c:172 4 {*arm_addsi3}
     (nil))

(insn 372 371 373 34 (set (reg:SI 1 r1 [orig:220 qi.30 ] [220])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -44 [0xffffffffffffffd4])) [0 qi+0 S2 A16]))) integer_fft.c:172 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 373 372 374 34 (set (reg:SI 2 r2 [orig:221 ti.31 ] [221])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -60 [0xffffffffffffffc4])) [0 ti+0 S2 A16]))) integer_fft.c:172 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 374 373 375 34 (set (reg:SI 2 r2 [363])
        (minus:SI (reg:SI 1 r1 [orig:220 qi.30 ] [220])
            (reg:SI 2 r2 [orig:221 ti.31 ] [221]))) integer_fft.c:172 29 {*arm_subsi3_insn}
     (nil))

(insn 375 374 376 34 (set (reg:SI 2 r2 [orig:222 D.1597 ] [222])
        (zero_extend:SI (reg:HI 2 r2 [363]))) integer_fft.c:172 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 376 375 377 34 (set (reg:SI 2 r2 [orig:223 D.1598 ] [223])
        (zero_extend:SI (reg:HI 2 r2 [orig:222 D.1597 ] [222]))) integer_fft.c:172 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 377 376 378 34 (set (mem:HI (reg/f:SI 3 r3 [orig:219 D.1594 ] [219]) [0 *D.1594_149+0 S2 A16])
        (reg:HI 2 r2 [orig:223 D.1598 ] [223])) integer_fft.c:172 178 {*movhi_insn_arch4}
     (nil))

(insn 378 377 379 34 (set (reg:SI 3 r3 [orig:224 i.32 ] [224])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:173 625 {*arm_movsi_vfp}
     (nil))

(insn 379 378 380 34 (set (reg:SI 3 r3 [orig:225 D.1600 ] [225])
        (ashift:SI (reg:SI 3 r3 [orig:224 i.32 ] [224])
            (const_int 1 [0x1]))) integer_fft.c:173 119 {*arm_shiftsi3}
     (nil))

(insn 380 379 381 34 (set (reg:SI 2 r2 [364])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -72 [0xffffffffffffffb8])) [0 fr+0 S4 A32])) integer_fft.c:173 625 {*arm_movsi_vfp}
     (nil))

(insn 381 380 382 34 (set (reg/f:SI 3 r3 [orig:226 D.1601 ] [226])
        (plus:SI (reg:SI 2 r2 [364])
            (reg:SI 3 r3 [orig:225 D.1600 ] [225]))) integer_fft.c:173 4 {*arm_addsi3}
     (nil))

(insn 382 381 383 34 (set (reg:SI 1 r1 [orig:227 qr.33 ] [227])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -42 [0xffffffffffffffd6])) [0 qr+0 S2 A16]))) integer_fft.c:173 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 383 382 384 34 (set (reg:SI 2 r2 [orig:228 tr.34 ] [228])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -58 [0xffffffffffffffc6])) [0 tr+0 S2 A16]))) integer_fft.c:173 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 384 383 385 34 (set (reg:SI 2 r2 [365])
        (plus:SI (reg:SI 1 r1 [orig:227 qr.33 ] [227])
            (reg:SI 2 r2 [orig:228 tr.34 ] [228]))) integer_fft.c:173 4 {*arm_addsi3}
     (nil))

(insn 385 384 386 34 (set (reg:SI 2 r2 [orig:229 D.1604 ] [229])
        (zero_extend:SI (reg:HI 2 r2 [365]))) integer_fft.c:173 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 386 385 387 34 (set (reg:SI 2 r2 [orig:230 D.1605 ] [230])
        (zero_extend:SI (reg:HI 2 r2 [orig:229 D.1604 ] [229]))) integer_fft.c:173 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 387 386 388 34 (set (mem:HI (reg/f:SI 3 r3 [orig:226 D.1601 ] [226]) [0 *D.1601_156+0 S2 A16])
        (reg:HI 2 r2 [orig:230 D.1605 ] [230])) integer_fft.c:173 178 {*movhi_insn_arch4}
     (nil))

(insn 388 387 389 34 (set (reg:SI 3 r3 [orig:231 i.35 ] [231])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:174 625 {*arm_movsi_vfp}
     (nil))

(insn 389 388 390 34 (set (reg:SI 3 r3 [orig:232 D.1607 ] [232])
        (ashift:SI (reg:SI 3 r3 [orig:231 i.35 ] [231])
            (const_int 1 [0x1]))) integer_fft.c:174 119 {*arm_shiftsi3}
     (nil))

(insn 390 389 391 34 (set (reg:SI 2 r2 [366])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -76 [0xffffffffffffffb4])) [0 fi+0 S4 A32])) integer_fft.c:174 625 {*arm_movsi_vfp}
     (nil))

(insn 391 390 392 34 (set (reg/f:SI 3 r3 [orig:233 D.1608 ] [233])
        (plus:SI (reg:SI 2 r2 [366])
            (reg:SI 3 r3 [orig:232 D.1607 ] [232]))) integer_fft.c:174 4 {*arm_addsi3}
     (nil))

(insn 392 391 393 34 (set (reg:SI 1 r1 [orig:234 qi.36 ] [234])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -44 [0xffffffffffffffd4])) [0 qi+0 S2 A16]))) integer_fft.c:174 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 393 392 394 34 (set (reg:SI 2 r2 [orig:235 ti.37 ] [235])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -60 [0xffffffffffffffc4])) [0 ti+0 S2 A16]))) integer_fft.c:174 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 394 393 395 34 (set (reg:SI 2 r2 [367])
        (plus:SI (reg:SI 1 r1 [orig:234 qi.36 ] [234])
            (reg:SI 2 r2 [orig:235 ti.37 ] [235]))) integer_fft.c:174 4 {*arm_addsi3}
     (nil))

(insn 395 394 396 34 (set (reg:SI 2 r2 [orig:236 D.1611 ] [236])
        (zero_extend:SI (reg:HI 2 r2 [367]))) integer_fft.c:174 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 396 395 397 34 (set (reg:SI 2 r2 [orig:237 D.1612 ] [237])
        (zero_extend:SI (reg:HI 2 r2 [orig:236 D.1611 ] [236]))) integer_fft.c:174 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 397 396 398 34 (set (mem:HI (reg/f:SI 3 r3 [orig:233 D.1608 ] [233]) [0 *D.1608_163+0 S2 A16])
        (reg:HI 2 r2 [orig:237 D.1612 ] [237])) integer_fft.c:174 178 {*movhi_insn_arch4}
     (nil))

(insn 398 397 399 34 (set (reg:SI 2 r2 [368])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))

(insn 399 398 400 34 (set (reg:SI 3 r3 [369])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -64 [0xffffffffffffffc0])) [0 istep+0 S4 A32])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))

(insn 400 399 401 34 (set (reg:SI 3 r3 [370])
        (plus:SI (reg:SI 2 r2 [368])
            (reg:SI 3 r3 [369]))) integer_fft.c:159 4 {*arm_addsi3}
     (nil))

(insn 401 400 402 34 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [370])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 34 -> ( 35)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  35 (fallthru)

;; Start of basic block ( 34 31) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 371 372

;; Pred edge  34 (fallthru)
;; Pred edge  31 [100.0%] 
(code_label 402 401 403 35 22 "" [1 uses])

(note 403 402 405 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 405 403 406 35 (set (reg:SI 2 r2 [371])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 i+0 S4 A32])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))

(insn 406 405 407 35 (set (reg:SI 3 r3 [372])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])) integer_fft.c:159 625 {*arm_movsi_vfp}
     (nil))

(insn 407 406 408 35 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [371])
            (reg:SI 3 r3 [372]))) integer_fft.c:159 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 408 407 409 35 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 404)
            (pc))) integer_fft.c:159 211 {*arm_cond_branch}
     (nil)
 -> 404)
;; End of basic block 35 -> ( 32 36)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  32
;; Succ edge  36 (fallthru)

;; Start of basic block ( 35) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 373 374

;; Pred edge  35 (fallthru)
(note 409 408 410 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 410 409 411 36 (set (reg:SI 3 r3 [373])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:148 625 {*arm_movsi_vfp}
     (nil))

(insn 411 410 412 36 (set (reg:SI 3 r3 [374])
        (plus:SI (reg:SI 3 r3 [373])
            (const_int 1 [0x1]))) integer_fft.c:148 4 {*arm_addsi3}
     (nil))

(insn 412 411 413 36 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])
        (reg:SI 3 r3 [374])) integer_fft.c:148 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 36 -> ( 37)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  37 (fallthru)

;; Start of basic block ( 36 26) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 375 376

;; Pred edge  36 (fallthru)
;; Pred edge  26 [100.0%] 
(code_label 413 412 414 37 19 "" [1 uses])

(note 414 413 416 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 416 414 417 37 (set (reg:SI 2 r2 [375])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -80 [0xffffffffffffffb0])) [0 m+0 S4 A32])) integer_fft.c:148 625 {*arm_movsi_vfp}
     (nil))

(insn 417 416 418 37 (set (reg:SI 3 r3 [376])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:148 625 {*arm_movsi_vfp}
     (nil))

(insn 418 417 419 37 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [375])
            (reg:SI 3 r3 [376]))) integer_fft.c:148 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 419 418 420 37 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) integer_fft.c:148 211 {*arm_cond_branch}
     (nil)
 -> 415)
;; End of basic block 37 -> ( 27 38)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  27
;; Succ edge  38 (fallthru)

;; Start of basic block ( 37) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 377 378 379

;; Pred edge  37 (fallthru)
(note 420 419 421 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 421 420 422 38 (set (reg:SI 3 r3 [377])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 k+0 S4 A32])) integer_fft.c:177 625 {*arm_movsi_vfp}
     (nil))

(insn 422 421 423 38 (set (reg:SI 3 r3 [378])
        (plus:SI (reg:SI 3 r3 [377])
            (const_int -1 [0xffffffffffffffff]))) integer_fft.c:177 4 {*arm_addsi3}
     (nil))

(insn 423 422 424 38 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 k+0 S4 A32])
        (reg:SI 3 r3 [378])) integer_fft.c:177 625 {*arm_movsi_vfp}
     (nil))

(insn 424 423 425 38 (set (reg:SI 3 r3 [379])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -64 [0xffffffffffffffc0])) [0 istep+0 S4 A32])) integer_fft.c:178 625 {*arm_movsi_vfp}
     (nil))

(insn 425 424 426 38 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])
        (reg:SI 3 r3 [379])) integer_fft.c:178 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 38 -> ( 39)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  39 (fallthru)

;; Start of basic block ( 38 11) -> 39
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 380 381

;; Pred edge  38 (fallthru)
;; Pred edge  11 [100.0%] 
(code_label 426 425 427 39 9 "" [1 uses])

(note 427 426 429 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 429 427 430 39 (set (reg:SI 2 r2 [380])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 l+0 S4 A32])) integer_fft.c:120 625 {*arm_movsi_vfp}
     (nil))

(insn 430 429 431 39 (set (reg:SI 3 r3 [381])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -52 [0xffffffffffffffcc])) [0 n+0 S4 A32])) integer_fft.c:120 625 {*arm_movsi_vfp}
     (nil))

(insn 431 430 432 39 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [380])
            (reg:SI 3 r3 [381]))) integer_fft.c:120 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 432 431 433 39 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 428)
            (pc))) integer_fft.c:120 211 {*arm_cond_branch}
     (nil)
 -> 428)
;; End of basic block 39 -> ( 12 40)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  12
;; Succ edge  40 (fallthru)

;; Start of basic block ( 39) -> 40
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134

;; Pred edge  39 (fallthru)
(note 433 432 434 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 434 433 435 40 (set (reg:SI 3 r3 [orig:134 D.1489 ] [134])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [0 scale+0 S4 A32])) integer_fft.c:181 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 40 -> ( 41)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  41 (fallthru)

;; Start of basic block ( 40 3) -> 41
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 238

;; Pred edge  40 (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 435 434 436 41 3 "" [1 uses])

(note 436 435 441 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 441 436 444 41 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:238 <retval> ] [238])) integer_fft.c:182 625 {*arm_movsi_vfp}
     (nil))

(insn 444 441 476 41 (use (reg/i:SI 0 r0)) integer_fft.c:182 -1
     (nil))

(note 476 444 477 41 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 477 476 478 41 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:182 -1
     (nil))
;; End of basic block 41 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 478 477 470)

(note 470 478 0 NOTE_INSN_DELETED)


;; Function window (window)



window

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,5u} r1={23d,22u} r2={25d,23u} r3={27d,25u} r11={2d,47u} r12={1d} r13={3d,15u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,1u,1e} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 345{202d,142u,1e} in 98{97 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 167 168 169 170 171

;; Pred edge  ENTRY (fallthru)
(note 5 1 117 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 117 5 118 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [0 A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) integer_fft.c:187 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(insn/f 118 117 119 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) integer_fft.c:187 -1
     (nil))

(insn/f 119 118 120 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) integer_fft.c:187 -1
     (nil))

(insn 120 119 121 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:187 -1
     (nil))

(note 121 120 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 121 3 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 fr+0 S4 A32])
        (reg:SI 0 r0 [ fr ])) integer_fft.c:187 625 {*arm_movsi_vfp}
     (nil))

(insn 3 2 4 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])
        (reg:SI 1 r1 [ n ])) integer_fft.c:187 625 {*arm_movsi_vfp}
     (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) integer_fft.c:190 625 {*arm_movsi_vfp}
     (nil))

(insn 8 7 9 2 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])) integer_fft.c:190 625 {*arm_movsi_vfp}
     (nil))

(call_insn/u 9 8 10 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_idiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:190 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 11 2 (set (reg:SI 3 r3 [167])
        (reg:SI 0 r0)) integer_fft.c:190 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (div:SI (const_int 1024 [0x400])
            (mem/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -24 [0xffffffffffffffe8])) [0 n+0 S4 A32]))
        (nil)))

(insn 11 10 12 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])
        (reg:SI 3 r3 [167])) integer_fft.c:190 625 {*arm_movsi_vfp}
     (nil))

(insn 12 11 13 2 (set (reg:SI 3 r3 [168])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])) integer_fft.c:191 625 {*arm_movsi_vfp}
     (nil))

(insn 13 12 14 2 (set (reg:SI 3 r3 [169])
        (ashiftrt:SI (reg:SI 3 r3 [168])
            (const_int 1 [0x1]))) integer_fft.c:191 119 {*arm_shiftsi3}
     (nil))

(insn 14 13 15 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])
        (reg:SI 3 r3 [169])) integer_fft.c:191 625 {*arm_movsi_vfp}
     (nil))

(insn 15 14 16 2 (set (reg:SI 3 r3 [170])
        (const_int 0 [0])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 16 15 17 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [170])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 17 16 18 2 (set (reg:SI 3 r3 [171])
        (const_int 256 [0x100])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 18 17 112 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])
        (reg:SI 3 r3 [171])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 112 18 113 2 (set (pc)
        (label_ref 53)) integer_fft.c:192 223 {*arm_jump}
     (nil)
 -> 53)
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%] 

(barrier 113 112 55)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 172 173 174 175 176 177 178 179 180 181 182 183 184

;; Pred edge  4
(code_label 55 113 21 3 32 "" [1 uses])

(note 21 55 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 22 21 23 3 (set (reg:SI 3 r3 [orig:134 i.5 ] [134])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:193 625 {*arm_movsi_vfp}
     (nil))

(insn 23 22 24 3 (set (reg:SI 3 r3 [orig:135 D.1458 ] [135])
        (ashift:SI (reg:SI 3 r3 [orig:134 i.5 ] [134])
            (const_int 1 [0x1]))) integer_fft.c:193 119 {*arm_shiftsi3}
     (nil))

(insn 24 23 25 3 (set (reg:SI 2 r2 [172])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 fr+0 S4 A32])) integer_fft.c:193 625 {*arm_movsi_vfp}
     (nil))

(insn 25 24 26 3 (set (reg/f:SI 3 r3 [orig:136 D.1459 ] [136])
        (plus:SI (reg:SI 2 r2 [172])
            (reg:SI 3 r3 [orig:135 D.1458 ] [135]))) integer_fft.c:193 4 {*arm_addsi3}
     (nil))

(insn 26 25 27 3 (set (reg:SI 2 r2 [orig:137 i.6 ] [137])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:193 625 {*arm_movsi_vfp}
     (nil))

(insn 27 26 28 3 (set (reg:SI 2 r2 [orig:138 D.1461 ] [138])
        (ashift:SI (reg:SI 2 r2 [orig:137 i.6 ] [137])
            (const_int 1 [0x1]))) integer_fft.c:193 119 {*arm_shiftsi3}
     (nil))

(insn 28 27 29 3 (set (reg:SI 1 r1 [173])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 fr+0 S4 A32])) integer_fft.c:193 625 {*arm_movsi_vfp}
     (nil))

(insn 29 28 30 3 (set (reg/f:SI 2 r2 [orig:139 D.1462 ] [139])
        (plus:SI (reg:SI 1 r1 [173])
            (reg:SI 2 r2 [orig:138 D.1461 ] [138]))) integer_fft.c:193 4 {*arm_addsi3}
     (nil))

(insn 30 29 31 3 (set (reg:SI 2 r2 [orig:140 D.1463 ] [140])
        (zero_extend:SI (mem:HI (reg/f:SI 2 r2 [orig:139 D.1462 ] [139]) [0 *D.1462_16+0 S2 A16]))) integer_fft.c:193 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 31 30 32 3 (set (reg:SI 2 r2 [orig:141 D.1464 ] [141])
        (sign_extend:SI (reg:HI 2 r2 [orig:140 D.1463 ] [140]))) integer_fft.c:193 158 {*arm_extendhisi2_v6}
     (nil))

(insn 32 31 33 3 (set (reg/f:SI 0 r0 [174])
        (symbol_ref:SI ("Sinewave") [flags 0x2]  <var_decl 0xb6b62180 Sinewave>)) integer_fft.c:193 625 {*arm_movsi_vfp}
     (nil))

(insn 33 32 34 3 (set (reg:SI 1 r1 [175])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])) integer_fft.c:193 625 {*arm_movsi_vfp}
     (nil))

(insn 34 33 35 3 (set (reg:SI 1 r1 [176])
        (ashift:SI (reg:SI 1 r1 [175])
            (const_int 1 [0x1]))) integer_fft.c:193 119 {*arm_shiftsi3}
     (nil))

(insn 35 34 36 3 (set (reg/f:SI 1 r1 [177])
        (plus:SI (reg/f:SI 0 r0 [174])
            (reg:SI 1 r1 [176]))) integer_fft.c:193 4 {*arm_addsi3}
     (nil))

(insn 36 35 37 3 (set (reg:SI 1 r1 [orig:142 D.1465 ] [142])
        (zero_extend:SI (mem/s/j:HI (reg/f:SI 1 r1 [177]) [0 Sinewave S2 A16]))) integer_fft.c:193 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 37 36 38 3 (set (reg:SI 1 r1 [178])
        (sign_extend:SI (reg:HI 1 r1 [orig:142 D.1465 ] [142]))) integer_fft.c:193 158 {*arm_extendhisi2_v6}
     (nil))

(insn 38 37 39 3 (set (reg:SI 1 r1 [179])
        (ashiftrt:SI (reg:SI 1 r1 [178])
            (const_int 1 [0x1]))) integer_fft.c:193 119 {*arm_shiftsi3}
     (nil))

(insn 39 38 40 3 (set (reg:SI 1 r1 [orig:143 D.1466 ] [143])
        (zero_extend:SI (reg:HI 1 r1 [179]))) integer_fft.c:193 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 40 39 41 3 (set (reg:SI 1 r1 [orig:144 D.1467 ] [144])
        (sign_extend:SI (reg:HI 1 r1 [orig:143 D.1466 ] [143]))) integer_fft.c:193 158 {*arm_extendhisi2_v6}
     (nil))

(insn 41 40 42 3 (set (reg:SI 1 r1 [orig:145 D.1468 ] [145])
        (minus:SI (const_int 16384 [0x4000])
            (reg:SI 1 r1 [orig:144 D.1467 ] [144]))) integer_fft.c:193 29 {*arm_subsi3_insn}
     (nil))

(insn 42 41 43 3 (set (reg:SI 2 r2 [orig:146 D.1469 ] [146])
        (mult:SI (reg:SI 1 r1 [orig:145 D.1468 ] [145])
            (reg:SI 2 r2 [orig:141 D.1464 ] [141]))) integer_fft.c:193 34 {*arm_mulsi3_v6}
     (nil))

(insn 43 42 44 3 (set (reg:SI 2 r2 [orig:147 D.1470 ] [147])
        (ashiftrt:SI (reg:SI 2 r2 [orig:146 D.1469 ] [146])
            (const_int 15 [0xf]))) integer_fft.c:193 119 {*arm_shiftsi3}
     (nil))

(insn 44 43 45 3 (set (reg:SI 2 r2 [orig:148 D.1471 ] [148])
        (zero_extend:SI (reg:HI 2 r2 [orig:147 D.1470 ] [147]))) integer_fft.c:193 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 45 44 46 3 (set (mem:HI (reg/f:SI 3 r3 [orig:136 D.1459 ] [136]) [0 *D.1459_13+0 S2 A16])
        (reg:HI 2 r2 [orig:148 D.1471 ] [148])) integer_fft.c:193 178 {*movhi_insn_arch4}
     (nil))

(insn 46 45 47 3 (set (reg:SI 3 r3 [180])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 47 46 48 3 (set (reg:SI 3 r3 [181])
        (plus:SI (reg:SI 3 r3 [180])
            (const_int 1 [0x1]))) integer_fft.c:192 4 {*arm_addsi3}
     (nil))

(insn 48 47 49 3 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [181])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 49 48 50 3 (set (reg:SI 2 r2 [182])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 50 49 51 3 (set (reg:SI 3 r3 [183])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 51 50 52 3 (set (reg:SI 3 r3 [184])
        (plus:SI (reg:SI 2 r2 [182])
            (reg:SI 3 r3 [183]))) integer_fft.c:192 4 {*arm_addsi3}
     (nil))

(insn 52 51 53 3 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])
        (reg:SI 3 r3 [184])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 185 186

;; Pred edge  3 (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 53 52 54 4 31 "" [1 uses])

(note 54 53 56 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 57 4 (set (reg:SI 2 r2 [185])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 57 56 58 4 (set (reg:SI 3 r3 [186])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])) integer_fft.c:192 625 {*arm_movsi_vfp}
     (nil))

(insn 58 57 59 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [185])
            (reg:SI 3 r3 [186]))) integer_fft.c:192 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 59 58 60 4 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) integer_fft.c:192 211 {*arm_cond_branch}
     (nil)
 -> 55)
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3
;; Succ edge  5 (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 187 188 189 190 191

;; Pred edge  4 (fallthru)
(note 60 59 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 5 (set (reg:SI 3 r3 [187])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])) integer_fft.c:194 625 {*arm_movsi_vfp}
     (nil))

(insn 62 61 63 5 (set (reg:SI 3 r3 [188])
        (ashift:SI (reg:SI 3 r3 [187])
            (const_int 1 [0x1]))) integer_fft.c:194 119 {*arm_shiftsi3}
     (nil))

(insn 63 62 64 5 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])
        (reg:SI 3 r3 [188])) integer_fft.c:194 625 {*arm_movsi_vfp}
     (nil))

(insn 64 63 65 5 (set (reg:SI 2 r2 [189])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 65 64 66 5 (set (reg:SI 3 r3 [190])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 66 65 67 5 (set (reg:SI 3 r3 [191])
        (minus:SI (reg:SI 2 r2 [189])
            (reg:SI 3 r3 [190]))) integer_fft.c:195 29 {*arm_subsi3_insn}
     (nil))

(insn 67 66 114 5 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])
        (reg:SI 3 r3 [191])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 114 67 115 5 (set (pc)
        (label_ref 102)) integer_fft.c:195 223 {*arm_jump}
     (nil)
 -> 102)
;; End of basic block 5 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  7 [100.0%] 

(barrier 115 114 104)

;; Start of basic block ( 7) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 192 193 194 195 196 197 198 199 200 201 202 203 204

;; Pred edge  7
(code_label 104 115 70 6 34 "" [1 uses])

(note 70 104 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 6 (set (reg:SI 3 r3 [orig:149 i.7 ] [149])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:196 625 {*arm_movsi_vfp}
     (nil))

(insn 72 71 73 6 (set (reg:SI 3 r3 [orig:150 D.1473 ] [150])
        (ashift:SI (reg:SI 3 r3 [orig:149 i.7 ] [149])
            (const_int 1 [0x1]))) integer_fft.c:196 119 {*arm_shiftsi3}
     (nil))

(insn 73 72 74 6 (set (reg:SI 2 r2 [192])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 fr+0 S4 A32])) integer_fft.c:196 625 {*arm_movsi_vfp}
     (nil))

(insn 74 73 75 6 (set (reg/f:SI 3 r3 [orig:151 D.1474 ] [151])
        (plus:SI (reg:SI 2 r2 [192])
            (reg:SI 3 r3 [orig:150 D.1473 ] [150]))) integer_fft.c:196 4 {*arm_addsi3}
     (nil))

(insn 75 74 76 6 (set (reg:SI 2 r2 [orig:152 i.8 ] [152])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:196 625 {*arm_movsi_vfp}
     (nil))

(insn 76 75 77 6 (set (reg:SI 2 r2 [orig:153 D.1476 ] [153])
        (ashift:SI (reg:SI 2 r2 [orig:152 i.8 ] [152])
            (const_int 1 [0x1]))) integer_fft.c:196 119 {*arm_shiftsi3}
     (nil))

(insn 77 76 78 6 (set (reg:SI 1 r1 [193])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 fr+0 S4 A32])) integer_fft.c:196 625 {*arm_movsi_vfp}
     (nil))

(insn 78 77 79 6 (set (reg/f:SI 2 r2 [orig:154 D.1477 ] [154])
        (plus:SI (reg:SI 1 r1 [193])
            (reg:SI 2 r2 [orig:153 D.1476 ] [153]))) integer_fft.c:196 4 {*arm_addsi3}
     (nil))

(insn 79 78 80 6 (set (reg:SI 2 r2 [orig:155 D.1478 ] [155])
        (zero_extend:SI (mem:HI (reg/f:SI 2 r2 [orig:154 D.1477 ] [154]) [0 *D.1477_35+0 S2 A16]))) integer_fft.c:196 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 80 79 81 6 (set (reg:SI 2 r2 [orig:156 D.1479 ] [156])
        (sign_extend:SI (reg:HI 2 r2 [orig:155 D.1478 ] [155]))) integer_fft.c:196 158 {*arm_extendhisi2_v6}
     (nil))

(insn 81 80 82 6 (set (reg/f:SI 0 r0 [194])
        (symbol_ref:SI ("Sinewave") [flags 0x2]  <var_decl 0xb6b62180 Sinewave>)) integer_fft.c:196 625 {*arm_movsi_vfp}
     (nil))

(insn 82 81 83 6 (set (reg:SI 1 r1 [195])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])) integer_fft.c:196 625 {*arm_movsi_vfp}
     (nil))

(insn 83 82 84 6 (set (reg:SI 1 r1 [196])
        (ashift:SI (reg:SI 1 r1 [195])
            (const_int 1 [0x1]))) integer_fft.c:196 119 {*arm_shiftsi3}
     (nil))

(insn 84 83 85 6 (set (reg/f:SI 1 r1 [197])
        (plus:SI (reg/f:SI 0 r0 [194])
            (reg:SI 1 r1 [196]))) integer_fft.c:196 4 {*arm_addsi3}
     (nil))

(insn 85 84 86 6 (set (reg:SI 1 r1 [orig:157 D.1480 ] [157])
        (zero_extend:SI (mem/s/j:HI (reg/f:SI 1 r1 [197]) [0 Sinewave S2 A16]))) integer_fft.c:196 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 86 85 87 6 (set (reg:SI 1 r1 [198])
        (sign_extend:SI (reg:HI 1 r1 [orig:157 D.1480 ] [157]))) integer_fft.c:196 158 {*arm_extendhisi2_v6}
     (nil))

(insn 87 86 88 6 (set (reg:SI 1 r1 [199])
        (ashiftrt:SI (reg:SI 1 r1 [198])
            (const_int 1 [0x1]))) integer_fft.c:196 119 {*arm_shiftsi3}
     (nil))

(insn 88 87 89 6 (set (reg:SI 1 r1 [orig:158 D.1481 ] [158])
        (zero_extend:SI (reg:HI 1 r1 [199]))) integer_fft.c:196 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 89 88 90 6 (set (reg:SI 1 r1 [orig:159 D.1482 ] [159])
        (sign_extend:SI (reg:HI 1 r1 [orig:158 D.1481 ] [158]))) integer_fft.c:196 158 {*arm_extendhisi2_v6}
     (nil))

(insn 90 89 91 6 (set (reg:SI 1 r1 [orig:160 D.1483 ] [160])
        (minus:SI (const_int 16384 [0x4000])
            (reg:SI 1 r1 [orig:159 D.1482 ] [159]))) integer_fft.c:196 29 {*arm_subsi3_insn}
     (nil))

(insn 91 90 92 6 (set (reg:SI 2 r2 [orig:161 D.1484 ] [161])
        (mult:SI (reg:SI 1 r1 [orig:160 D.1483 ] [160])
            (reg:SI 2 r2 [orig:156 D.1479 ] [156]))) integer_fft.c:196 34 {*arm_mulsi3_v6}
     (nil))

(insn 92 91 93 6 (set (reg:SI 2 r2 [orig:162 D.1485 ] [162])
        (ashiftrt:SI (reg:SI 2 r2 [orig:161 D.1484 ] [161])
            (const_int 15 [0xf]))) integer_fft.c:196 119 {*arm_shiftsi3}
     (nil))

(insn 93 92 94 6 (set (reg:SI 2 r2 [orig:163 D.1486 ] [163])
        (zero_extend:SI (reg:HI 2 r2 [orig:162 D.1485 ] [162]))) integer_fft.c:196 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 94 93 95 6 (set (mem:HI (reg/f:SI 3 r3 [orig:151 D.1474 ] [151]) [0 *D.1474_32+0 S2 A16])
        (reg:HI 2 r2 [orig:163 D.1486 ] [163])) integer_fft.c:196 178 {*movhi_insn_arch4}
     (nil))

(insn 95 94 96 6 (set (reg:SI 3 r3 [200])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 96 95 97 6 (set (reg:SI 3 r3 [201])
        (plus:SI (reg:SI 3 r3 [200])
            (const_int 1 [0x1]))) integer_fft.c:195 4 {*arm_addsi3}
     (nil))

(insn 97 96 98 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [201])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 98 97 99 6 (set (reg:SI 2 r2 [202])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 99 98 100 6 (set (reg:SI 3 r3 [203])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 j+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 100 99 101 6 (set (reg:SI 3 r3 [204])
        (minus:SI (reg:SI 2 r2 [202])
            (reg:SI 3 r3 [203]))) integer_fft.c:195 29 {*arm_subsi3_insn}
     (nil))

(insn 101 100 102 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 k+0 S4 A32])
        (reg:SI 3 r3 [204])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  7 (fallthru)

;; Start of basic block ( 6 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 205 206

;; Pred edge  6 (fallthru)
;; Pred edge  5 [100.0%] 
(code_label 102 101 103 7 33 "" [1 uses])

(note 103 102 105 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 7 (set (reg:SI 2 r2 [205])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 106 105 107 7 (set (reg:SI 3 r3 [206])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 n+0 S4 A32])) integer_fft.c:195 625 {*arm_movsi_vfp}
     (nil))

(insn 107 106 108 7 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [205])
            (reg:SI 3 r3 [206]))) integer_fft.c:195 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 108 107 111 7 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 104)
            (pc))) integer_fft.c:195 211 {*arm_cond_branch}
     (nil)
 -> 104)
;; End of basic block 7 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6
;; Succ edge  8 (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	

;; Pred edge  7 (fallthru)
(note 111 108 122 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 122 111 123 8 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 123 122 124 8 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:197 -1
     (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 124 123 116)

(note 116 124 0 NOTE_INSN_DELETED)


;; Function fix_loud (fix_loud)



fix_loud

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 4 [r4] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 11[fp] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,3u} r1={4d,3u} r2={14d,14u,1e} r3={38d,37u} r4={2d,3u} r11={2d,38u} r12={1d} r13={3d,16u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={4d,3u} r25={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 305{184d,120u,1e} in 76{75 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 160 161

;; Pred edge  ENTRY (fallthru)
(note 7 1 94 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 94 7 95 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -12 [0xfffffffffffffff4]))) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg/f:SI 11 fp))
            (use (reg:SI 14 lr))
        ]) integer_fft.c:207 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -12 [0xfffffffffffffff4])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(insn/f 95 94 96 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) integer_fft.c:207 -1
     (nil))

(insn/f 96 95 97 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -28 [0xffffffffffffffe4]))) integer_fft.c:207 -1
     (nil))

(insn 97 96 98 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:207 -1
     (nil))

(note 98 97 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 98 3 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 loud+0 S4 A32])
        (reg:SI 0 r0 [ loud ])) integer_fft.c:207 625 {*arm_movsi_vfp}
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 fr+0 S4 A32])
        (reg:SI 1 r1 [ fr ])) integer_fft.c:207 625 {*arm_movsi_vfp}
     (nil))

(insn 4 3 5 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 fi+0 S4 A32])
        (reg:SI 2 r2 [ fi ])) integer_fft.c:207 625 {*arm_movsi_vfp}
     (nil))

(insn 5 4 6 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [0 n+0 S4 A32])
        (reg:SI 3 r3 [ n ])) integer_fft.c:207 625 {*arm_movsi_vfp}
     (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 (set (reg:SI 3 r3 [160])
        (const_int 0 [0])) integer_fft.c:210 625 {*arm_movsi_vfp}
     (nil))

(insn 10 9 11 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 max+0 S4 A32])
        (reg:SI 3 r3 [160])) integer_fft.c:210 625 {*arm_movsi_vfp}
     (nil))

(insn 11 10 12 2 (set (reg:SI 3 r3 [161])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int 4 [0x4])) [0 scale_shift+0 S4 A32])) integer_fft.c:211 625 {*arm_movsi_vfp}
     (nil))

(insn 12 11 13 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [161])
            (const_int 0 [0]))) integer_fft.c:211 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) integer_fft.c:211 211 {*arm_cond_branch}
     (nil)
 -> 17)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3 (fallthru)
;; Succ edge  4

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 162

;; Pred edge  2 (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 (set (reg:SI 3 r3 [162])
        (const_int 10 [0xa])) integer_fft.c:212 625 {*arm_movsi_vfp}
     (nil))

(insn 16 15 17 3 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 max+0 S4 A32])
        (reg:SI 3 r3 [162])) integer_fft.c:212 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134 163 164 165 166

;; Pred edge  2
;; Pred edge  3 (fallthru)
(code_label 17 16 18 4 38 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 (set (reg:SI 3 r3 [163])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int 4 [0x4])) [0 scale_shift+0 S4 A32])) integer_fft.c:213 625 {*arm_movsi_vfp}
     (nil))

(insn 20 19 21 4 (set (reg:SI 2 r2 [orig:134 D.1429 ] [134])
        (plus:SI (reg:SI 3 r3 [163])
            (const_int 1 [0x1]))) integer_fft.c:213 4 {*arm_addsi3}
     (nil))

(insn 21 20 22 4 (set (reg:SI 3 r3 [164])
        (reg:SI 2 r2 [orig:134 D.1429 ] [134])) integer_fft.c:213 625 {*arm_movsi_vfp}
     (nil))

(insn 22 21 23 4 (set (reg:SI 3 r3 [164])
        (ashift:SI (reg:SI 3 r3 [164])
            (const_int 1 [0x1]))) integer_fft.c:213 119 {*arm_shiftsi3}
     (nil))

(insn 23 22 24 4 (set (reg:SI 3 r3 [164])
        (plus:SI (reg:SI 3 r3 [164])
            (reg:SI 2 r2 [orig:134 D.1429 ] [134]))) integer_fft.c:213 4 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [orig:134 D.1429 ] [134])
            (const_int 3 [0x3]))
        (nil)))

(insn 24 23 26 4 (set (reg:SI 3 r3 [165])
        (ashift:SI (reg:SI 3 r3 [164])
            (const_int 1 [0x1]))) integer_fft.c:213 119 {*arm_shiftsi3}
     (nil))

(insn 26 24 27 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int 4 [0x4])) [0 scale_shift+0 S4 A32])
        (reg:SI 3 r3 [164])) integer_fft.c:213 625 {*arm_movsi_vfp}
     (nil))

(insn 27 26 28 4 (set (reg:SI 3 r3 [166])
        (const_int 0 [0])) integer_fft.c:215 625 {*arm_movsi_vfp}
     (nil))

(insn 28 27 91 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [166])) integer_fft.c:215 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 91 28 92 4 (set (pc)
        (label_ref 81)) integer_fft.c:215 223 {*arm_jump}
     (nil)
 -> 81)
;; End of basic block 4 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  8 [100.0%] 

(barrier 92 91 83)

;; Start of basic block ( 8) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 167 168 169 170 171 172 173 174 175

;; Pred edge  8
(code_label 83 92 31 5 41 "" [1 uses])

(note 31 83 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 (set (reg:SI 3 r3 [orig:135 i.0 ] [135])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 33 32 34 5 (set (reg:SI 3 r3 [orig:136 D.1431 ] [136])
        (ashift:SI (reg:SI 3 r3 [orig:135 i.0 ] [135])
            (const_int 1 [0x1]))) integer_fft.c:216 119 {*arm_shiftsi3}
     (nil))

(insn 34 33 35 5 (set (reg:SI 2 r2 [167])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 loud+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 35 34 36 5 (set (reg/f:SI 4 r4 [orig:137 D.1432 ] [137])
        (plus:SI (reg:SI 2 r2 [167])
            (reg:SI 3 r3 [orig:136 D.1431 ] [136]))) integer_fft.c:216 4 {*arm_addsi3}
     (nil))

(insn 36 35 37 5 (set (reg:SI 3 r3 [orig:138 i.1 ] [138])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 37 36 38 5 (set (reg:SI 3 r3 [orig:139 D.1434 ] [139])
        (ashift:SI (reg:SI 3 r3 [orig:138 i.1 ] [138])
            (const_int 1 [0x1]))) integer_fft.c:216 119 {*arm_shiftsi3}
     (nil))

(insn 38 37 39 5 (set (reg:SI 2 r2 [168])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 fr+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 39 38 40 5 (set (reg/f:SI 3 r3 [orig:140 D.1435 ] [140])
        (plus:SI (reg:SI 2 r2 [168])
            (reg:SI 3 r3 [orig:139 D.1434 ] [139]))) integer_fft.c:216 4 {*arm_addsi3}
     (nil))

(insn 40 39 41 5 (set (reg:SI 2 r2 [orig:141 D.1436 ] [141])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:140 D.1435 ] [140]) [0 *D.1435_17+0 S2 A16]))) integer_fft.c:216 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 41 40 42 5 (set (reg:SI 3 r3 [orig:142 i.2 ] [142])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 42 41 43 5 (set (reg:SI 3 r3 [orig:143 D.1438 ] [143])
        (ashift:SI (reg:SI 3 r3 [orig:142 i.2 ] [142])
            (const_int 1 [0x1]))) integer_fft.c:216 119 {*arm_shiftsi3}
     (nil))

(insn 43 42 44 5 (set (reg:SI 1 r1 [169])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 fi+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 44 43 45 5 (set (reg/f:SI 3 r3 [orig:144 D.1439 ] [144])
        (plus:SI (reg:SI 1 r1 [169])
            (reg:SI 3 r3 [orig:143 D.1438 ] [143]))) integer_fft.c:216 4 {*arm_addsi3}
     (nil))

(insn 45 44 46 5 (set (reg:SI 3 r3 [orig:145 D.1440 ] [145])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:144 D.1439 ] [144]) [0 *D.1439_22+0 S2 A16]))) integer_fft.c:216 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 46 45 47 5 (set (reg:SI 2 r2 [170])
        (sign_extend:SI (reg:HI 2 r2 [orig:141 D.1436 ] [141]))) integer_fft.c:216 158 {*arm_extendhisi2_v6}
     (nil))

(insn 47 46 48 5 (set (reg:SI 3 r3 [171])
        (sign_extend:SI (reg:HI 3 r3 [orig:145 D.1440 ] [145]))) integer_fft.c:216 158 {*arm_extendhisi2_v6}
     (nil))

(insn 48 47 49 5 (set (reg:SI 0 r0)
        (reg:SI 2 r2 [170])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 49 48 50 5 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [171])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(call_insn 50 49 51 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("db_from_ampl") [flags 0x3]  <function_decl 0xb6b5c880 db_from_ampl>) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:216 236 {*call_value_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 51 50 52 5 (set (reg:SI 3 r3 [orig:146 D.1441 ] [146])
        (reg:SI 0 r0)) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 52 51 53 5 (set (reg:SI 2 r2 [orig:147 D.1442 ] [147])
        (zero_extend:SI (reg:HI 3 r3 [orig:146 D.1441 ] [146]))) integer_fft.c:216 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 53 52 54 5 (set (reg:SI 3 r3 [172])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int 4 [0x4])) [0 scale_shift+0 S4 A32])) integer_fft.c:216 625 {*arm_movsi_vfp}
     (nil))

(insn 54 53 55 5 (set (reg:SI 3 r3 [orig:148 D.1443 ] [148])
        (zero_extend:SI (reg:HI 3 r3 [172]))) integer_fft.c:216 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 55 54 56 5 (set (reg:SI 3 r3 [173])
        (plus:SI (reg:SI 2 r2 [orig:147 D.1442 ] [147])
            (reg:SI 3 r3 [orig:148 D.1443 ] [148]))) integer_fft.c:216 4 {*arm_addsi3}
     (nil))

(insn 56 55 57 5 (set (reg:SI 3 r3 [orig:149 D.1444 ] [149])
        (zero_extend:SI (reg:HI 3 r3 [173]))) integer_fft.c:216 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 57 56 58 5 (set (reg:SI 3 r3 [orig:150 D.1445 ] [150])
        (zero_extend:SI (reg:HI 3 r3 [orig:149 D.1444 ] [149]))) integer_fft.c:216 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 58 57 59 5 (set (mem:HI (reg/f:SI 4 r4 [orig:137 D.1432 ] [137]) [0 *D.1432_13+0 S2 A16])
        (reg:HI 3 r3 [orig:150 D.1445 ] [150])) integer_fft.c:216 178 {*movhi_insn_arch4}
     (nil))

(insn 59 58 60 5 (set (reg:SI 3 r3 [orig:151 i.3 ] [151])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:217 625 {*arm_movsi_vfp}
     (nil))

(insn 60 59 61 5 (set (reg:SI 3 r3 [orig:152 D.1447 ] [152])
        (ashift:SI (reg:SI 3 r3 [orig:151 i.3 ] [151])
            (const_int 1 [0x1]))) integer_fft.c:217 119 {*arm_shiftsi3}
     (nil))

(insn 61 60 62 5 (set (reg:SI 2 r2 [174])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 loud+0 S4 A32])) integer_fft.c:217 625 {*arm_movsi_vfp}
     (nil))

(insn 62 61 63 5 (set (reg/f:SI 3 r3 [orig:153 D.1448 ] [153])
        (plus:SI (reg:SI 2 r2 [174])
            (reg:SI 3 r3 [orig:152 D.1447 ] [152]))) integer_fft.c:217 4 {*arm_addsi3}
     (nil))

(insn 63 62 64 5 (set (reg:SI 3 r3 [orig:154 D.1449 ] [154])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [orig:153 D.1448 ] [153]) [0 *D.1448_31+0 S2 A16]))) integer_fft.c:217 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 64 63 65 5 (set (reg:SI 2 r2 [orig:155 D.1450 ] [155])
        (sign_extend:SI (reg:HI 3 r3 [orig:154 D.1449 ] [154]))) integer_fft.c:217 158 {*arm_extendhisi2_v6}
     (nil))

(insn 65 64 66 5 (set (reg:SI 3 r3 [175])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 max+0 S4 A32])) integer_fft.c:217 625 {*arm_movsi_vfp}
     (nil))

(insn 66 65 67 5 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:155 D.1450 ] [155])
            (reg:SI 3 r3 [175]))) integer_fft.c:217 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 67 66 68 5 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) integer_fft.c:217 211 {*arm_cond_branch}
     (nil)
 -> 76)
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 (fallthru)
;; Succ edge  7

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 156 157 158 159 176 177

;; Pred edge  5 (fallthru)
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 6 (set (reg:SI 3 r3 [orig:156 i.4 ] [156])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:218 625 {*arm_movsi_vfp}
     (nil))

(insn 70 69 71 6 (set (reg:SI 3 r3 [orig:157 D.1454 ] [157])
        (ashift:SI (reg:SI 3 r3 [orig:156 i.4 ] [156])
            (const_int 1 [0x1]))) integer_fft.c:218 119 {*arm_shiftsi3}
     (nil))

(insn 71 70 72 6 (set (reg:SI 2 r2 [176])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 loud+0 S4 A32])) integer_fft.c:218 625 {*arm_movsi_vfp}
     (nil))

(insn 72 71 73 6 (set (reg/f:SI 3 r3 [orig:158 D.1455 ] [158])
        (plus:SI (reg:SI 2 r2 [176])
            (reg:SI 3 r3 [orig:157 D.1454 ] [157]))) integer_fft.c:218 4 {*arm_addsi3}
     (nil))

(insn 73 72 74 6 (set (reg:SI 2 r2 [177])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 max+0 S4 A32])) integer_fft.c:218 625 {*arm_movsi_vfp}
     (nil))

(insn 74 73 75 6 (set (reg:SI 2 r2 [orig:159 D.1456 ] [159])
        (zero_extend:SI (reg:HI 2 r2 [177]))) integer_fft.c:218 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 75 74 76 6 (set (mem:HI (reg/f:SI 3 r3 [orig:158 D.1455 ] [158]) [0 *D.1455_36+0 S2 A16])
        (reg:HI 2 r2 [orig:159 D.1456 ] [159])) integer_fft.c:218 178 {*movhi_insn_arch4}
     (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  7 (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 178 179

;; Pred edge  5
;; Pred edge  6 (fallthru)
(code_label 76 75 77 7 40 "" [1 uses])

(note 77 76 78 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 7 (set (reg:SI 3 r3 [178])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:215 625 {*arm_movsi_vfp}
     (nil))

(insn 79 78 80 7 (set (reg:SI 3 r3 [179])
        (plus:SI (reg:SI 3 r3 [178])
            (const_int 1 [0x1]))) integer_fft.c:215 4 {*arm_addsi3}
     (nil))

(insn 80 79 81 7 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [179])) integer_fft.c:215 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  8 (fallthru)

;; Start of basic block ( 7 4) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 180 181

;; Pred edge  7 (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 81 80 82 8 39 "" [1 uses])

(note 82 81 84 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 84 82 85 8 (set (reg:SI 2 r2 [180])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 i+0 S4 A32])) integer_fft.c:215 625 {*arm_movsi_vfp}
     (nil))

(insn 85 84 86 8 (set (reg:SI 3 r3 [181])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -36 [0xffffffffffffffdc])) [0 n+0 S4 A32])) integer_fft.c:215 625 {*arm_movsi_vfp}
     (nil))

(insn 86 85 87 8 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [180])
            (reg:SI 3 r3 [181]))) integer_fft.c:215 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 87 86 90 8 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) integer_fft.c:215 211 {*arm_cond_branch}
     (nil)
 -> 83)
;; End of basic block 8 -> ( 5 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5
;; Succ edge  9 (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	

;; Pred edge  8 (fallthru)
(note 90 87 99 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 99 90 100 9 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 100 99 101 9 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:220 -1
     (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 101 100 93)

(note 93 101 0 NOTE_INSN_DELETED)


;; Function db_from_ampl (db_from_ampl)



db_from_ampl

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 11[fp] 24[cc]
;;  ref usage 	r0={2d,3u} r1={8d,8u} r2={18d,17u} r3={39d,39u,1e} r11={2d,40u} r13={3d,18u} r14={1d,1u} r24={4d,4u} r25={1d,1u} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} 
;;    total ref usage 226{94d,131u,1e} in 92{92 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 158 159 160

;; Pred edge  ENTRY (fallthru)
(note 7 1 129 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 129 7 130 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [0 A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] 2))
        ]) integer_fft.c:226 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))

(insn/f 130 129 131 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) integer_fft.c:226 -1
     (nil))

(insn/f 131 130 132 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) integer_fft.c:226 -1
     (nil))

(insn 132 131 133 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:226 -1
     (nil))

(note 133 132 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 133 4 2 (set (reg:SI 2 r2 [158])
        (reg:SI 0 r0 [ re ])) integer_fft.c:226 625 {*arm_movsi_vfp}
     (nil))

(insn 4 2 3 2 (set (reg:SI 3 r3 [159])
        (reg:SI 1 r1 [ im ])) integer_fft.c:226 625 {*arm_movsi_vfp}
     (nil))

(insn 3 4 5 2 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -14 [0xfffffffffffffff2])) [0 re+0 S2 A16])
        (reg:HI 2 r2 [158])) integer_fft.c:226 178 {*movhi_insn_arch4}
     (nil))

(insn 5 3 6 2 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 im+0 S2 A16])
        (reg:HI 3 r3 [159])) integer_fft.c:226 178 {*movhi_insn_arch4}
     (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 (set (reg/f:SI 3 r3 [160])
        (symbol_ref:SI ("loud2.1340") [flags 0x2]  <var_decl 0xb6b71180 loud2>)) integer_fft.c:231 625 {*arm_movsi_vfp}
     (nil))

(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:134 D.1399 ] [134])
        (mem/s/j/c:SI (reg/f:SI 3 r3 [160]) [0 loud2+0 S4 A32])) integer_fft.c:231 625 {*arm_movsi_vfp}
     (nil))

(insn 11 10 12 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:134 D.1399 ] [134])
            (const_int 0 [0]))) integer_fft.c:231 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) integer_fft.c:231 211 {*arm_cond_branch}
     (nil)
 -> 69)
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3 (fallthru)
;; Succ edge  6

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 161 162 163 164

;; Pred edge  2 (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 3 (set (reg/f:SI 3 r3 [161])
        (symbol_ref:SI ("Loudampl") [flags 0x2]  <var_decl 0xb6b622a0 Loudampl>)) integer_fft.c:232 625 {*arm_movsi_vfp}
     (nil))

(insn 15 14 16 3 (set (reg:SI 3 r3 [orig:135 D.1402 ] [135])
        (zero_extend:SI (mem/s/j/c:HI (reg/f:SI 3 r3 [161]) [0 Loudampl+0 S2 A32]))) integer_fft.c:232 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 16 15 17 3 (set (reg:SI 3 r3 [orig:136 D.1403 ] [136])
        (sign_extend:SI (reg:HI 3 r3 [orig:135 D.1402 ] [135]))) integer_fft.c:232 158 {*arm_extendhisi2_v6}
     (nil))

(insn 17 16 18 3 (set (reg/f:SI 2 r2 [162])
        (symbol_ref:SI ("Loudampl") [flags 0x2]  <var_decl 0xb6b622a0 Loudampl>)) integer_fft.c:232 625 {*arm_movsi_vfp}
     (nil))

(insn 18 17 19 3 (set (reg:SI 2 r2 [orig:137 D.1404 ] [137])
        (zero_extend:SI (mem/s/j/c:HI (reg/f:SI 2 r2 [162]) [0 Loudampl+0 S2 A32]))) integer_fft.c:232 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 19 18 20 3 (set (reg:SI 2 r2 [orig:138 D.1405 ] [138])
        (sign_extend:SI (reg:HI 2 r2 [orig:137 D.1404 ] [137]))) integer_fft.c:232 158 {*arm_extendhisi2_v6}
     (nil))

(insn 20 19 21 3 (set (reg:SI 2 r2 [orig:139 D.1406 ] [139])
        (mult:SI (reg:SI 2 r2 [orig:138 D.1405 ] [138])
            (reg:SI 3 r3 [orig:136 D.1403 ] [136]))) integer_fft.c:232 34 {*arm_mulsi3_v6}
     (nil))

(insn 21 20 22 3 (set (reg/f:SI 3 r3 [163])
        (symbol_ref:SI ("loud2.1340") [flags 0x2]  <var_decl 0xb6b71180 loud2>)) integer_fft.c:232 625 {*arm_movsi_vfp}
     (nil))

(insn 22 21 23 3 (set (mem/s/j/c:SI (reg/f:SI 3 r3 [163]) [0 loud2+0 S4 A32])
        (reg:SI 2 r2 [orig:139 D.1406 ] [139])) integer_fft.c:232 625 {*arm_movsi_vfp}
     (nil))

(insn 23 22 24 3 (set (reg:SI 3 r3 [164])
        (const_int 1 [0x1])) integer_fft.c:233 625 {*arm_movsi_vfp}
     (nil))

(insn 24 23 118 3 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [164])) integer_fft.c:233 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 118 24 119 3 (set (pc)
        (label_ref 63)) integer_fft.c:233 223 {*arm_jump}
     (nil)
 -> 63)
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [100.0%] 

(barrier 119 118 65)

;; Start of basic block ( 5) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140 141 142 143 144 145 146 147 148 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186

;; Pred edge  5
(code_label 65 119 27 4 45 "" [1 uses])

(note 27 65 28 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 4 (set (reg/f:SI 2 r2 [165])
        (symbol_ref:SI ("Loudampl") [flags 0x2]  <var_decl 0xb6b622a0 Loudampl>)) integer_fft.c:234 625 {*arm_movsi_vfp}
     (nil))

(insn 29 28 30 4 (set (reg:SI 3 r3 [166])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:234 625 {*arm_movsi_vfp}
     (nil))

(insn 30 29 31 4 (set (reg:SI 3 r3 [167])
        (ashift:SI (reg:SI 3 r3 [166])
            (const_int 1 [0x1]))) integer_fft.c:234 119 {*arm_shiftsi3}
     (nil))

(insn 31 30 32 4 (set (reg/f:SI 3 r3 [168])
        (plus:SI (reg/f:SI 2 r2 [165])
            (reg:SI 3 r3 [167]))) integer_fft.c:234 4 {*arm_addsi3}
     (nil))

(insn 32 31 33 4 (set (reg:SI 3 r3 [orig:140 D.1407 ] [140])
        (zero_extend:SI (mem/s/j:HI (reg/f:SI 3 r3 [168]) [0 Loudampl S2 A16]))) integer_fft.c:234 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 33 32 34 4 (set (reg:SI 3 r3 [orig:141 D.1408 ] [141])
        (sign_extend:SI (reg:HI 3 r3 [orig:140 D.1407 ] [140]))) integer_fft.c:234 158 {*arm_extendhisi2_v6}
     (nil))

(insn 34 33 35 4 (set (reg/f:SI 1 r1 [169])
        (symbol_ref:SI ("Loudampl") [flags 0x2]  <var_decl 0xb6b622a0 Loudampl>)) integer_fft.c:234 625 {*arm_movsi_vfp}
     (nil))

(insn 35 34 36 4 (set (reg:SI 2 r2 [170])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:234 625 {*arm_movsi_vfp}
     (nil))

(insn 36 35 37 4 (set (reg:SI 2 r2 [171])
        (ashift:SI (reg:SI 2 r2 [170])
            (const_int 1 [0x1]))) integer_fft.c:234 119 {*arm_shiftsi3}
     (nil))

(insn 37 36 38 4 (set (reg/f:SI 2 r2 [172])
        (plus:SI (reg/f:SI 1 r1 [169])
            (reg:SI 2 r2 [171]))) integer_fft.c:234 4 {*arm_addsi3}
     (nil))

(insn 38 37 39 4 (set (reg:SI 2 r2 [orig:142 D.1409 ] [142])
        (zero_extend:SI (mem/s/j:HI (reg/f:SI 2 r2 [172]) [0 Loudampl S2 A16]))) integer_fft.c:234 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 39 38 40 4 (set (reg:SI 2 r2 [orig:143 D.1410 ] [143])
        (sign_extend:SI (reg:HI 2 r2 [orig:142 D.1409 ] [142]))) integer_fft.c:234 158 {*arm_extendhisi2_v6}
     (nil))

(insn 40 39 41 4 (set (reg:SI 3 r3 [173])
        (mult:SI (reg:SI 2 r2 [orig:143 D.1410 ] [143])
            (reg:SI 3 r3 [orig:141 D.1408 ] [141]))) integer_fft.c:234 34 {*arm_mulsi3_v6}
     (nil))

(insn 41 40 42 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 v+0 S4 A32])
        (reg:SI 3 r3 [173])) integer_fft.c:234 625 {*arm_movsi_vfp}
     (nil))

(insn 42 41 43 4 (set (reg/f:SI 3 r3 [174])
        (symbol_ref:SI ("loud2.1340") [flags 0x2]  <var_decl 0xb6b71180 loud2>)) integer_fft.c:235 625 {*arm_movsi_vfp}
     (nil))

(insn 43 42 44 4 (set (reg:SI 2 r2 [175])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:235 625 {*arm_movsi_vfp}
     (nil))

(insn 44 43 45 4 (set (reg:SI 1 r1 [176])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 v+0 S4 A32])) integer_fft.c:235 625 {*arm_movsi_vfp}
     (nil))

(insn 45 44 46 4 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 2 r2 [175])
                    (const_int 4 [0x4]))
                (reg/f:SI 3 r3 [174])) [0 loud2 S4 A32])
        (reg:SI 1 r1 [176])) integer_fft.c:235 625 {*arm_movsi_vfp}
     (nil))

(insn 46 45 47 4 (set (reg:SI 3 r3 [177])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 47 46 48 4 (set (reg:SI 2 r2 [orig:144 D.1411 ] [144])
        (plus:SI (reg:SI 3 r3 [177])
            (const_int -1 [0xffffffffffffffff]))) integer_fft.c:236 4 {*arm_addsi3}
     (nil))

(insn 48 47 49 4 (set (reg:SI 3 r3 [178])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 49 48 50 4 (set (reg:SI 1 r1 [orig:145 D.1412 ] [145])
        (plus:SI (reg:SI 3 r3 [178])
            (const_int -1 [0xffffffffffffffff]))) integer_fft.c:236 4 {*arm_addsi3}
     (nil))

(insn 50 49 51 4 (set (reg/f:SI 3 r3 [179])
        (symbol_ref:SI ("loud2.1340") [flags 0x2]  <var_decl 0xb6b71180 loud2>)) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 51 50 52 4 (set (reg:SI 1 r1 [orig:146 D.1413 ] [146])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 1 r1 [orig:145 D.1412 ] [145])
                    (const_int 4 [0x4]))
                (reg/f:SI 3 r3 [179])) [0 loud2 S4 A32])) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 52 51 53 4 (set (reg:SI 3 r3 [180])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 v+0 S4 A32])) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 53 52 54 4 (set (reg:SI 3 r3 [orig:147 D.1414 ] [147])
        (plus:SI (reg:SI 1 r1 [orig:146 D.1413 ] [146])
            (reg:SI 3 r3 [180]))) integer_fft.c:236 4 {*arm_addsi3}
     (nil))

(insn 54 53 55 4 (set (reg:SI 1 r1 [181])
        (lshiftrt:SI (reg:SI 3 r3 [orig:147 D.1414 ] [147])
            (const_int 31 [0x1f]))) integer_fft.c:236 119 {*arm_shiftsi3}
     (nil))

(insn 55 54 56 4 (set (reg:SI 3 r3 [182])
        (plus:SI (reg:SI 1 r1 [181])
            (reg:SI 3 r3 [orig:147 D.1414 ] [147]))) integer_fft.c:236 4 {*arm_addsi3}
     (nil))

(insn 56 55 57 4 (set (reg:SI 3 r3 [183])
        (ashiftrt:SI (reg:SI 3 r3 [182])
            (const_int 1 [0x1]))) integer_fft.c:236 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (div:SI (reg:SI 3 r3 [orig:147 D.1414 ] [147])
            (const_int 2 [0x2]))
        (nil)))

(insn 57 56 58 4 (set (reg:SI 1 r1 [orig:148 D.1415 ] [148])
        (reg:SI 3 r3 [183])) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 58 57 59 4 (set (reg/f:SI 3 r3 [184])
        (symbol_ref:SI ("loud2.1340") [flags 0x2]  <var_decl 0xb6b71180 loud2>)) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 59 58 60 4 (set (mem/s/j:SI (plus:SI (mult:SI (reg:SI 2 r2 [orig:144 D.1411 ] [144])
                    (const_int 4 [0x4]))
                (reg/f:SI 3 r3 [184])) [0 loud2 S4 A32])
        (reg:SI 1 r1 [orig:148 D.1415 ] [148])) integer_fft.c:236 625 {*arm_movsi_vfp}
     (nil))

(insn 60 59 61 4 (set (reg:SI 3 r3 [185])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:233 625 {*arm_movsi_vfp}
     (nil))

(insn 61 60 62 4 (set (reg:SI 3 r3 [186])
        (plus:SI (reg:SI 3 r3 [185])
            (const_int 1 [0x1]))) integer_fft.c:233 4 {*arm_addsi3}
     (nil))

(insn 62 61 63 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [186])) integer_fft.c:233 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 187

;; Pred edge  4 (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 63 62 64 5 44 "" [1 uses])

(note 64 63 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 66 64 67 5 (set (reg:SI 3 r3 [187])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:233 625 {*arm_movsi_vfp}
     (nil))

(insn 67 66 68 5 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [187])
            (const_int 99 [0x63]))) integer_fft.c:233 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 68 67 69 5 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 65)
            (pc))) integer_fft.c:233 211 {*arm_cond_branch}
     (nil)
 -> 65)
;; End of basic block 5 -> ( 4 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4
;; Succ edge  6 (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 149 150 151 152 153 154 188 189

;; Pred edge  2
;; Pred edge  5 (fallthru)
(code_label 69 68 70 6 43 "" [1 uses])

(note 70 69 71 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 6 (set (reg:SI 3 r3 [orig:149 D.1416 ] [149])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -14 [0xfffffffffffffff2])) [0 re+0 S2 A16]))) integer_fft.c:240 158 {*arm_extendhisi2_v6}
     (nil))

(insn 72 71 73 6 (set (reg:SI 2 r2 [orig:150 D.1417 ] [150])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -14 [0xfffffffffffffff2])) [0 re+0 S2 A16]))) integer_fft.c:240 158 {*arm_extendhisi2_v6}
     (nil))

(insn 73 72 74 6 (set (reg:SI 2 r2 [orig:151 D.1418 ] [151])
        (mult:SI (reg:SI 2 r2 [orig:150 D.1417 ] [150])
            (reg:SI 3 r3 [orig:149 D.1416 ] [149]))) integer_fft.c:240 34 {*arm_mulsi3_v6}
     (nil))

(insn 74 73 75 6 (set (reg:SI 3 r3 [orig:152 D.1419 ] [152])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -16 [0xfffffffffffffff0])) [0 im+0 S2 A16]))) integer_fft.c:240 158 {*arm_extendhisi2_v6}
     (nil))

(insn 75 74 76 6 (set (reg:SI 1 r1 [orig:153 D.1420 ] [153])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -16 [0xfffffffffffffff0])) [0 im+0 S2 A16]))) integer_fft.c:240 158 {*arm_extendhisi2_v6}
     (nil))

(insn 76 75 77 6 (set (reg:SI 3 r3 [orig:154 D.1421 ] [154])
        (mult:SI (reg:SI 1 r1 [orig:153 D.1420 ] [153])
            (reg:SI 3 r3 [orig:152 D.1419 ] [152]))) integer_fft.c:240 34 {*arm_mulsi3_v6}
     (nil))

(insn 77 76 78 6 (set (reg:SI 3 r3 [188])
        (plus:SI (reg:SI 2 r2 [orig:151 D.1418 ] [151])
            (reg:SI 3 r3 [orig:154 D.1421 ] [154]))) integer_fft.c:240 4 {*arm_addsi3}
     (nil))

(insn 78 77 79 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 v+0 S4 A32])
        (reg:SI 3 r3 [188])) integer_fft.c:240 625 {*arm_movsi_vfp}
     (nil))

(insn 79 78 80 6 (set (reg:SI 3 r3 [189])
        (const_int 0 [0])) integer_fft.c:242 625 {*arm_movsi_vfp}
     (nil))

(insn 80 79 120 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [189])) integer_fft.c:242 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 120 80 121 6 (set (pc)
        (label_ref 98)) integer_fft.c:242 223 {*arm_jump}
     (nil)
 -> 98)
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%] 

(barrier 121 120 100)

;; Start of basic block ( 9) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 155 190 191 192

;; Pred edge  9
(code_label 100 121 83 7 49 "" [1 uses])

(note 83 100 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 84 83 85 7 (set (reg/f:SI 3 r3 [190])
        (symbol_ref:SI ("loud2.1340") [flags 0x2]  <var_decl 0xb6b71180 loud2>)) integer_fft.c:243 625 {*arm_movsi_vfp}
     (nil))

(insn 85 84 86 7 (set (reg:SI 2 r2 [191])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:243 625 {*arm_movsi_vfp}
     (nil))

(insn 86 85 87 7 (set (reg:SI 2 r2 [orig:155 D.1422 ] [155])
        (mem/s/j:SI (plus:SI (mult:SI (reg:SI 2 r2 [191])
                    (const_int 4 [0x4]))
                (reg/f:SI 3 r3 [190])) [0 loud2 S4 A32])) integer_fft.c:243 625 {*arm_movsi_vfp}
     (nil))

(insn 87 86 88 7 (set (reg:SI 3 r3 [192])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 v+0 S4 A32])) integer_fft.c:243 625 {*arm_movsi_vfp}
     (nil))

(insn 88 87 89 7 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [orig:155 D.1422 ] [155])
            (reg:SI 3 r3 [192]))) integer_fft.c:243 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 89 88 93 7 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 126)
            (pc))) integer_fft.c:243 211 {*arm_cond_branch}
     (nil)
 -> 126)
;; End of basic block 7 -> ( 12 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  12
;; Succ edge  8 (fallthru)

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 193 194

;; Pred edge  7 (fallthru)
(code_label 93 89 94 8 47 "" [0 uses])

(note 94 93 95 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 8 (set (reg:SI 3 r3 [193])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:242 625 {*arm_movsi_vfp}
     (nil))

(insn 96 95 97 8 (set (reg:SI 3 r3 [194])
        (plus:SI (reg:SI 3 r3 [193])
            (const_int 1 [0x1]))) integer_fft.c:242 4 {*arm_addsi3}
     (nil))

(insn 97 96 98 8 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])
        (reg:SI 3 r3 [194])) integer_fft.c:242 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 (fallthru)

;; Start of basic block ( 8 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 195

;; Pred edge  8 (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 98 97 99 9 46 "" [1 uses])

(note 99 98 101 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 101 99 102 9 (set (reg:SI 3 r3 [195])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:242 625 {*arm_movsi_vfp}
     (nil))

(insn 102 101 103 9 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [195])
            (const_int 99 [0x63]))) integer_fft.c:242 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 103 102 122 9 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 100)
            (pc))) integer_fft.c:242 211 {*arm_cond_branch}
     (nil)
 -> 100)
;; End of basic block 9 -> ( 7 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  7
;; Succ edge  11 (fallthru)

;; Start of basic block ( 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	

;; Pred edge  9 (fallthru)
(note 122 103 123 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(jump_insn 123 122 124 11 (set (pc)
        (label_ref 104)) 223 {*arm_jump}
     (nil)
 -> 104)
;; End of basic block 11 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%] 

(barrier 124 123 126)

;; Start of basic block ( 7) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	

;; Pred edge  7
(code_label 126 124 125 12 50 "" [1 uses])

(note 125 126 127 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 127 125 104 12 (const_int 0 [0]) integer_fft.c:244 251 {nop}
     (nil))
;; End of basic block 12 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 156 157 196

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%] 
(code_label 104 127 105 10 48 "" [1 uses])

(note 105 104 106 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 106 105 107 10 (set (reg:SI 3 r3 [196])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 i+0 S4 A32])) integer_fft.c:246 625 {*arm_movsi_vfp}
     (nil))

(insn 107 106 112 10 (set (reg:SI 3 r3 [orig:156 D.1425 ] [156])
        (neg:SI (reg:SI 3 r3 [196]))) integer_fft.c:246 129 {*arm_negsi2}
     (nil))

(insn 112 107 115 10 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:157 <retval> ] [157])) integer_fft.c:247 625 {*arm_movsi_vfp}
     (nil))

(insn 115 112 134 10 (use (reg/i:SI 0 r0)) integer_fft.c:247 -1
     (nil))

(note 134 115 135 10 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 135 134 136 10 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:247 -1
     (nil))
;; End of basic block 10 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 136 135 128)

(note 128 136 0 NOTE_INSN_DELETED)


;; Function fix_mpy (fix_mpy)



fix_mpy

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 11[fp]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={3d,2u} r3={7d,6u} r11={2d,10u} r13={3d,8u} r14={1d,1u} r25={1d,1u} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} 
;;    total ref usage 68{36d,32u,0e} in 18{18 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 134 135 136 137 138 139 140 141 143

;; Pred edge  ENTRY (fallthru)
(note 7 1 27 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 27 7 28 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [0 A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] 2))
        ]) integer_fft.c:253 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))

(insn/f 28 27 29 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) integer_fft.c:253 -1
     (nil))

(insn/f 29 28 30 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) integer_fft.c:253 -1
     (nil))

(insn 30 29 31 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:253 -1
     (nil))

(note 31 30 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 31 4 2 (set (reg:SI 2 r2 [140])
        (reg:SI 0 r0 [ a ])) integer_fft.c:253 625 {*arm_movsi_vfp}
     (nil))

(insn 4 2 3 2 (set (reg:SI 3 r3 [141])
        (reg:SI 1 r1 [ b ])) integer_fft.c:253 625 {*arm_movsi_vfp}
     (nil))

(insn 3 4 5 2 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -6 [0xfffffffffffffffa])) [0 a+0 S2 A16])
        (reg:HI 2 r2 [140])) integer_fft.c:253 178 {*movhi_insn_arch4}
     (nil))

(insn 5 3 6 2 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 b+0 S2 A16])
        (reg:HI 3 r3 [141])) integer_fft.c:253 178 {*movhi_insn_arch4}
     (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 (set (reg:SI 3 r3 [orig:134 D.1393 ] [134])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -6 [0xfffffffffffffffa])) [0 a+0 S2 A16]))) integer_fft.c:254 158 {*arm_extendhisi2_v6}
     (nil))

(insn 10 9 11 2 (set (reg:SI 2 r2 [orig:135 D.1394 ] [135])
        (sign_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -8 [0xfffffffffffffff8])) [0 b+0 S2 A16]))) integer_fft.c:254 158 {*arm_extendhisi2_v6}
     (nil))

(insn 11 10 12 2 (set (reg:SI 3 r3 [orig:136 D.1395 ] [136])
        (mult:SI (reg:SI 2 r2 [orig:135 D.1394 ] [135])
            (reg:SI 3 r3 [orig:134 D.1393 ] [134]))) integer_fft.c:254 34 {*arm_mulsi3_v6}
     (nil))

(insn 12 11 13 2 (set (reg:SI 3 r3 [orig:137 D.1396 ] [137])
        (ashiftrt:SI (reg:SI 3 r3 [orig:136 D.1395 ] [136])
            (const_int 15 [0xf]))) integer_fft.c:254 119 {*arm_shiftsi3}
     (nil))

(insn 13 12 14 2 (set (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                (const_int -6 [0xfffffffffffffffa])) [0 a+0 S2 A16])
        (reg:HI 3 r3 [orig:137 D.1396 ] [137])) integer_fft.c:254 178 {*movhi_insn_arch4}
     (nil))

(insn 14 13 15 2 (set (reg:SI 3 r3 [orig:138 D.1397 ] [138])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 11 fp)
                    (const_int -6 [0xfffffffffffffffa])) [0 a+0 S2 A16]))) integer_fft.c:255 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 15 14 20 2 (set (reg:SI 3 r3 [143])
        (sign_extend:SI (reg:HI 3 r3 [orig:138 D.1397 ] [138]))) integer_fft.c:255 158 {*arm_extendhisi2_v6}
     (nil))

(insn 20 15 23 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:139 <retval> ] [139])) integer_fft.c:256 625 {*arm_movsi_vfp}
     (nil))

(insn 23 20 32 2 (use (reg/i:SI 0 r0)) integer_fft.c:256 -1
     (nil))

(note 32 23 33 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 33 32 34 2 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:256 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 34 33 26)

(note 26 34 0 NOTE_INSN_DELETED)


;; Function iscale (iscale)



iscale

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 11[fp] 13[sp] 14[lr]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={5d,3u,1e} r11={2d,10u} r12={1d} r13={3d,9u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,1u,1e} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 171{135d,34u,2e} in 17{16 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138 141

;; Pred edge  ENTRY (fallthru)
(note 6 1 27 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 27 6 28 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [0 A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] 2))
            (use (reg:SI 14 lr))
        ]) integer_fft.c:262 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))

(insn/f 28 27 29 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) integer_fft.c:262 -1
     (nil))

(insn/f 29 28 30 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) integer_fft.c:262 -1
     (nil))

(insn 30 29 31 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:262 -1
     (nil))

(note 31 30 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 31 3 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 value+0 S4 A32])
        (reg:SI 0 r0 [ value ])) integer_fft.c:262 625 {*arm_movsi_vfp}
     (nil))

(insn 3 2 4 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 numer+0 S4 A32])
        (reg:SI 1 r1 [ numer ])) integer_fft.c:262 625 {*arm_movsi_vfp}
     (nil))

(insn 4 3 5 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 denom+0 S4 A32])
        (reg:SI 2 r2 [ denom ])) integer_fft.c:262 625 {*arm_movsi_vfp}
     (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg:SI 3 r3 [137])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [0 value+0 S4 A32])) integer_fft.c:270 625 {*arm_movsi_vfp}
     (nil))

(insn 9 8 10 2 (set (reg:SI 2 r2 [138])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [0 numer+0 S4 A32])) integer_fft.c:270 625 {*arm_movsi_vfp}
     (nil))

(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:134 D.1391 ] [134])
        (mult:SI (reg:SI 2 r2 [138])
            (reg:SI 3 r3 [137]))) integer_fft.c:270 34 {*arm_mulsi3_v6}
     (nil))

(insn 11 10 12 2 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:134 D.1391 ] [134])) integer_fft.c:270 625 {*arm_movsi_vfp}
     (nil))

(insn 12 11 13 2 (set (reg:SI 1 r1)
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 denom+0 S4 A32])) integer_fft.c:270 625 {*arm_movsi_vfp}
     (nil))

(call_insn/u 13 12 14 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_idiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) integer_fft.c:270 236 {*call_value_symbol}
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 20 2 (set (reg:SI 3 r3 [141])
        (reg:SI 0 r0)) integer_fft.c:270 625 {*arm_movsi_vfp}
     (expr_list:REG_EQUAL (div:SI (reg:SI 3 r3 [orig:134 D.1391 ] [134])
            (mem/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -12 [0xfffffffffffffff4])) [0 denom+0 S4 A32]))
        (nil)))

(insn 20 14 23 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:136 <retval> ] [136])) integer_fft.c:272 625 {*arm_movsi_vfp}
     (nil))

(insn 23 20 32 2 (use (reg/i:SI 0 r0)) integer_fft.c:272 -1
     (nil))

(note 32 23 33 2 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 33 32 34 2 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:272 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 34 33 26)

(note 26 34 0 NOTE_INSN_DELETED)


;; Function fix_dot (fix_dot)



fix_dot

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15]
;;  exit block uses 	 0 [r0] 4 [r4] 5 [r5] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 11[fp] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={7d,7u} r3={24d,23u} r4={3d,4u} r5={2d,3u} r11={2d,31u} r13={3d,15u} r14={1d,1u} r24={4d,4u} r25={1d,1u} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} 
;;    total ref usage 159{66d,93u,0e} in 58{58 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 144

;; Pred edge  ENTRY (fallthru)
(note 6 1 88 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn/f 88 6 89 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -12 [0xfffffffffffffff4]))) [0 A8])
                (unspec:BLK [
                        (reg:SI 4 r4)
                    ] 2))
            (use (reg:SI 5 r5))
            (use (reg/f:SI 11 fp))
        ]) integer_fft.c:278 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -12 [0xfffffffffffffff4])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [0 S4 A32])
                    (reg:SI 4 r4))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [0 S4 A32])
                    (reg:SI 5 r5))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [0 S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))

(insn/f 89 88 90 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 8 [0x8]))) integer_fft.c:278 -1
     (nil))

(insn/f 90 89 91 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -28 [0xffffffffffffffe4]))) integer_fft.c:278 -1
     (nil))

(insn 91 90 92 2 (set (mem:BLK (scratch) [0 A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] 5)) integer_fft.c:278 -1
     (nil))

(note 92 91 2 2 NOTE_INSN_PROLOGUE_END)

(insn 2 92 3 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [0 hpa+0 S4 A32])
        (reg:SI 0 r0 [ hpa ])) integer_fft.c:278 625 {*arm_movsi_vfp}
     (nil))

(insn 3 2 4 2 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 pb+0 S4 A32])
        (reg:SI 1 r1 [ pb ])) integer_fft.c:278 625 {*arm_movsi_vfp}
     (nil))

(insn 4 3 5 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 n+0 S4 A32])
        (reg:SI 2 r2 [ n ])) integer_fft.c:278 625 {*arm_movsi_vfp}
     (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 (set (reg:SI 3 r3 [144])
        (const_int 0 [0])) integer_fft.c:290 625 {*arm_movsi_vfp}
     (nil))

(insn 9 8 79 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])
        (reg:SI 3 r3 [144])) integer_fft.c:290 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 79 9 80 2 (set (pc)
        (label_ref 32)) integer_fft.c:291 223 {*arm_jump}
     (nil)
 -> 32)
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%] 

(barrier 80 79 42)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 135 136 137 138 139 140 141 145 146 147 148 149 150 151 152

;; Pred edge  4
(code_label 42 80 12 3 57 "" [1 uses])

(note 12 42 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 (set (reg/f:SI 3 r3 [145])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 pa+0 S4 A32])) integer_fft.c:292 625 {*arm_movsi_vfp}
     (nil))

(insn 14 13 15 3 (set (reg/v:SI 4 r4 [orig:135 a ] [135])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [145]) [0 *pa_3+0 S2 A16]))) integer_fft.c:292 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 15 14 16 3 (set (reg:SI 3 r3 [146])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 pa+0 S4 A32])) integer_fft.c:292 625 {*arm_movsi_vfp}
     (nil))

(insn 16 15 17 3 (set (reg:SI 3 r3 [147])
        (plus:SI (reg:SI 3 r3 [146])
            (const_int 2 [0x2]))) integer_fft.c:292 4 {*arm_addsi3}
     (nil))

(insn 17 16 18 3 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [0 pa+0 S4 A32])
        (reg:SI 3 r3 [147])) integer_fft.c:292 625 {*arm_movsi_vfp}
     (nil))

(insn 18 17 19 3 (set (reg/f:SI 3 r3 [148])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 pb+0 S4 A32])) integer_fft.c:293 625 {*arm_movsi_vfp}
     (nil))

(insn 19 18 20 3 (set (reg/v:SI 5 r5 [orig:136 b ] [136])
        (zero_extend:SI (mem:HI (reg/f:SI 3 r3 [148]) [0 *pb_1+0 S2 A16]))) integer_fft.c:293 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 20 19 21 3 (set (reg:SI 3 r3 [149])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 pb+0 S4 A32])) integer_fft.c:293 625 {*arm_movsi_vfp}
     (nil))

(insn 21 20 22 3 (set (reg:SI 3 r3 [150])
        (plus:SI (reg:SI 3 r3 [149])
            (const_int 2 [0x2]))) integer_fft.c:293 4 {*arm_addsi3}
     (nil))

(insn 22 21 23 3 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [0 pb+0 S4 A32])
        (reg:SI 3 r3 [150])) integer_fft.c:293 625 {*arm_movsi_vfp}
     (nil))

(insn 23 22 24 3 (set (reg:SI 3 r3 [orig:137 D.1377 ] [137])
        (sign_extend:SI (reg:HI 4 r4 [orig:135 a ] [135]))) integer_fft.c:294 158 {*arm_extendhisi2_v6}
     (nil))

(insn 24 23 25 3 (set (reg:SI 2 r2 [orig:138 D.1378 ] [138])
        (sign_extend:SI (reg:HI 5 r5 [orig:136 b ] [136]))) integer_fft.c:294 158 {*arm_extendhisi2_v6}
     (nil))

(insn 25 24 26 3 (set (reg:SI 3 r3 [orig:139 D.1379 ] [139])
        (mult:SI (reg:SI 2 r2 [orig:138 D.1378 ] [138])
            (reg:SI 3 r3 [orig:137 D.1377 ] [137]))) integer_fft.c:294 34 {*arm_mulsi3_v6}
     (nil))

(insn 26 25 27 3 (set (reg:SI 3 r3 [orig:140 D.1380 ] [140])
        (ashiftrt:SI (reg:SI 3 r3 [orig:139 D.1379 ] [139])
            (const_int 15 [0xf]))) integer_fft.c:294 119 {*arm_shiftsi3}
     (nil))

(insn 27 26 28 3 (set (reg/v:SI 4 r4 [orig:135 a ] [135])
        (zero_extend:SI (reg:HI 3 r3 [orig:140 D.1380 ] [140]))) integer_fft.c:294 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 28 27 29 3 (set (reg:SI 3 r3 [orig:141 D.1381 ] [141])
        (sign_extend:SI (reg:HI 4 r4 [orig:135 a ] [135]))) integer_fft.c:295 158 {*arm_extendhisi2_v6}
     (nil))

(insn 29 28 30 3 (set (reg:SI 2 r2 [151])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])) integer_fft.c:295 625 {*arm_movsi_vfp}
     (nil))

(insn 30 29 31 3 (set (reg:SI 3 r3 [152])
        (plus:SI (reg:SI 2 r2 [151])
            (reg:SI 3 r3 [orig:141 D.1381 ] [141]))) integer_fft.c:295 4 {*arm_addsi3}
     (nil))

(insn 31 30 32 3 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])
        (reg:SI 3 r3 [152])) integer_fft.c:295 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 153 154 155 156 157

;; Pred edge  3 (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 32 31 33 4 56 "" [1 uses])

(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 4 (set (reg:SI 3 r3 [154])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 n+0 S4 A32])) integer_fft.c:291 625 {*arm_movsi_vfp}
     (nil))

(insn 35 34 36 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [154])
            (const_int 0 [0]))) integer_fft.c:291 199 {*arm_cmpsi_insn}
     (nil))

(insn 36 35 37 4 (set (reg:SI 3 r3 [155])
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0]))) integer_fft.c:291 213 {*mov_scc}
     (nil))

(insn 37 36 38 4 (set (reg:QI 3 r3 [153])
        (reg:QI 3 r3 [155])) integer_fft.c:291 180 {*arm_movqi_insn}
     (nil))

(insn 38 37 39 4 (set (reg:SI 3 r3 [orig:134 D.1382 ] [134])
        (zero_extend:SI (reg:QI 3 r3 [153]))) integer_fft.c:291 153 {*arm_zero_extendqisi2_v6}
     (nil))

(insn 39 38 40 4 (set (reg:SI 2 r2 [156])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 n+0 S4 A32])) integer_fft.c:291 625 {*arm_movsi_vfp}
     (nil))

(insn 40 39 41 4 (set (reg:SI 2 r2 [157])
        (plus:SI (reg:SI 2 r2 [156])
            (const_int -1 [0xffffffffffffffff]))) integer_fft.c:291 4 {*arm_addsi3}
     (nil))

(insn 41 40 43 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [0 n+0 S4 A32])
        (reg:SI 2 r2 [157])) integer_fft.c:291 625 {*arm_movsi_vfp}
     (nil))

(insn 43 41 44 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 3 r3 [orig:134 D.1382 ] [134])
            (const_int 0 [0]))) integer_fft.c:291 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) integer_fft.c:291 211 {*arm_cond_branch}
     (nil)
 -> 42)
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  3
;; Succ edge  5 (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 158 159

;; Pred edge  4 (fallthru)
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 5 (set (reg:SI 2 r2 [158])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])) integer_fft.c:298 625 {*arm_movsi_vfp}
     (nil))

(insn 47 46 48 5 (set (reg:SI 3 r3 [159])
        (const_int 32767 [0x7fff])) integer_fft.c:298 625 {*arm_movsi_vfp}
     (nil))

(insn 48 47 49 5 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [158])
            (reg:SI 3 r3 [159]))) integer_fft.c:298 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 49 48 50 5 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) integer_fft.c:298 211 {*arm_cond_branch}
     (nil)
 -> 55)
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 (fallthru)
;; Succ edge  7

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 160

;; Pred edge  5 (fallthru)
(note 50 49 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 6 (set (reg:SI 3 r3 [160])
        (const_int 32767 [0x7fff])) integer_fft.c:299 625 {*arm_movsi_vfp}
     (nil))

(insn 52 51 81 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])
        (reg:SI 3 r3 [160])) integer_fft.c:299 625 {*arm_movsi_vfp}
     (nil))

(jump_insn 81 52 82 6 (set (pc)
        (label_ref 64)) 223 {*arm_jump}
     (nil)
 -> 64)
;; End of basic block 6 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%] 

(barrier 82 81 55)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 161 162

;; Pred edge  5
(code_label 55 82 56 7 58 "" [1 uses])

(note 56 55 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 7 (set (reg:SI 2 r2 [161])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])) integer_fft.c:300 625 {*arm_movsi_vfp}
     (nil))

(insn 58 57 59 7 (set (reg:SI 3 r3 [162])
        (const_int -32767 [0xffffffffffff8001])) integer_fft.c:300 625 {*arm_movsi_vfp}
     (nil))

(insn 59 58 60 7 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [161])
            (reg:SI 3 r3 [162]))) integer_fft.c:300 199 {*arm_cmpsi_insn}
     (nil))

(jump_insn 60 59 61 7 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) integer_fft.c:300 211 {*arm_cond_branch}
     (nil)
 -> 64)
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  8 (fallthru)
;; Succ edge  9

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163

;; Pred edge  7 (fallthru)
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 8 (set (reg:SI 3 r3 [163])
        (const_int -32767 [0xffffffffffff8001])) integer_fft.c:301 625 {*arm_movsi_vfp}
     (nil))

(insn 63 62 64 8 (set (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])
        (reg:SI 3 r3 [163])) integer_fft.c:301 625 {*arm_movsi_vfp}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 (fallthru)

;; Start of basic block ( 8 7 6) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 142 143 164 166

;; Pred edge  8 (fallthru)
;; Pred edge  7
;; Pred edge  6 [100.0%] 
(code_label 64 63 65 9 59 "" [2 uses])

(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 9 (set (reg:SI 3 r3 [164])
        (mem/c/i:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [0 sum+0 S4 A32])) integer_fft.c:303 625 {*arm_movsi_vfp}
     (nil))

(insn 67 66 68 9 (set (reg:SI 3 r3 [orig:142 D.1388 ] [142])
        (zero_extend:SI (reg:HI 3 r3 [164]))) integer_fft.c:303 148 {*arm_zero_extendhisi2_v6}
     (nil))

(insn 68 67 73 9 (set (reg:SI 3 r3 [166])
        (sign_extend:SI (reg:HI 3 r3 [orig:142 D.1388 ] [142]))) integer_fft.c:303 158 {*arm_extendhisi2_v6}
     (nil))

(insn 73 68 76 9 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:143 <retval> ] [143])) integer_fft.c:340 625 {*arm_movsi_vfp}
     (nil))

(insn 76 73 93 9 (use (reg/i:SI 0 r0)) integer_fft.c:340 -1
     (nil))

(note 93 76 94 9 NOTE_INSN_EPILOGUE_BEG)

(jump_insn 94 93 95 9 (unspec_volatile [
            (return)
        ] 1) integer_fft.c:340 -1
     (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%] 

(barrier 95 94 87)

(note 87 95 0 NOTE_INSN_DELETED)

