$date
	Tue Sep 24 15:38:28 2024
$end
$version
	Questa Lattice OEM Edition 2024.2
$end
$timescale
	1ns
$end

$scope module seven_seg_decoder_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 4 # s [3:0] $end
$var reg 7 $ seg [6:0] $end
$var reg 7 % seg_expected [6:0] $end
$var reg 32 & vectornum [31:0] $end
$var reg 32 ' errors [31:0] $end

$scope module dut $end
$var wire 1 ( s [3] $end
$var wire 1 ) s [2] $end
$var wire 1 * s [1] $end
$var wire 1 + s [0] $end
$var reg 7 , seg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
bx #
b0 $
bx %
b0 &
b0 '
b0 ,
x+
x*
x)
x(
$end
#1
b1111110 %
b0 #
0+
0*
0)
0(
b1111110 ,
b1111110 $
#5
0!
#10
1!
#15
0!
#20
1!
#25
0!
#27
0"
#30
1!
#35
0!
b1 &
#40
1!
#41
b110000 %
b1 #
1+
b110000 ,
b110000 $
#45
0!
b10 &
#50
1!
#51
b1101101 %
b10 #
0+
1*
b1101101 ,
b1101101 $
#55
0!
b11 &
#60
1!
#61
b1111001 %
b11 #
1+
b1111001 ,
b1111001 $
#65
0!
b100 &
#70
1!
#71
b110011 %
b100 #
0+
0*
1)
b110011 ,
b110011 $
#75
0!
b101 &
#80
1!
#81
b1011011 %
b101 #
1+
b1011011 ,
b1011011 $
#85
0!
b110 &
#90
1!
#91
b1011111 %
b110 #
0+
1*
b1011111 ,
b1011111 $
#95
0!
b111 &
#100
1!
#101
b1110000 %
b111 #
1+
b1110000 ,
b1110000 $
#105
0!
b1000 &
#110
1!
#111
b1111111 %
b1000 #
0+
0*
0)
1(
b1111111 ,
b1111111 $
#115
0!
b1001 &
#120
1!
#121
b1111011 %
b1001 #
1+
b1111011 ,
b1111011 $
#125
0!
b1010 &
#130
1!
#131
b1110111 %
b1010 #
0+
1*
b1110111 ,
b1110111 $
#135
0!
b1011 &
#140
1!
#141
b11111 %
b1011 #
1+
b11111 ,
b11111 $
#145
0!
b1100 &
#150
1!
#151
b1001110 %
b1100 #
0+
0*
1)
b1001110 ,
b1001110 $
#155
0!
b1101 &
#160
1!
#161
b111101 %
b1101 #
1+
b111101 ,
b111101 $
#165
0!
b1110 &
#170
1!
#171
b1001111 %
b1110 #
0+
1*
b1001111 ,
b1001111 $
#175
0!
b1111 &
#180
1!
#181
b1000111 %
b1111 #
1+
b1000111 ,
b1000111 $
#185
0!
b10000 &
