INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:14:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 buffer22/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 1.616ns (18.778%)  route 6.990ns (81.222%))
  Logic Levels:           22  (CARRY4=2 LUT2=2 LUT3=4 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=841, unset)          0.508     0.508    buffer22/clk
                         FDRE                                         r  buffer22/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer22/outs_reg[4]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer22/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer22/result0_i_1/O
                         net (fo=1, unplaced)         0.248     1.630    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     1.826 r  cmpi1/result0/CO[3]
                         net (fo=24, unplaced)        0.652     2.478    buffer22/control/CO[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.521 r  buffer22/control/dataReg[0]_i_2__1/O
                         net (fo=8, unplaced)         0.282     2.803    buffer22/control/outputValid_reg_4
                         LUT4 (Prop_lut4_I0_O)        0.043     2.846 f  buffer22/control/fullReg_i_4__6/O
                         net (fo=9, unplaced)         0.285     3.131    control_merge0/tehb/control/transmitValue_reg_2
                         LUT5 (Prop_lut5_I2_O)        0.043     3.174 f  control_merge0/tehb/control/dataReg[5]_i_6/O
                         net (fo=3, unplaced)         0.262     3.436    buffer69/fifo/dataReg_reg[5]_1
                         LUT2 (Prop_lut2_I1_O)        0.043     3.479 f  buffer69/fifo/dataReg[5]_i_5__0/O
                         net (fo=11, unplaced)        0.290     3.769    buffer22/dataReg_reg[2]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     3.812 r  buffer22/dataReg[2]_i_1__1/O
                         net (fo=2, unplaced)         0.255     4.067    buffer6/control/D[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     4.110 r  buffer6/control/dataReg[2]_i_2/O
                         net (fo=3, unplaced)         0.262     4.372    buffer69/fifo/dataReg_reg[3]_1
                         LUT3 (Prop_lut3_I0_O)        0.047     4.419 r  buffer69/fifo/dataReg[3]_i_3/O
                         net (fo=4, unplaced)         0.401     4.820    buffer69/fifo/dataReg[3]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.863 f  buffer69/fifo/dataReg[3]_i_1__2/O
                         net (fo=2, unplaced)         0.255     5.118    buffer15/control/D[3]
                         LUT3 (Prop_lut3_I2_O)        0.047     5.165 f  buffer15/control/outs[3]_i_2/O
                         net (fo=2, unplaced)         0.255     5.420    buffer15/control/buffer15_outs[3]
                         LUT2 (Prop_lut2_I1_O)        0.043     5.463 r  buffer15/control/out0_valid_INST_0_i_14/O
                         net (fo=1, unplaced)         0.000     5.463    cmpi2/S[0]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.709 f  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=31, unplaced)        0.658     6.367    init2/control/result[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     6.410 f  init2/control/fullReg_i_3__13/O
                         net (fo=6, unplaced)         0.276     6.686    buffer4/fullReg_reg_0
                         LUT3 (Prop_lut3_I2_O)        0.047     6.733 r  buffer4/transmitValue_i_8__5/O
                         net (fo=2, unplaced)         0.255     6.988    buffer4/outputValid_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     7.031 r  buffer4/transmitValue_i_16/O
                         net (fo=1, unplaced)         0.244     7.275    buffer22/control/transmitValue_i_7__8_2
                         LUT6 (Prop_lut6_I4_O)        0.043     7.318 r  buffer22/control/transmitValue_i_11/O
                         net (fo=1, unplaced)         0.244     7.562    buffer22/control/transmitValue_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     7.605 r  buffer22/control/transmitValue_i_7__8/O
                         net (fo=1, unplaced)         0.244     7.849    fork26/control/generateBlocks[2].regblock/transmitValue_reg_9
                         LUT6 (Prop_lut6_I5_O)        0.043     7.892 r  fork26/control/generateBlocks[2].regblock/transmitValue_i_2__8/O
                         net (fo=9, unplaced)         0.285     8.177    buffer15/control/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     8.220 r  buffer15/control/transmitValue_i_8__0/O
                         net (fo=2, unplaced)         0.255     8.475    buffer14/fifo/transmitValue_reg_5
                         LUT6 (Prop_lut6_I1_O)        0.043     8.518 r  buffer14/fifo/transmitValue_i_2__1/O
                         net (fo=5, unplaced)         0.272     8.790    buffer11/fifo/fullReg_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     8.833 r  buffer11/fifo/dataReg[6]_i_1/O
                         net (fo=7, unplaced)         0.281     9.114    buffer15/E[0]
                         FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=841, unset)          0.483    12.683    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
                         FDRE (Setup_fdre_C_CE)      -0.192    12.455    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  3.341    




