Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri May 13 17:12:44 2022
| Host         : DESKTOP-O59LNIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_key_beep_timing_summary_routed.rpt -pb top_key_beep_timing_summary_routed.pb -rpx top_key_beep_timing_summary_routed.rpx -warn_on_violation
| Design       : top_key_beep
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   47          inf        0.000                      0                   47           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_beep_control/beep_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            beep
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.141ns  (logic 3.760ns (73.125%)  route 1.382ns (26.875%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDPE                         0.000     0.000 r  u_beep_control/beep_reg/C
    SLICE_X112Y104       FDPE (Prop_fdpe_C_Q)         0.433     0.433 r  u_beep_control/beep_reg/Q
                         net (fo=2, routed)           1.382     1.815    beep_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.327     5.141 r  beep_OBUF_inst/O
                         net (fo=0)                   0.000     5.141    beep
    M14                                                               r  beep (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.912ns  (logic 1.554ns (39.718%)  route 2.358ns (60.282%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.208     3.912    u_key_debounce/sys_rst_n
    SLICE_X111Y105       FDCE                                         f  u_key_debounce/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 1.554ns (39.814%)  route 2.349ns (60.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.199     3.902    u_key_debounce/sys_rst_n
    SLICE_X111Y103       FDCE                                         f  u_key_debounce/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 1.554ns (39.814%)  route 2.349ns (60.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.199     3.902    u_key_debounce/sys_rst_n
    SLICE_X111Y103       FDCE                                         f  u_key_debounce/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 1.554ns (40.112%)  route 2.320ns (59.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.170     3.873    u_key_debounce/sys_rst_n
    SLICE_X109Y103       FDCE                                         f  u_key_debounce/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 1.554ns (40.112%)  route 2.320ns (59.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.170     3.873    u_key_debounce/sys_rst_n
    SLICE_X109Y103       FDCE                                         f  u_key_debounce/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 1.554ns (40.112%)  route 2.320ns (59.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.170     3.873    u_key_debounce/sys_rst_n
    SLICE_X109Y103       FDCE                                         f  u_key_debounce/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 1.554ns (40.851%)  route 2.250ns (59.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.100     3.803    u_key_debounce/sys_rst_n
    SLICE_X111Y104       FDCE                                         f  u_key_debounce/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 1.554ns (40.851%)  route 2.250ns (59.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.100     3.803    u_key_debounce/sys_rst_n
    SLICE_X111Y104       FDCE                                         f  u_key_debounce/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_key_debounce/cnt_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 1.554ns (40.851%)  route 2.250ns (59.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  sys_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.150     2.598    u_key_debounce/sys_rst_n_IBUF
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.105     2.703 f  u_key_debounce/cnt[19]_i_2/O
                         net (fo=22, routed)          1.100     3.803    u_key_debounce/sys_rst_n
    SLICE_X111Y104       FDCE                                         f  u_key_debounce/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_key_debounce/key_value_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_beep_control/beep_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDPE                         0.000     0.000 r  u_key_debounce/key_value_reg/C
    SLICE_X113Y104       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_key_debounce/key_value_reg/Q
                         net (fo=1, routed)           0.086     0.227    u_key_debounce/key_value
    SLICE_X112Y104       LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  u_key_debounce/beep_i_1/O
                         net (fo=1, routed)           0.000     0.272    u_beep_control/beep_reg_0
    SLICE_X112Y104       FDPE                                         r  u_beep_control/beep_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.420%)  route 0.190ns (50.580%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[0]/C
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_key_debounce/cnt_reg[0]/Q
                         net (fo=4, routed)           0.190     0.331    u_key_debounce/cnt[0]
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.045     0.376 r  u_key_debounce/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_key_debounce/p_0_in[0]
    SLICE_X109Y104       FDCE                                         r  u_key_debounce/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.231ns (52.596%)  route 0.208ns (47.404%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[1]/C
    SLICE_X109Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[1]/Q
                         net (fo=4, routed)           0.128     0.269    u_key_debounce/cnt[1]
    SLICE_X111Y103       LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  u_key_debounce/cnt[19]_i_5/O
                         net (fo=20, routed)          0.080     0.394    u_key_debounce/cnt[19]_i_5_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I1_O)        0.045     0.439 r  u_key_debounce/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.439    u_key_debounce/p_0_in[5]
    SLICE_X111Y103       FDCE                                         r  u_key_debounce/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.231ns (52.477%)  route 0.209ns (47.523%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[1]/C
    SLICE_X109Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[1]/Q
                         net (fo=4, routed)           0.128     0.269    u_key_debounce/cnt[1]
    SLICE_X111Y103       LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  u_key_debounce/cnt[19]_i_5/O
                         net (fo=20, routed)          0.081     0.395    u_key_debounce/cnt[19]_i_5_n_0
    SLICE_X111Y103       LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  u_key_debounce/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.440    u_key_debounce/p_0_in[4]
    SLICE_X111Y103       FDCE                                         r  u_key_debounce/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_key_debounce/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.210ns (40.789%)  route 0.305ns (59.211%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE                         0.000     0.000 r  u_key_debounce/key_flag_reg/C
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_key_debounce/key_flag_reg/Q
                         net (fo=2, routed)           0.195     0.359    u_key_debounce/key_flag
    SLICE_X112Y104       LUT3 (Prop_lut3_I2_O)        0.046     0.405 r  u_key_debounce/key_flag_i_1/O
                         net (fo=1, routed)           0.110     0.515    u_key_debounce/key_flag_i_1_n_0
    SLICE_X112Y105       FDRE                                         r  u_key_debounce/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.110%)  route 0.293ns (55.890%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[13]/C
    SLICE_X111Y106       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[13]/Q
                         net (fo=4, routed)           0.153     0.294    u_key_debounce/cnt[13]
    SLICE_X111Y106       LUT4 (Prop_lut4_I1_O)        0.045     0.339 r  u_key_debounce/cnt[19]_i_6/O
                         net (fo=20, routed)          0.140     0.479    u_key_debounce/cnt[19]_i_6_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I0_O)        0.045     0.524 r  u_key_debounce/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.524    u_key_debounce/p_0_in[15]
    SLICE_X111Y106       FDCE                                         r  u_key_debounce/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.108%)  route 0.293ns (55.892%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[1]/C
    SLICE_X109Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[1]/Q
                         net (fo=4, routed)           0.128     0.269    u_key_debounce/cnt[1]
    SLICE_X111Y103       LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  u_key_debounce/cnt[19]_i_5/O
                         net (fo=20, routed)          0.165     0.479    u_key_debounce/cnt[19]_i_5_n_0
    SLICE_X109Y103       LUT6 (Prop_lut6_I1_O)        0.045     0.524 r  u_key_debounce/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.524    u_key_debounce/p_0_in[3]
    SLICE_X109Y103       FDCE                                         r  u_key_debounce/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.231ns (44.069%)  route 0.293ns (55.931%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[1]/C
    SLICE_X109Y103       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[1]/Q
                         net (fo=4, routed)           0.128     0.269    u_key_debounce/cnt[1]
    SLICE_X111Y103       LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  u_key_debounce/cnt[19]_i_5/O
                         net (fo=20, routed)          0.165     0.479    u_key_debounce/cnt[19]_i_5_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I1_O)        0.045     0.524 r  u_key_debounce/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.524    u_key_debounce/p_0_in[7]
    SLICE_X111Y104       FDCE                                         r  u_key_debounce/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.231ns (43.824%)  route 0.296ns (56.176%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[19]/C
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[19]/Q
                         net (fo=3, routed)           0.129     0.270    u_key_debounce/cnt[19]
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  u_key_debounce/cnt[19]_i_4/O
                         net (fo=20, routed)          0.167     0.482    u_key_debounce/cnt[19]_i_4_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I2_O)        0.045     0.527 r  u_key_debounce/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.527    u_key_debounce/p_0_in[8]
    SLICE_X111Y104       FDCE                                         r  u_key_debounce/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_key_debounce/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_key_debounce/cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.231ns (43.072%)  route 0.305ns (56.928%))
  Logic Levels:           3  (FDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE                         0.000     0.000 r  u_key_debounce/cnt_reg[19]/C
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_key_debounce/cnt_reg[19]/Q
                         net (fo=3, routed)           0.129     0.270    u_key_debounce/cnt[19]
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  u_key_debounce/cnt[19]_i_4/O
                         net (fo=20, routed)          0.177     0.491    u_key_debounce/cnt[19]_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.045     0.536 r  u_key_debounce/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.536    u_key_debounce/p_0_in[9]
    SLICE_X111Y105       FDCE                                         r  u_key_debounce/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------





