#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 31 22:07:55 2024
# Process ID: 15736
# Current directory: C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1
# Command line: vivado.exe -log Mblaze_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mblaze_wrapper.tcl -notrace
# Log file: C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper.vdi
# Journal file: C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Mblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/installedFiles/xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top Mblaze_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1.dcp' for cell 'Mblaze_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_mdm_1_1/Mblaze_mdm_1_1.dcp' for cell 'Mblaze_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0.dcp' for cell 'Mblaze_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1.dcp' for cell 'Mblaze_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_xbar_1/Mblaze_xbar_1.dcp' for cell 'Mblaze_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_auto_pc_0/Mblaze_auto_pc_0.dcp' for cell 'Mblaze_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_auto_pc_1/Mblaze_auto_pc_1.dcp' for cell 'Mblaze_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_bram_if_cntlr_1/Mblaze_dlmb_bram_if_cntlr_1.dcp' for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_v10_1/Mblaze_dlmb_v10_1.dcp' for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_bram_if_cntlr_1/Mblaze_ilmb_bram_if_cntlr_1.dcp' for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1.dcp' for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_lmb_bram_1/Mblaze_lmb_bram_1.dcp' for cell 'Mblaze_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0.xdc] for cell 'Mblaze_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_microblaze_0_0/Mblaze_microblaze_0_0.xdc] for cell 'Mblaze_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_v10_1/Mblaze_dlmb_v10_1.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_dlmb_v10_1/Mblaze_dlmb_v10_1.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_ilmb_v10_1/Mblaze_ilmb_v10_1.xdc] for cell 'Mblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_mdm_1_1/Mblaze_mdm_1_1.xdc] for cell 'Mblaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_mdm_1_1/Mblaze_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1430.574 ; gain = 583.203
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_mdm_1_1/Mblaze_mdm_1_1.xdc] for cell 'Mblaze_i/mdm_1/U0'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1_board.xdc] for cell 'Mblaze_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1_board.xdc] for cell 'Mblaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1.xdc] for cell 'Mblaze_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_clk_wiz_1_1/Mblaze_clk_wiz_1_1.xdc] for cell 'Mblaze_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1_board.xdc] for cell 'Mblaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1_board.xdc] for cell 'Mblaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1.xdc] for cell 'Mblaze_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_rst_clk_wiz_1_100M_1/Mblaze_rst_clk_wiz_1_100M_1.xdc] for cell 'Mblaze_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'clk_50' already exists, overwriting the previous clock with the same name. [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc:12]
Finished Parsing XDC File [C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/constrs_1/new/MBlaze.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Mblaze_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.srcs/sources_1/bd/Mblaze/ip/Mblaze_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1431.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

25 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1431.566 ; gain = 1020.645
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1431.566 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1837bce2f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1447.168 ; gain = 15.602

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10e3489b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 183 cells and removed 228 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ab33189b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 174 cells and removed 580 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1094b906b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1288 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1094b906b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1579.977 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1094b906b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1094b906b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             183  |             228  |                                              1  |
|  Constant propagation         |             174  |             580  |                                              0  |
|  Sweep                        |               0  |            1288  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1579.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21fa0a262

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1579.977 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.051 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 8 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 14980cf80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1782.902 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14980cf80

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1782.902 ; gain = 202.926

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1134f6626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.993 . Memory (MB): peak = 1782.902 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1134f6626

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.902 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1782.902 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1134f6626

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1782.902 ; gain = 351.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1782.902 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mblaze_wrapper_drc_opted.rpt -pb Mblaze_wrapper_drc_opted.pb -rpx Mblaze_wrapper_drc_opted.rpx
Command: report_drc -file Mblaze_wrapper_drc_opted.rpt -pb Mblaze_wrapper_drc_opted.pb -rpx Mblaze_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc3ab4d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1782.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106a8f90f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 151de7523

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 151de7523

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 151de7523

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2032de527

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1782.902 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2103ccbae

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1954e8a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1954e8a3d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1befc12fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 244bb6d7e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d0b56bca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27be303dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 141e8976b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1407a3e4a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 168846a03

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 168846a03

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14a8c22c4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14a8c22c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.808. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 115c9e865

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 115c9e865

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 115c9e865

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 115c9e865

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 111487b7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 111487b7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000
Ending Placer Task | Checksum: 9628682b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1782.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Mblaze_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Mblaze_wrapper_utilization_placed.rpt -pb Mblaze_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Mblaze_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1782.902 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 76299f9 ConstDB: 0 ShapeSum: 8ec5ce32 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c7644138

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1782.902 ; gain = 0.000
Post Restoration Checksum: NetGraph: 48c09c93 NumContArr: 7ea3a4a5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c7644138

Time (s): cpu = 00:00:47 ; elapsed = 00:00:41 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c7644138

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1782.902 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c7644138

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1782.902 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 143baf43b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1782.902 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.845  | TNS=0.000  | WHS=-0.147 | THS=-50.379|

Phase 2 Router Initialization | Checksum: 19c4622c0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:44 . Memory (MB): peak = 1782.902 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3935
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3934
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13a7758ec

Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18383f225

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.742 ; gain = 5.840
Phase 4 Rip-up And Reroute | Checksum: 18383f225

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16ba8eea3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.742 ; gain = 5.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16ba8eea3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16ba8eea3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:51 . Memory (MB): peak = 1788.742 ; gain = 5.840
Phase 5 Delay and Skew Optimization | Checksum: 16ba8eea3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186c49e91

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.742 ; gain = 5.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.265  | TNS=0.000  | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15866eae1

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.742 ; gain = 5.840
Phase 6 Post Hold Fix | Checksum: 15866eae1

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.699743 %
  Global Horizontal Routing Utilization  = 1.06358 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19c2b4e85

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19c2b4e85

Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1217b31

Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1788.742 ; gain = 5.840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.265  | TNS=0.000  | WHS=0.036  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e1217b31

Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1788.742 ; gain = 5.840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1788.742 ; gain = 5.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 1788.742 ; gain = 5.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1788.742 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.887 . Memory (MB): peak = 1792.988 ; gain = 4.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mblaze_wrapper_drc_routed.rpt -pb Mblaze_wrapper_drc_routed.pb -rpx Mblaze_wrapper_drc_routed.rpx
Command: report_drc -file Mblaze_wrapper_drc_routed.rpt -pb Mblaze_wrapper_drc_routed.pb -rpx Mblaze_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Mblaze_wrapper_methodology_drc_routed.rpt -pb Mblaze_wrapper_methodology_drc_routed.pb -rpx Mblaze_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Mblaze_wrapper_methodology_drc_routed.rpt -pb Mblaze_wrapper_methodology_drc_routed.pb -rpx Mblaze_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Asus/MicroBlaze_proj/MicroBlaze_proj.runs/impl_1/Mblaze_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Mblaze_wrapper_power_routed.rpt -pb Mblaze_wrapper_power_summary_routed.pb -rpx Mblaze_wrapper_power_routed.rpx
Command: report_power -file Mblaze_wrapper_power_routed.rpt -pb Mblaze_wrapper_power_summary_routed.pb -rpx Mblaze_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Mblaze_wrapper_route_status.rpt -pb Mblaze_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Mblaze_wrapper_timing_summary_routed.rpt -pb Mblaze_wrapper_timing_summary_routed.pb -rpx Mblaze_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Mblaze_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Mblaze_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Mblaze_wrapper_bus_skew_routed.rpt -pb Mblaze_wrapper_bus_skew_routed.pb -rpx Mblaze_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 22:10:35 2024...
