{"vcs1":{"timestamp_begin":1731325689.305316858, "rt":2.40, "ut":1.13, "st":0.24}}
{"vcselab":{"timestamp_begin":1731325691.782810396, "rt":1.20, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1731325693.061958166, "rt":0.32, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731325688.627115068}
{"VCS_COMP_START_TIME": 1731325688.627115068}
{"VCS_COMP_END_TIME": 1731325696.698746887}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 333792}}
{"stitch_vcselab": {"peak_mem": 231544}}
