debounce.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/13b8/src/debounce.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
kybd_slv_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/13b8/hdl/kybd_slv_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
ps2_keyboard.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/13b8/src/ps2_keyboard.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
kybd_slv_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/13b8/hdl/kybd_slv_v1_0.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_kybd_slv_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_kybd_slv_0_1/sim/design_1_kybd_slv_0_1.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_slv_0_0/src/blk_mem_gen_0_1/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_slv_0_0/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
ascii_writer.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bc0d/src/ascii_writer.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
char8x12_lookup_table.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bc0d/src/char8x12_lookup_table.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
slv_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bc0d/hdl/slv_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
vga_sync.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bc0d/src/vga_sync.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
slv_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/bc0d/hdl/slv_v1_0.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_slv_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_slv_0_0/sim/design_1_slv_0_0.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="$ref_dir/../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"incdir="../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
