#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001874a38a670 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -9;
v000001874a3ebec0_0 .var "clk", 0 0;
v000001874a3ebf60_0 .var "rst", 0 0;
S_000001874a389ae0 .scope module, "dut" "cpu_top" 2 7, 3 3 0, S_000001874a38a670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_000001874a375870 .functor OR 1, L_000001874a3ed890, L_000001874a3ed9d0, C4<0>, C4<0>;
L_000001874a375b10 .functor OR 1, L_000001874a375870, L_000001874a3ec3f0, C4<0>, C4<0>;
L_000001874a375c60 .functor OR 1, L_000001874a375b10, L_000001874a3ec990, C4<0>, C4<0>;
L_000001874a375cd0 .functor OR 1, L_000001874a375c60, L_000001874a3eda70, C4<0>, C4<0>;
L_000001874a375d40 .functor OR 1, L_000001874a375cd0, L_000001874a3ec2b0, C4<0>, C4<0>;
L_000001874a375020 .functor OR 1, L_000001874a3ecc10, L_000001874a3ed250, C4<0>, C4<0>;
L_000001874a375db0 .functor OR 1, L_000001874a375020, L_000001874a3ecf30, C4<0>, C4<0>;
L_000001874a3758e0 .functor OR 1, L_000001874a375db0, L_000001874a3ed610, C4<0>, C4<0>;
L_000001874a3753a0 .functor OR 1, L_000001874a3758e0, L_000001874a3eccb0, C4<0>, C4<0>;
L_000001874a400088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001874a3e8830_0 .net/2u *"_ivl_0", 7 0, L_000001874a400088;  1 drivers
L_000001874a4004c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001874a3e8470_0 .net/2u *"_ivl_104", 11 0, L_000001874a4004c0;  1 drivers
v000001874a3e8ab0_0 .net *"_ivl_107", 3 0, L_000001874a3ed430;  1 drivers
v000001874a3e92d0_0 .net *"_ivl_108", 15 0, L_000001874a3edcf0;  1 drivers
v000001874a3e88d0_0 .net *"_ivl_11", 3 0, L_000001874a3ec7b0;  1 drivers
L_000001874a400118 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001874a3e8970_0 .net/2u *"_ivl_12", 3 0, L_000001874a400118;  1 drivers
v000001874a3e8e70_0 .net *"_ivl_14", 0 0, L_000001874a3ed9d0;  1 drivers
v000001874a3e8f10_0 .net *"_ivl_17", 0 0, L_000001874a375870;  1 drivers
v000001874a3e9d70_0 .net *"_ivl_19", 3 0, L_000001874a3eca30;  1 drivers
L_000001874a400160 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001874a3e9690_0 .net/2u *"_ivl_20", 3 0, L_000001874a400160;  1 drivers
v000001874a3e8fb0_0 .net *"_ivl_22", 0 0, L_000001874a3ec3f0;  1 drivers
v000001874a3e9730_0 .net *"_ivl_25", 0 0, L_000001874a375b10;  1 drivers
v000001874a3e9c30_0 .net *"_ivl_27", 3 0, L_000001874a3ecdf0;  1 drivers
L_000001874a4001a8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001874a3e9050_0 .net/2u *"_ivl_28", 3 0, L_000001874a4001a8;  1 drivers
v000001874a3e90f0_0 .net *"_ivl_30", 0 0, L_000001874a3ec990;  1 drivers
v000001874a3e8150_0 .net *"_ivl_33", 0 0, L_000001874a375c60;  1 drivers
v000001874a3e8510_0 .net *"_ivl_35", 3 0, L_000001874a3ec670;  1 drivers
L_000001874a4001f0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001874a3e85b0_0 .net/2u *"_ivl_36", 3 0, L_000001874a4001f0;  1 drivers
v000001874a3e9230_0 .net *"_ivl_38", 0 0, L_000001874a3eda70;  1 drivers
v000001874a3e95f0_0 .net *"_ivl_41", 0 0, L_000001874a375cd0;  1 drivers
v000001874a3e9af0_0 .net *"_ivl_43", 3 0, L_000001874a3ed4d0;  1 drivers
L_000001874a400238 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v000001874a3e9870_0 .net/2u *"_ivl_44", 3 0, L_000001874a400238;  1 drivers
v000001874a3e9f50_0 .net *"_ivl_46", 0 0, L_000001874a3ec2b0;  1 drivers
v000001874a3e80b0_0 .net *"_ivl_49", 0 0, L_000001874a375d40;  1 drivers
v000001874a3e8290_0 .net *"_ivl_5", 3 0, L_000001874a3ea200;  1 drivers
v000001874a3eae80_0 .net *"_ivl_51", 3 0, L_000001874a3ec0d0;  1 drivers
v000001874a3eade0_0 .net *"_ivl_53", 3 0, L_000001874a3ec710;  1 drivers
v000001874a3eb880_0 .net *"_ivl_59", 3 0, L_000001874a3ede30;  1 drivers
L_000001874a4000d0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001874a3ea980_0 .net/2u *"_ivl_6", 3 0, L_000001874a4000d0;  1 drivers
L_000001874a400280 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001874a3ea0c0_0 .net/2u *"_ivl_60", 3 0, L_000001874a400280;  1 drivers
v000001874a3eb920_0 .net *"_ivl_62", 0 0, L_000001874a3ecc10;  1 drivers
v000001874a3eb100_0 .net *"_ivl_65", 3 0, L_000001874a3ecad0;  1 drivers
L_000001874a4002c8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001874a3eb420_0 .net/2u *"_ivl_66", 3 0, L_000001874a4002c8;  1 drivers
v000001874a3ea5c0_0 .net *"_ivl_68", 0 0, L_000001874a3ed250;  1 drivers
v000001874a3eaf20_0 .net *"_ivl_71", 0 0, L_000001874a375020;  1 drivers
v000001874a3eb740_0 .net *"_ivl_73", 3 0, L_000001874a3edb10;  1 drivers
L_000001874a400310 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001874a3ea7a0_0 .net/2u *"_ivl_74", 3 0, L_000001874a400310;  1 drivers
v000001874a3eb1a0_0 .net *"_ivl_76", 0 0, L_000001874a3ecf30;  1 drivers
v000001874a3eb060_0 .net *"_ivl_79", 0 0, L_000001874a375db0;  1 drivers
v000001874a3ea2a0_0 .net *"_ivl_8", 0 0, L_000001874a3ed890;  1 drivers
v000001874a3eafc0_0 .net *"_ivl_81", 3 0, L_000001874a3ec170;  1 drivers
L_000001874a400358 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001874a3eaca0_0 .net/2u *"_ivl_82", 3 0, L_000001874a400358;  1 drivers
v000001874a3ea840_0 .net *"_ivl_84", 0 0, L_000001874a3ed610;  1 drivers
v000001874a3eb380_0 .net *"_ivl_87", 0 0, L_000001874a3758e0;  1 drivers
v000001874a3eb240_0 .net *"_ivl_89", 3 0, L_000001874a3ec850;  1 drivers
L_000001874a4003a0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001874a3ea520_0 .net/2u *"_ivl_90", 3 0, L_000001874a4003a0;  1 drivers
v000001874a3eba60_0 .net *"_ivl_92", 0 0, L_000001874a3eccb0;  1 drivers
v000001874a3ebb00_0 .net *"_ivl_95", 0 0, L_000001874a3753a0;  1 drivers
v000001874a3eac00_0 .net *"_ivl_97", 3 0, L_000001874a3ecd50;  1 drivers
v000001874a3eb9c0_0 .net *"_ivl_99", 3 0, L_000001874a3ed570;  1 drivers
v000001874a3ea660_0 .net "alu_b", 15 0, L_000001874a3ec490;  1 drivers
v000001874a3eab60_0 .net "alu_op", 3 0, v000001874a376d80_0;  1 drivers
v000001874a3ebba0_0 .net "alu_result", 15 0, v000001874a3767e0_0;  1 drivers
v000001874a3ea340_0 .net "alu_src", 0 0, v000001874a376740_0;  1 drivers
v000001874a3ebc40_0 .net "clk", 0 0, v000001874a3ebec0_0;  1 drivers
v000001874a3ea8e0_0 .net "instr", 15 0, L_000001874a375e20;  1 drivers
v000001874a3eb2e0_0 .net "mem_read", 0 0, v000001874a377320_0;  1 drivers
v000001874a3ebd80_0 .net "mem_read_data", 15 0, L_000001874a3eded0;  1 drivers
v000001874a3eb4c0_0 .net "mem_to_reg", 0 0, v000001874a377b40_0;  1 drivers
v000001874a3eaa20_0 .net "mem_write", 0 0, v000001874a377be0_0;  1 drivers
v000001874a3ebce0_0 .net "next_pc", 7 0, L_000001874a3ea160;  1 drivers
v000001874a3ea3e0_0 .net "pc", 7 0, v000001874a3e8dd0_0;  1 drivers
v000001874a3eb560_0 .net "rd_sel", 3 0, L_000001874a3ed2f0;  1 drivers
v000001874a3eb600_0 .net "reg_write", 0 0, v000001874a377c80_0;  1 drivers
v000001874a3eb6a0_0 .net "rs1_data", 15 0, L_000001874a375410;  1 drivers
v000001874a3ea700_0 .net "rs1_sel", 3 0, L_000001874a3ecb70;  1 drivers
v000001874a3eaac0_0 .net "rs2_data", 15 0, L_000001874a375480;  1 drivers
v000001874a3eb7e0_0 .net "rs2_sel", 3 0, L_000001874a3ec8f0;  1 drivers
v000001874a3ead40_0 .net "rst", 0 0, v000001874a3ebf60_0;  1 drivers
v000001874a3ebe20_0 .net "write_back_data", 15 0, L_000001874a3ed070;  1 drivers
v000001874a3ea480_0 .net "zero", 0 0, L_000001874a3edbb0;  1 drivers
L_000001874a3ea160 .arith/sum 8, v000001874a3e8dd0_0, L_000001874a400088;
L_000001874a3ea200 .part L_000001874a375e20, 12, 4;
L_000001874a3ed890 .cmp/eq 4, L_000001874a3ea200, L_000001874a4000d0;
L_000001874a3ec7b0 .part L_000001874a375e20, 12, 4;
L_000001874a3ed9d0 .cmp/eq 4, L_000001874a3ec7b0, L_000001874a400118;
L_000001874a3eca30 .part L_000001874a375e20, 12, 4;
L_000001874a3ec3f0 .cmp/eq 4, L_000001874a3eca30, L_000001874a400160;
L_000001874a3ecdf0 .part L_000001874a375e20, 12, 4;
L_000001874a3ec990 .cmp/eq 4, L_000001874a3ecdf0, L_000001874a4001a8;
L_000001874a3ec670 .part L_000001874a375e20, 12, 4;
L_000001874a3eda70 .cmp/eq 4, L_000001874a3ec670, L_000001874a4001f0;
L_000001874a3ed4d0 .part L_000001874a375e20, 12, 4;
L_000001874a3ec2b0 .cmp/eq 4, L_000001874a3ed4d0, L_000001874a400238;
L_000001874a3ec0d0 .part L_000001874a375e20, 4, 4;
L_000001874a3ec710 .part L_000001874a375e20, 8, 4;
L_000001874a3ecb70 .functor MUXZ 4, L_000001874a3ec710, L_000001874a3ec0d0, L_000001874a375d40, C4<>;
L_000001874a3ec8f0 .part L_000001874a375e20, 4, 4;
L_000001874a3ede30 .part L_000001874a375e20, 12, 4;
L_000001874a3ecc10 .cmp/eq 4, L_000001874a3ede30, L_000001874a400280;
L_000001874a3ecad0 .part L_000001874a375e20, 12, 4;
L_000001874a3ed250 .cmp/eq 4, L_000001874a3ecad0, L_000001874a4002c8;
L_000001874a3edb10 .part L_000001874a375e20, 12, 4;
L_000001874a3ecf30 .cmp/eq 4, L_000001874a3edb10, L_000001874a400310;
L_000001874a3ec170 .part L_000001874a375e20, 12, 4;
L_000001874a3ed610 .cmp/eq 4, L_000001874a3ec170, L_000001874a400358;
L_000001874a3ec850 .part L_000001874a375e20, 12, 4;
L_000001874a3eccb0 .cmp/eq 4, L_000001874a3ec850, L_000001874a4003a0;
L_000001874a3ecd50 .part L_000001874a375e20, 8, 4;
L_000001874a3ed570 .part L_000001874a375e20, 0, 4;
L_000001874a3ed2f0 .functor MUXZ 4, L_000001874a3ed570, L_000001874a3ecd50, L_000001874a3753a0, C4<>;
L_000001874a3ed930 .part L_000001874a375e20, 12, 4;
L_000001874a3ed430 .part L_000001874a375e20, 0, 4;
L_000001874a3edcf0 .concat [ 4 12 0 0], L_000001874a3ed430, L_000001874a4004c0;
L_000001874a3ec490 .functor MUXZ 16, L_000001874a375480, L_000001874a3edcf0, v000001874a376740_0, C4<>;
L_000001874a3ed7f0 .part v000001874a3767e0_0, 0, 8;
L_000001874a3ed070 .functor MUXZ 16, v000001874a3767e0_0, L_000001874a3eded0, v000001874a377b40_0, C4<>;
S_000001874a389c70 .scope module, "alu0" "alu" 3 82, 4 1 0, S_000001874a389ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 16 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001874a400508 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001874a377a00_0 .net/2u *"_ivl_0", 15 0, L_000001874a400508;  1 drivers
v000001874a375fc0_0 .net "a", 15 0, L_000001874a375410;  alias, 1 drivers
v000001874a377aa0_0 .net "alu_control", 3 0, v000001874a376d80_0;  alias, 1 drivers
v000001874a3767e0_0 .var "alu_result", 15 0;
v000001874a376ba0_0 .net "b", 15 0, L_000001874a3ec490;  alias, 1 drivers
v000001874a376c40_0 .net "zero", 0 0, L_000001874a3edbb0;  alias, 1 drivers
E_000001874a382620 .event anyedge, v000001874a377aa0_0, v000001874a375fc0_0, v000001874a376ba0_0;
L_000001874a3edbb0 .cmp/eq 16, v000001874a3767e0_0, L_000001874a400508;
S_000001874a36b340 .scope module, "cu" "control" 3 55, 5 3 0, S_000001874a389ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 4 "alu_op";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "mem_to_reg";
v000001874a376d80_0 .var "alu_op", 3 0;
v000001874a376740_0 .var "alu_src", 0 0;
v000001874a377320_0 .var "mem_read", 0 0;
v000001874a377b40_0 .var "mem_to_reg", 0 0;
v000001874a377be0_0 .var "mem_write", 0 0;
v000001874a377d20_0 .net "opcode", 3 0, L_000001874a3ed930;  1 drivers
v000001874a377c80_0 .var "reg_write", 0 0;
E_000001874a383020 .event anyedge, v000001874a377d20_0;
S_000001874a36b4d0 .scope module, "dmem0" "dmem" 3 90, 6 1 0, S_000001874a389ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 16 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 16 "read_data";
v000001874a377000_0 .net *"_ivl_0", 15 0, L_000001874a3edc50;  1 drivers
v000001874a377dc0_0 .net *"_ivl_2", 9 0, L_000001874a3edd90;  1 drivers
L_000001874a400550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001874a376ec0_0 .net *"_ivl_5", 1 0, L_000001874a400550;  1 drivers
L_000001874a400598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001874a376880_0 .net/2u *"_ivl_6", 15 0, L_000001874a400598;  1 drivers
v000001874a376e20_0 .net "addr", 7 0, L_000001874a3ed7f0;  1 drivers
v000001874a3773c0_0 .net "clk", 0 0, v000001874a3ebec0_0;  alias, 1 drivers
v000001874a376560_0 .var/i "i", 31 0;
v000001874a376600_0 .net "mem_read", 0 0, v000001874a377320_0;  alias, 1 drivers
v000001874a3770a0_0 .net "mem_write", 0 0, v000001874a377be0_0;  alias, 1 drivers
v000001874a377140 .array "memory", 255 0, 15 0;
v000001874a3771e0_0 .net "read_data", 15 0, L_000001874a3eded0;  alias, 1 drivers
v000001874a377280_0 .net "write_data", 15 0, L_000001874a375480;  alias, 1 drivers
E_000001874a3823e0 .event posedge, v000001874a3773c0_0;
L_000001874a3edc50 .array/port v000001874a377140, L_000001874a3edd90;
L_000001874a3edd90 .concat [ 8 2 0 0], L_000001874a3ed7f0, L_000001874a400550;
L_000001874a3eded0 .functor MUXZ 16, L_000001874a400598, L_000001874a3edc50, v000001874a377320_0, C4<>;
S_000001874a36ad90 .scope module, "imem0" "imem" 3 51, 7 1 0, S_000001874a389ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /OUTPUT 16 "instr";
L_000001874a375e20 .functor BUFZ 16, L_000001874a3ed6b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001874a377500_0 .net *"_ivl_0", 15 0, L_000001874a3ed6b0;  1 drivers
v000001874a377e60_0 .net *"_ivl_2", 9 0, L_000001874a3ece90;  1 drivers
L_000001874a4003e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001874a376380_0 .net *"_ivl_5", 1 0, L_000001874a4003e8;  1 drivers
v000001874a376920_0 .net "addr", 7 0, v000001874a3e8dd0_0;  alias, 1 drivers
v000001874a3e81f0_0 .var/i "i", 31 0;
v000001874a3e8a10_0 .net "instr", 15 0, L_000001874a375e20;  alias, 1 drivers
v000001874a3e9910 .array "mem", 255 0, 15 0;
L_000001874a3ed6b0 .array/port v000001874a3e9910, L_000001874a3ece90;
L_000001874a3ece90 .concat [ 8 2 0 0], v000001874a3e8dd0_0, L_000001874a4003e8;
S_000001874a36af20 .scope module, "pc0" "pc" 3 48, 8 1 0, S_000001874a389ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "next_pc";
    .port_info 3 /OUTPUT 8 "pc";
v000001874a3e9190_0 .net "clk", 0 0, v000001874a3ebec0_0;  alias, 1 drivers
v000001874a3e8b50_0 .net "next_pc", 7 0, L_000001874a3ea160;  alias, 1 drivers
v000001874a3e8dd0_0 .var "pc", 7 0;
v000001874a3e97d0_0 .net "rst", 0 0, v000001874a3ebf60_0;  alias, 1 drivers
E_000001874a382ae0 .event posedge, v000001874a3e97d0_0, v000001874a3773c0_0;
S_000001874a367310 .scope module, "rf" "regfile" 3 66, 9 1 0, S_000001874a389ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 16 "rd_data";
    .port_info 7 /OUTPUT 16 "rs1_data";
    .port_info 8 /OUTPUT 16 "rs2_data";
L_000001874a375410 .functor BUFZ 16, L_000001874a3edf70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001874a375480 .functor BUFZ 16, L_000001874a3ecfd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001874a3e8790_0 .net *"_ivl_0", 15 0, L_000001874a3edf70;  1 drivers
v000001874a3e9370_0 .net *"_ivl_10", 5 0, L_000001874a3ec5d0;  1 drivers
L_000001874a400478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001874a3e9410_0 .net *"_ivl_13", 1 0, L_000001874a400478;  1 drivers
v000001874a3e9a50_0 .net *"_ivl_2", 5 0, L_000001874a3ed750;  1 drivers
L_000001874a400430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001874a3e8330_0 .net *"_ivl_5", 1 0, L_000001874a400430;  1 drivers
v000001874a3e9b90_0 .net *"_ivl_8", 15 0, L_000001874a3ecfd0;  1 drivers
v000001874a3e8bf0_0 .net "clk", 0 0, v000001874a3ebec0_0;  alias, 1 drivers
v000001874a3e9e10_0 .var/i "i", 31 0;
v000001874a3e9550_0 .net "rd", 3 0, L_000001874a3ed2f0;  alias, 1 drivers
v000001874a3e94b0_0 .net "rd_data", 15 0, L_000001874a3ed070;  alias, 1 drivers
v000001874a3e86f0_0 .net "reg_write", 0 0, v000001874a377c80_0;  alias, 1 drivers
v000001874a3e8c90 .array "regs", 15 0, 15 0;
v000001874a3e83d0_0 .net "rs1", 3 0, L_000001874a3ecb70;  alias, 1 drivers
v000001874a3e9cd0_0 .net "rs1_data", 15 0, L_000001874a375410;  alias, 1 drivers
v000001874a3e8d30_0 .net "rs2", 3 0, L_000001874a3ec8f0;  alias, 1 drivers
v000001874a3e9eb0_0 .net "rs2_data", 15 0, L_000001874a375480;  alias, 1 drivers
v000001874a3e8650_0 .net "rst", 0 0, v000001874a3ebf60_0;  alias, 1 drivers
L_000001874a3edf70 .array/port v000001874a3e8c90, L_000001874a3ed750;
L_000001874a3ed750 .concat [ 4 2 0 0], L_000001874a3ecb70, L_000001874a400430;
L_000001874a3ecfd0 .array/port v000001874a3e8c90, L_000001874a3ec5d0;
L_000001874a3ec5d0 .concat [ 4 2 0 0], L_000001874a3ec8f0, L_000001874a400478;
    .scope S_000001874a36af20;
T_0 ;
    %wait E_000001874a382ae0;
    %load/vec4 v000001874a3e97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001874a3e8dd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001874a3e8b50_0;
    %assign/vec4 v000001874a3e8dd0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001874a36ad90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001874a3e81f0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001874a3e81f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001874a3e81f0_0;
    %store/vec4a v000001874a3e9910, 4, 0;
    %load/vec4 v000001874a3e81f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001874a3e81f0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 7 12 "$readmemh", "program.hex", v000001874a3e9910 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001874a36b340;
T_2 ;
    %wait E_000001874a383020;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a377320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a377be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a377b40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %load/vec4 v000001874a377d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377b40_0, 0, 1;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001874a376d80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a376740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a377be0_0, 0, 1;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001874a367310;
T_3 ;
    %wait E_000001874a382ae0;
    %load/vec4 v000001874a3e8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001874a3e9e10_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001874a3e9e10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001874a3e9e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001874a3e8c90, 0, 4;
    %load/vec4 v000001874a3e9e10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001874a3e9e10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001874a3e86f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001874a3e9550_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001874a3e94b0_0;
    %load/vec4 v000001874a3e9550_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001874a3e8c90, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001874a389c70;
T_4 ;
    %wait E_000001874a382620;
    %load/vec4 v000001874a377aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000001874a375fc0_0;
    %load/vec4 v000001874a376ba0_0;
    %add;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000001874a375fc0_0;
    %load/vec4 v000001874a376ba0_0;
    %sub;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000001874a375fc0_0;
    %load/vec4 v000001874a376ba0_0;
    %and;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000001874a375fc0_0;
    %load/vec4 v000001874a376ba0_0;
    %or;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000001874a375fc0_0;
    %load/vec4 v000001874a376ba0_0;
    %xor;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000001874a375fc0_0;
    %load/vec4 v000001874a376ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 16;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v000001874a3767e0_0, 0, 16;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001874a36b4d0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001874a376560_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001874a376560_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001874a376560_0;
    %store/vec4a v000001874a377140, 4, 0;
    %load/vec4 v000001874a376560_0;
    %addi 1, 0, 32;
    %store/vec4 v000001874a376560_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001874a36b4d0;
T_6 ;
    %wait E_000001874a3823e0;
    %load/vec4 v000001874a3770a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001874a377280_0;
    %load/vec4 v000001874a376e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001874a377140, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001874a38a670;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a3ebec0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001874a38a670;
T_8 ;
    %delay 5, 0;
    %load/vec4 v000001874a3ebec0_0;
    %inv;
    %store/vec4 v000001874a3ebec0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001874a38a670;
T_9 ;
    %vpi_call 2 14 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001874a38a670 {0 0 0};
    %vpi_call 2 18 "$display", "\012=== AK-16b CPU Simulation ===\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001874a3ebf60_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001874a3ebf60_0, 0, 1;
    %vpi_call 2 25 "$display", "Time=%0t : After reset, starting execution...\012", $time {0 0 0};
    %pushi/vec4 15, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001874a3823e0;
    %delay 1, 0;
    %vpi_call 2 30 "$display", "Time=%0t | PC=%0d | Instr=0x%04h", $time, v000001874a3ea3e0_0, v000001874a3ea8e0_0 {0 0 0};
    %vpi_call 2 31 "$display", "  Control: RegWrite=%b ALUSrc=%b ALUOp=%h MemRead=%b MemWrite=%b", v000001874a3eb600_0, v000001874a3ea340_0, v000001874a3eab60_0, v000001874a3eb2e0_0, v000001874a3eaa20_0 {0 0 0};
    %vpi_call 2 33 "$display", "  ALU: rs1=%0d, rs2/imm=%0d \342\206\222 result=%0d (zero=%b)", v000001874a3eb6a0_0, v000001874a3ea660_0, v000001874a3ebba0_0, v000001874a3ea480_0 {0 0 0};
    %vpi_call 2 35 "$display", "  Registers: R1=%0d R2=%0d R3=%0d R4=%0d R5=%0d R6=%0d", &A<v000001874a3e8c90, 1>, &A<v000001874a3e8c90, 2>, &A<v000001874a3e8c90, 3>, &A<v000001874a3e8c90, 4>, &A<v000001874a3e8c90, 5>, &A<v000001874a3e8c90, 6> {0 0 0};
    %vpi_call 2 38 "$display", "\000" {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "\012=== Final Register State ===" {0 0 0};
    %vpi_call 2 42 "$display", "R0=%0d R1=%0d R2=%0d R3=%0d R4=%0d R5=%0d R6=%0d R7=%0d", &A<v000001874a3e8c90, 0>, &A<v000001874a3e8c90, 1>, &A<v000001874a3e8c90, 2>, &A<v000001874a3e8c90, 3>, &A<v000001874a3e8c90, 4>, &A<v000001874a3e8c90, 5>, &A<v000001874a3e8c90, 6>, &A<v000001874a3e8c90, 7> {0 0 0};
    %vpi_call 2 46 "$display", "R8=%0d R9=%0d R10=%0d R11=%0d R12=%0d R13=%0d R14=%0d R15=%0d\012", &A<v000001874a3e8c90, 8>, &A<v000001874a3e8c90, 9>, &A<v000001874a3e8c90, 10>, &A<v000001874a3e8c90, 11>, &A<v000001874a3e8c90, 12>, &A<v000001874a3e8c90, 13>, &A<v000001874a3e8c90, 14>, &A<v000001874a3e8c90, 15> {0 0 0};
    %vpi_call 2 51 "$display", "Simulation complete!\012" {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001874a38a670;
T_10 ;
    %delay 5000, 0;
    %vpi_call 2 57 "$display", "error" {0 0 0};
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu_top.v";
    "alu.v";
    "control.v";
    "dmem.v";
    "imem.v";
    "pc.v";
    "regfile.v";
