

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_55_1'
================================================================
* Date:           Sat May 31 09:38:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       6|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_96_p2                 |         +|   0|  0|  13|           4|           1|
    |ap_condition_120                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_90_p2                |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  26|          10|           8|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2   |   9|          2|    4|          8|
    |i_fu_46                |   9|          2|    4|          8|
    |in_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   10|         20|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_46      |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_55_1|  return value|
|in_stream_TVALID           |   in|    1|        axis|                         in_stream|       pointer|
|in_stream_TDATA            |   in|   96|        axis|                         in_stream|       pointer|
|in_stream_TREADY           |  out|    1|        axis|                         in_stream|       pointer|
|buffer_M_value_address0    |  out|    3|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_ce0         |  out|    1|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_we0         |  out|    1|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_d0          |  out|   32|   ap_memory|                    buffer_M_value|         array|
|buffer_M_value_1_address0  |  out|    3|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_ce0       |  out|    1|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_we0       |  out|    1|   ap_memory|                  buffer_M_value_1|         array|
|buffer_M_value_1_d0        |  out|   32|   ap_memory|                  buffer_M_value_1|         array|
+---------------------------+-----+-----+------------+----------------------------------+--------------+

