<html><body><samp><pre>
<!@TC:1599131619>
#Build: Synplify Pro (R) Q-2020.03G-Beta1, Build 136R, May 11 2020
#install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EYE-02

# Thu Sep  3 19:13:39 2020

#Implementation: rev_1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @</a>

@N: : <!@TM:1599131623> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @</a>

@N: : <!@TM:1599131623> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1599131623> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1599131623> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" (library work)
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v:110:9:110:27:@W:CG1337:@XP_MSG">gw_ao_match.v(110)</a><!@TM:1599131623> | Net match_m0_en_reg_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v:111:9:111:27:@W:CG1337:@XP_MSG">gw_ao_match.v(111)</a><!@TM:1599131623> | Net match_m1_en_reg_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v:112:9:112:27:@W:CG1337:@XP_MSG">gw_ao_match.v(112)</a><!@TM:1599131623> | Net match_m2_en_reg_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v:113:9:113:28:@W:CG1337:@XP_MSG">gw_ao_match.v(113)</a><!@TM:1599131623> | Net match_ctl_en_reg_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v:114:9:114:25:@W:CG1337:@XP_MSG">gw_ao_match.v(114)</a><!@TM:1599131623> | Net match_cnt_reg_wr is not declared.</font>
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v:121:9:121:28:@W:CG1337:@XP_MSG">gw_ao_mem_ctrl.v(121)</a><!@TM:1599131623> | Net capture_length_zero is not declared.</font>
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_0\gw_ao_top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_0\gw_ao_expression.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_0\gw_ao_parameter.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:629:9:629:21:@W:CG1337:@XP_MSG">gw_ao_top.v(629)</a><!@TM:1599131623> | Net start_reg_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:632:9:632:30:@W:CG1337:@XP_MSG">gw_ao_top.v(632)</a><!@TM:1599131623> | Net trig_level_max_reg_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:633:9:633:32:@W:CG1337:@XP_MSG">gw_ao_top.v(633)</a><!@TM:1599131623> | Net capture_mem_addr_max_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:634:9:634:32:@W:CG1337:@XP_MSG">gw_ao_top.v(634)</a><!@TM:1599131623> | Net capture_mem_addr_rem_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:635:9:635:31:@W:CG1337:@XP_MSG">gw_ao_top.v(635)</a><!@TM:1599131623> | Net capture_windows_num_wr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2109:9:2109:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2109)</a><!@TM:1599131623> | Net match_en_0 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2110:9:2110:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2110)</a><!@TM:1599131623> | Net match_en_1 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2111:9:2111:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2111)</a><!@TM:1599131623> | Net match_en_2 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2112:9:2112:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2112)</a><!@TM:1599131623> | Net match_en_3 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2113:9:2113:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2113)</a><!@TM:1599131623> | Net match_en_4 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2114:9:2114:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2114)</a><!@TM:1599131623> | Net match_en_5 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2115:9:2115:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2115)</a><!@TM:1599131623> | Net match_en_6 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2116:9:2116:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2116)</a><!@TM:1599131623> | Net match_en_7 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2117:9:2117:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2117)</a><!@TM:1599131623> | Net match_en_8 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2118:9:2118:19:@W:CG1337:@XP_MSG">gw_ao_top.v(2118)</a><!@TM:1599131623> | Net match_en_9 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2119:9:2119:20:@W:CG1337:@XP_MSG">gw_ao_top.v(2119)</a><!@TM:1599131623> | Net match_en_10 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2120:9:2120:20:@W:CG1337:@XP_MSG">gw_ao_top.v(2120)</a><!@TM:1599131623> | Net match_en_11 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2121:9:2121:20:@W:CG1337:@XP_MSG">gw_ao_top.v(2121)</a><!@TM:1599131623> | Net match_en_12 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2122:9:2122:20:@W:CG1337:@XP_MSG">gw_ao_top.v(2122)</a><!@TM:1599131623> | Net match_en_13 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2123:9:2123:20:@W:CG1337:@XP_MSG">gw_ao_top.v(2123)</a><!@TM:1599131623> | Net match_en_14 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2124:9:2124:20:@W:CG1337:@XP_MSG">gw_ao_top.v(2124)</a><!@TM:1599131623> | Net match_en_15 is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v:2636:9:2636:17:@W:CG1337:@XP_MSG">gw_ao_top.v(2636)</a><!@TM:1599131623> | Net stop_reg is not declared.</font>
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_control\gw_con_top_define.v" (library work)
@I:"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\ao_control\gw_con_parameter.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v:203:9:203:19:@W:CG1337:@XP_MSG">gw_con_top.v(203)</a><!@TM:1599131623> | Net capture_dr is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v:217:9:217:23:@W:CG1337:@XP_MSG">gw_con_top.v(217)</a><!@TM:1599131623> | Net enable_i_delay is not declared.</font>
@I::"D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v" (library work)
@I::"J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v" (library work)
Verilog syntax check successful!
Selecting top level module gw_gao
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v:365:7:365:11:@N:CG364:@XP_MSG">gw2a.v(365)</a><!@TM:1599131623> | Synthesizing module IBUF in library work.
Running optimization stage 1 on IBUF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro\lib\generic\gw2a.v:370:7:370:11:@N:CG364:@XP_MSG">gw2a.v(370)</a><!@TM:1599131623> | Synthesizing module OBUF in library work.
Running optimization stage 1 on OBUF .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v:1:7:1:14:@N:CG364:@XP_MSG">gw_jtag.v(1)</a><!@TM:1599131623> | Synthesizing module GW_JTAG in library work.
Running optimization stage 1 on GW_JTAG .......
Running optimization stage 1 on MUX16 .......
Running optimization stage 1 on gw_con_top .......
Running optimization stage 1 on ao_mem_ctrl_0_4096s_27s_12s .......
Running optimization stage 1 on ao_crc32_0 .......
Running optimization stage 1 on ao_match_0_0s_1s_27s_1_1_0_1_2_3_4 .......
Running optimization stage 1 on ao_top_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v:1:7:1:13:@N:CG364:@XP_MSG">gw_gao_top.v(1)</a><!@TM:1599131623> | Synthesizing module gw_gao in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v:114:5:114:12:@W:CG360:@XP_MSG">gw_gao_top.v(114)</a><!@TM:1599131623> | Removing wire tdo_er2, as there is no assignment to it.</font>
Running optimization stage 1 on gw_gao .......
Running optimization stage 2 on gw_gao .......
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\gw_gao_top.v:114:5:114:12:@W:CL156:@XP_MSG">gw_gao_top.v(114)</a><!@TM:1599131623> | *Input tdo_er2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Running optimization stage 2 on ao_match_0_0s_1s_27s_1_1_0_1_2_3_4 .......
Running optimization stage 2 on ao_top_0 .......
Extracted state machine for register module_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
   1010
   1011
Running optimization stage 2 on ao_crc32_0 .......
Running optimization stage 2 on ao_mem_ctrl_0_4096s_27s_12s .......
Running optimization stage 2 on gw_con_top .......
Running optimization stage 2 on MUX16 .......
Running optimization stage 2 on GW_JTAG .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 129MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Thu Sep  3 19:13:42 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @</a>

@N: : <!@TM:1599131623> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:1:7:1:13:@N:NF107:@XP_MSG">gw_gao_top.v(1)</a><!@TM:1599131623> | Selected library: work cell: gw_gao view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:1:7:1:13:@N:NF107:@XP_MSG">gw_gao_top.v(1)</a><!@TM:1599131623> | Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep  3 19:13:43 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\gao_std_comp.rt.csv:@XP_FILE">gao_std_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 39MB peak: 48MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Thu Sep  3 19:13:43 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1599131619>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003syn, Build 137R, Built May 11 2020 09:06:37, @</a>

@N: : <!@TM:1599131625> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:1:7:1:13:@N:NF107:@XP_MSG">gw_gao_top.v(1)</a><!@TM:1599131625> | Selected library: work cell: gw_gao view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:1:7:1:13:@N:NF107:@XP_MSG">gw_gao_top.v(1)</a><!@TM:1599131625> | Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 107MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep  3 19:13:44 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1599131619>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1599131619>
# Thu Sep  3 19:13:45 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1599131628> | No constraint file specified. 
Linked File:  <a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std_scck.rpt:@XP_FILE">gao_std_scck.rpt</a>
See clock summary report "J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1599131628> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1599131628> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1599131628> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 147MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 148MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)

Encoding state machine module_state[10:0] (in view: work.ao_top_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 243MB peak: 243MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)

<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:155:12:155:22:@W:BN117:@XP_MSG">gw_gao_top.v(155)</a><!@TM:1599131628> | Instance u_icon_top of partition view:work.gw_con_top(verilog) has no references to its outputs; instance not removed. </font>
<font color=#A52A2A>@W:<a href="@W:BN117:@XP_HELP">BN117</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:155:12:155:22:@W:BN117:@XP_MSG">gw_gao_top.v(155)</a><!@TM:1599131628> | Instance u_icon_top of partition view:work.gw_con_top(verilog) has no references to its outputs; instance not removed. </font>

Finished clock optimization report phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 244MB peak: 244MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                 Requested     Requested     Clock        Clock                     Clock
Level     Clock                                 Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                248.0 MHz     4.032         system       system_clkgroup           0    
                                                                                                                        
0 -       gw_gao|control0_inferred_clock[0]     186.5 MHz     5.362         inferred     Autoconstr_clkgroup_1     297  
                                                                                                                        
0 -       gw_gao|cmos_pclk                      237.7 MHz     4.207         inferred     Autoconstr_clkgroup_0     101  
========================================================================================================================



Clock Load Summary
***********************

                                      Clock     Source                       Clock Pin                                          Non-clock Pin     Non-clock Pin                 
Clock                                 Load      Pin                          Seq Example                                        Seq Example       Comb Example                  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                0         -                            -                                                  -                 -                             
                                                                                                                                                                                
gw_gao|control0_inferred_clock[0]     297       u_gw_jtag.tck_o(GW_JTAG)     u_la0_top.data_register[47:0].C                    -                 u_icon_top.un1_tck_i.I[0](inv)
                                                                                                                                                                                
gw_gao|cmos_pclk                      101       cmos_pclk(port)              u_la0_top.internal_reg_force_triger_syn[1:0].C     -                 u_la0_top.clk_ao.I[0](keepbuf)
================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 372 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
<a href="@|L:J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\gao_std_prem.srm@|S:ENCRYPTED@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       ENCRYPTED           port                   75         ENCRYPTED      
<a href="@|L:J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\gao_std_prem.srm@|S:u_gw_jtag.tck_o@|E:ENCRYPTED@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1 @XP_NAMES_BY_PROP">ClockId_0_1</a>       u_gw_jtag.tck_o     GW_JTAG                297        ENCRYPTED      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1599131628> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1599131628> | Writing default property annotation file J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 244MB peak: 244MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 244MB peak: 245MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 245MB peak: 245MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 245MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Sep  3 19:13:48 2020

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1599131619>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1599131619>
# Thu Sep  3 19:13:49 2020


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapgw2020q1p1, Build 004R, Built Jun 18 2020 10:25:53, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1599131637> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1599131637> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1599131637> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 146MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 146MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 146MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 238MB peak: 238MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1599131637> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 242MB peak: 242MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 246MB peak: 251MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 248MB peak: 251MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 249MB peak: 251MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 250MB peak: 251MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 250MB peak: 251MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 250MB peak: 251MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 251MB peak: 251MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 270MB peak: 270MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.51ns		 449 /       340
   2		0h:00m:03s		    -2.51ns		 458 /       340
   3		0h:00m:03s		    -2.64ns		 457 /       340
   4		0h:00m:03s		    -2.37ns		 458 /       340
   5		0h:00m:03s		    -2.20ns		 458 /       340
Timing driven replication report
Added 6 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:04s		    -2.20ns		 460 /       346
   7		0h:00m:04s		    -2.33ns		 460 /       346
   8		0h:00m:04s		    -2.20ns		 461 /       346


   9		0h:00m:04s		    -2.20ns		 466 /       346

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 271MB peak: 271MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1599131637> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 271MB peak: 271MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 198MB peak: 272MB)

Writing Analyst data base J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\synwork\gao_std_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 273MB peak: 273MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 274MB peak: 274MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1599131637> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1599131637> | Synopsys Constraint File capacitance units using default value of 1pF  

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 274MB peak: 274MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 270MB peak: 274MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\dk_video_dvp_720_lvcmos12\impl\gao\gw_gao_top.v:136:9:136:18:@W:MT246:@XP_MSG">gw_gao_top.v(136)</a><!@TM:1599131637> | Blackbox GW_JTAG is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1599131637> | Found inferred clock gw_gao|cmos_pclk with period 4.46ns. Please declare a user-defined clock on port cmos_pclk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1599131637> | Found inferred clock gw_gao|control0_inferred_clock[0] with period 5.72ns. Please declare a user-defined clock on net control0[0].</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu Sep  3 19:13:56 2020
#


Top view:               gw_gao
Requested Frequency:    174.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1599131637> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1599131637> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.009

                                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                        Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------
gw_gao|cmos_pclk                      224.0 MHz     190.4 MHz     4.464         5.252         -0.788     inferred     Autoconstr_clkgroup_0
gw_gao|control0_inferred_clock[0]     174.9 MHz     148.6 MHz     5.719         6.728         -1.009     inferred     Autoconstr_clkgroup_1
System                                288.6 MHz     245.3 MHz     3.465         4.076         -0.611     system       system_clkgroup      
===========================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                           Ending                             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------
System                             System                             |  3.465       -0.611  |  No paths    -      |  No paths    -      |  No paths    -    
System                             gw_gao|control0_inferred_clock[0]  |  5.719       -0.466  |  No paths    -      |  5.719       5.123  |  No paths    -    
gw_gao|cmos_pclk                   gw_gao|cmos_pclk                   |  4.464       -0.788  |  4.464       3.625  |  No paths    -      |  2.232       1.393
gw_gao|cmos_pclk                   gw_gao|control0_inferred_clock[0]  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  System                             |  5.719       0.187   |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  gw_gao|cmos_pclk                   |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|control0_inferred_clock[0]  gw_gao|control0_inferred_clock[0]  |  5.719       -1.009  |  5.719       4.880  |  No paths    -      |  2.859       0.915
=============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: gw_gao|cmos_pclk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                   Arrival           
Instance                                       Reference            Type     Pin     Net                                  Time        Slack 
                                               Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]      gw_gao|cmos_pclk     DFFC     Q       capture_length[0]                    0.243       -0.788
u_la0_top.u_ao_mem_ctrl.capture_length[1]      gw_gao|cmos_pclk     DFFC     Q       capture_length[1]                    0.243       -0.715
u_la0_top.u_ao_mem_ctrl.capture_length[2]      gw_gao|cmos_pclk     DFFC     Q       capture_length[2]                    0.243       -0.680
u_la0_top.u_ao_mem_ctrl.capture_length[3]      gw_gao|cmos_pclk     DFFP     Q       capture_length[3]                    0.243       -0.645
u_la0_top.u_ao_mem_ctrl.capture_length[4]      gw_gao|cmos_pclk     DFFC     Q       capture_length[4]                    0.243       -0.610
u_la0_top.internal_reg_force_triger_syn[1]     gw_gao|cmos_pclk     DFFC     Q       internal_reg_force_triger_syn[1]     0.243       -0.604
u_la0_top.genblk1\.u_ao_match_0.match_sep      gw_gao|cmos_pclk     DFFC     Q       match                                0.243       -0.583
u_la0_top.capture_window_sel[1]                gw_gao|cmos_pclk     DFFC     Q       capture_window_sel[1]                0.243       -0.564
u_la0_top.capture_window_sel[0]                gw_gao|cmos_pclk     DFFC     Q       capture_window_sel[0]                0.243       -0.543
u_la0_top.u_ao_mem_ctrl.capture_length[5]      gw_gao|cmos_pclk     DFFC     Q       capture_length[5]                    0.243       -0.502
============================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                              Starting                                                           Required           
Instance                                      Reference            Type      Pin     Net                         Time         Slack 
                                              Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_mem_wr        gw_gao|cmos_pclk     DFFCE     CE      un1_start_reg               4.403        -0.788
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en       gw_gao|cmos_pclk     DFFCE     CE      un1_capture_length_zero     4.403        -0.608
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en       gw_gao|cmos_pclk     DFFCE     D       mem_addr_inc_en7            4.403        0.033 
u_la0_top.triger_level_cnt[2]                 gw_gao|cmos_pclk     DFFC      D       triger_level_cnt_4[2]       4.403        0.094 
u_la0_top.u_ao_mem_ctrl.capture_length[0]     gw_gao|cmos_pclk     DFFC      D       capture_length_5[0]         4.403        0.141 
u_la0_top.u_ao_mem_ctrl.capture_length[1]     gw_gao|cmos_pclk     DFFC      D       capture_length_5[1]         4.403        0.141 
u_la0_top.u_ao_mem_ctrl.capture_length[2]     gw_gao|cmos_pclk     DFFC      D       capture_length_5[2]         4.403        0.141 
u_la0_top.u_ao_mem_ctrl.capture_length[3]     gw_gao|cmos_pclk     DFFP      D       capture_length_5[3]         4.403        0.141 
u_la0_top.u_ao_mem_ctrl.capture_length[4]     gw_gao|cmos_pclk     DFFC      D       capture_length_5[4]         4.403        0.141 
u_la0_top.u_ao_mem_ctrl.capture_length[5]     gw_gao|cmos_pclk     DFFC      D       capture_length_5[5]         4.403        0.141 
====================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.srr:srsfJ:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.srs:fp:38003:40181:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.464
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.403

    - Propagation time:                      5.191
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.788

    Number of logic level(s):                5
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK
    The end   point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           4         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           SUM      Out     0.470     1.797 f     -         
capture_length_zero[1]                                  Net           -        -       0.535     -           2         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_9_4_x     LUT3          I1       In      -         2.332 f     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_9_4_x     LUT3          F        Out     0.570     2.902 r     -         
capture_length_zero_1_9_4_x                             Net           -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          I0       In      -         3.303 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          F        Out     0.549     3.852 r     -         
un1_start_reg_1                                         Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     S0       In      -         4.387 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     O        Out     0.269     4.656 r     -         
un1_start_reg                                           Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr                  DFFCE         CE       In      -         5.191 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.252 is 2.711(51.6%) logic and 2.541(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.464
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.403

    - Propagation time:                      5.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.750

    Number of logic level(s):                9
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK
    The end   point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           4         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           COUT     Out     0.035     1.397 r     -         
capture_length_zero_cry_2                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           CIN      In      -         1.397 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           COUT     Out     0.035     1.432 r     -         
capture_length_zero_cry_3                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           CIN      In      -         1.432 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           COUT     Out     0.035     1.467 r     -         
capture_length_zero_cry_4                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           CIN      In      -         1.467 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           SUM      Out     0.470     1.937 f     -         
capture_length_zero[5]                                  Net           -        -       0.535     -           2         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_2L1             LUT4          I1       In      -         2.472 f     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_2L1             LUT4          F        Out     0.570     3.042 r     -         
un1_start_reg_N_4L5_1                                   Net           -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          I3       In      -         3.443 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          F        Out     0.371     3.814 f     -         
un1_start_reg_1                                         Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     S0       In      -         4.349 f     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     O        Out     0.269     4.618 r     -         
un1_start_reg                                           Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr                  DFFCE         CE       In      -         5.153 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.214 is 2.673(51.3%) logic and 2.541(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.464
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.403

    - Propagation time:                      5.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.715

    Number of logic level(s):                8
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[1] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK
    The end   point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[1]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[1]                                       Net           -        -       0.535     -           2         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_2                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           COUT     Out     0.035     1.397 r     -         
capture_length_zero_cry_3                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           CIN      In      -         1.397 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           COUT     Out     0.035     1.432 r     -         
capture_length_zero_cry_4                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           CIN      In      -         1.432 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_5_0     ALU           SUM      Out     0.470     1.902 f     -         
capture_length_zero[5]                                  Net           -        -       0.535     -           2         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_2L1             LUT4          I1       In      -         2.437 f     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_2L1             LUT4          F        Out     0.570     3.007 r     -         
un1_start_reg_N_4L5_1                                   Net           -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          I3       In      -         3.408 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          F        Out     0.371     3.779 f     -         
un1_start_reg_1                                         Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     S0       In      -         4.314 f     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     O        Out     0.269     4.583 r     -         
un1_start_reg                                           Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr                  DFFCE         CE       In      -         5.118 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.179 is 2.638(50.9%) logic and 2.541(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.464
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.403

    - Propagation time:                      5.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.715

    Number of logic level(s):                6
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK
    The end   point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           4         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           SUM      Out     0.470     1.832 f     -         
capture_length_zero[2]                                  Net           -        -       0.535     -           2         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_9_4_x     LUT3          I2       In      -         2.367 f     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_1_9_4_x     LUT3          F        Out     0.462     2.829 r     -         
capture_length_zero_1_9_4_x                             Net           -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          I0       In      -         3.230 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          F        Out     0.549     3.779 r     -         
un1_start_reg_1                                         Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     S0       In      -         4.314 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     O        Out     0.269     4.583 r     -         
un1_start_reg                                           Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr                  DFFCE         CE       In      -         5.118 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.179 is 2.638(50.9%) logic and 2.541(49.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.464
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.403

    - Propagation time:                      5.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.694

    Number of logic level(s):                8
    Starting point:                          u_la0_top.u_ao_mem_ctrl.capture_length[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK
    The end   point is clocked by            gw_gao|cmos_pclk [rising] (rise=0.000 fall=2.232 period=4.464) on pin CLK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_length[0]               DFFC          Q        Out     0.243     0.243 r     -         
capture_length[0]                                       Net           -        -       0.535     -           4         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           I0       In      -         0.778 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_0_0     ALU           COUT     Out     0.549     1.327 r     -         
capture_length_zero_cry_0                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           CIN      In      -         1.327 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_1_0     ALU           COUT     Out     0.035     1.362 r     -         
capture_length_zero_cry_1                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           CIN      In      -         1.362 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_2_0     ALU           COUT     Out     0.035     1.397 r     -         
capture_length_zero_cry_2                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           CIN      In      -         1.397 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_3_0     ALU           COUT     Out     0.035     1.432 r     -         
capture_length_zero_cry_3                               Net           -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           CIN      In      -         1.432 r     -         
u_la0_top.u_ao_mem_ctrl.capture_length_zero_cry_4_0     ALU           SUM      Out     0.470     1.902 f     -         
capture_length_zero[4]                                  Net           -        -       0.535     -           2         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_2L1             LUT4          I0       In      -         2.437 f     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_2L1             LUT4          F        Out     0.549     2.986 r     -         
un1_start_reg_N_4L5_1                                   Net           -        -       0.401     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          I3       In      -         3.387 r     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg_N_4L5             LUT4          F        Out     0.371     3.758 f     -         
un1_start_reg_1                                         Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     S0       In      -         4.293 f     -         
u_la0_top.u_ao_mem_ctrl.un1_start_reg                   MUX2_LUT6     O        Out     0.269     4.562 r     -         
un1_start_reg                                           Net           -        -       0.535     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr                  DFFCE         CE       In      -         5.097 r     -         
=======================================================================================================================
Total path delay (propagation time + setup) of 5.158 is 2.617(50.7%) logic and 2.541(49.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: gw_gao|control0_inferred_clock[0]</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                                 Arrival           
Instance                                   Reference                             Type      Pin     Net                              Time        Slack 
                                           Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.bit_count[1]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[1]                     0.243       -1.009
u_la0_top.bit_count[0]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[0]                     0.243       -0.988
u_la0_top.bit_count[2]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[2]                     0.243       -0.901
u_la0_top.bit_count[4]                     gw_gao|control0_inferred_clock[0]     DFFCE     Q       bit_count[4]                     0.243       -0.810
u_la0_top.data_register_fast[43]           gw_gao|control0_inferred_clock[0]     DFFCE     Q       data_register_fast[43]           0.243       -0.669
u_la0_top.internal_register_select[15]     gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[15]     0.243       -0.659
u_la0_top.internal_register_select[14]     gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[14]     0.243       -0.638
u_la0_top.internal_register_select[9]      gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[9]      0.243       -0.568
u_la0_top.data_register_fast[47]           gw_gao|control0_inferred_clock[0]     DFFCE     Q       data_register_fast[47]           0.243       -0.561
u_la0_top.internal_register_select[7]      gw_gao|control0_inferred_clock[0]     DFFCE     Q       internal_register_select[7]      0.243       -0.547
======================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                                Required           
Instance                        Reference                             Type      Pin     Net             Time         Slack 
                                Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_crc32.crc[0]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[1]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[2]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[3]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[4]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[5]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[6]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[7]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[8]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
u_la0_top.u_ao_crc32.crc[9]     gw_gao|control0_inferred_clock[0]     DFFPE     CE      un1_clr_1_i     5.658        -1.009
===========================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.srr:srsfJ:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.srs:fp:65368:67222:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                5
    Starting point:                          u_la0_top.bit_count[1] / Q
    Ending point:                            u_la0_top.u_ao_crc32.crc[0] / CE
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_la0_top.bit_count[1]                    DFFCE     Q        Out     0.243     0.243 r     -         
bit_count[1]                              Net       -        -       0.535     -           3         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      I1       In      -         0.778 r     -         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      F        Out     0.570     1.348 r     -         
module_state_ns_0_a2_sx[10]               Net       -        -       0.535     -           2         
u_la0_top.module_state_ns_0_a2[10]        LUT2      I1       In      -         1.883 r     -         
u_la0_top.module_state_ns_0_a2[10]        LUT2      F        Out     0.570     2.453 r     -         
N_43                                      Net       -        -       0.596     -           14        
u_la0_top.module_next_state_0_x[0]        LUT4      I0       In      -         3.049 r     -         
u_la0_top.module_next_state_0_x[0]        LUT4      F        Out     0.549     3.598 r     -         
module_next_state_0_x[0]                  Net       -        -       0.535     -           2         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      I0       In      -         4.133 r     -         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      F        Out     0.549     4.682 r     -         
op_reg_en                                 Net       -        -       0.718     -           33        
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      I0       In      -         5.400 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      F        Out     0.549     5.949 r     -         
un1_clr_1_i                               Net       -        -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[0]               DFFPE     CE       In      -         6.667 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 6.728 is 3.091(45.9%) logic and 3.637(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                5
    Starting point:                          u_la0_top.bit_count[1] / Q
    Ending point:                            u_la0_top.u_ao_crc32.crc[1] / CE
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_la0_top.bit_count[1]                    DFFCE     Q        Out     0.243     0.243 r     -         
bit_count[1]                              Net       -        -       0.535     -           3         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      I1       In      -         0.778 r     -         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      F        Out     0.570     1.348 r     -         
module_state_ns_0_a2_sx[10]               Net       -        -       0.535     -           2         
u_la0_top.module_state_ns_0_a2[10]        LUT2      I1       In      -         1.883 r     -         
u_la0_top.module_state_ns_0_a2[10]        LUT2      F        Out     0.570     2.453 r     -         
N_43                                      Net       -        -       0.596     -           14        
u_la0_top.module_next_state_0_x[0]        LUT4      I0       In      -         3.049 r     -         
u_la0_top.module_next_state_0_x[0]        LUT4      F        Out     0.549     3.598 r     -         
module_next_state_0_x[0]                  Net       -        -       0.535     -           2         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      I0       In      -         4.133 r     -         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      F        Out     0.549     4.682 r     -         
op_reg_en                                 Net       -        -       0.718     -           33        
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      I0       In      -         5.400 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      F        Out     0.549     5.949 r     -         
un1_clr_1_i                               Net       -        -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[1]               DFFPE     CE       In      -         6.667 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 6.728 is 3.091(45.9%) logic and 3.637(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                5
    Starting point:                          u_la0_top.bit_count[1] / Q
    Ending point:                            u_la0_top.u_ao_crc32.crc[2] / CE
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_la0_top.bit_count[1]                    DFFCE     Q        Out     0.243     0.243 r     -         
bit_count[1]                              Net       -        -       0.535     -           3         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      I1       In      -         0.778 r     -         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      F        Out     0.570     1.348 r     -         
module_state_ns_0_a2_sx[10]               Net       -        -       0.535     -           2         
u_la0_top.module_state_ns_0_a2[10]        LUT2      I1       In      -         1.883 r     -         
u_la0_top.module_state_ns_0_a2[10]        LUT2      F        Out     0.570     2.453 r     -         
N_43                                      Net       -        -       0.596     -           14        
u_la0_top.module_next_state_0_x[0]        LUT4      I0       In      -         3.049 r     -         
u_la0_top.module_next_state_0_x[0]        LUT4      F        Out     0.549     3.598 r     -         
module_next_state_0_x[0]                  Net       -        -       0.535     -           2         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      I0       In      -         4.133 r     -         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      F        Out     0.549     4.682 r     -         
op_reg_en                                 Net       -        -       0.718     -           33        
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      I0       In      -         5.400 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      F        Out     0.549     5.949 r     -         
un1_clr_1_i                               Net       -        -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[2]               DFFPE     CE       In      -         6.667 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 6.728 is 3.091(45.9%) logic and 3.637(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                5
    Starting point:                          u_la0_top.bit_count[1] / Q
    Ending point:                            u_la0_top.u_ao_crc32.crc[3] / CE
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_la0_top.bit_count[1]                    DFFCE     Q        Out     0.243     0.243 r     -         
bit_count[1]                              Net       -        -       0.535     -           3         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      I1       In      -         0.778 r     -         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      F        Out     0.570     1.348 r     -         
module_state_ns_0_a2_sx[10]               Net       -        -       0.535     -           2         
u_la0_top.module_state_ns_0_a2[10]        LUT2      I1       In      -         1.883 r     -         
u_la0_top.module_state_ns_0_a2[10]        LUT2      F        Out     0.570     2.453 r     -         
N_43                                      Net       -        -       0.596     -           14        
u_la0_top.module_next_state_0_x[0]        LUT4      I0       In      -         3.049 r     -         
u_la0_top.module_next_state_0_x[0]        LUT4      F        Out     0.549     3.598 r     -         
module_next_state_0_x[0]                  Net       -        -       0.535     -           2         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      I0       In      -         4.133 r     -         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      F        Out     0.549     4.682 r     -         
op_reg_en                                 Net       -        -       0.718     -           33        
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      I0       In      -         5.400 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      F        Out     0.549     5.949 r     -         
un1_clr_1_i                               Net       -        -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[3]               DFFPE     CE       In      -         6.667 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 6.728 is 3.091(45.9%) logic and 3.637(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.667
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.009

    Number of logic level(s):                5
    Starting point:                          u_la0_top.bit_count[1] / Q
    Ending point:                            u_la0_top.u_ao_crc32.crc[4] / CE
    The start point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_la0_top.bit_count[1]                    DFFCE     Q        Out     0.243     0.243 r     -         
bit_count[1]                              Net       -        -       0.535     -           3         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      I1       In      -         0.778 r     -         
u_la0_top.module_state_ns_0_a2_sx[10]     LUT4      F        Out     0.570     1.348 r     -         
module_state_ns_0_a2_sx[10]               Net       -        -       0.535     -           2         
u_la0_top.module_state_ns_0_a2[10]        LUT2      I1       In      -         1.883 r     -         
u_la0_top.module_state_ns_0_a2[10]        LUT2      F        Out     0.570     2.453 r     -         
N_43                                      Net       -        -       0.596     -           14        
u_la0_top.module_next_state_0_x[0]        LUT4      I0       In      -         3.049 r     -         
u_la0_top.module_next_state_0_x[0]        LUT4      F        Out     0.549     3.598 r     -         
module_next_state_0_x[0]                  Net       -        -       0.535     -           2         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      I0       In      -         4.133 r     -         
u_la0_top.bit_ct_rst_u_0_a2_0_1           LUT4      F        Out     0.549     4.682 r     -         
op_reg_en                                 Net       -        -       0.718     -           33        
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      I0       In      -         5.400 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i          LUT3      F        Out     0.549     5.949 r     -         
un1_clr_1_i                               Net       -        -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[4]               DFFPE     CE       In      -         6.667 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 6.728 is 3.091(45.9%) logic and 3.637(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

              Starting                                                                    Arrival           
Instance      Reference     Type        Pin                       Net                     Time        Slack 
              Clock                                                                                         
------------------------------------------------------------------------------------------------------------
u_gw_jtag     System        GW_JTAG     update_dr_o               update_dr               0.000       -0.611
u_gw_jtag     System        GW_JTAG     shift_dr_capture_dr_o     shift_dr_capture_dr     0.000       0.281 
u_gw_jtag     System        GW_JTAG     test_logic_reset_o        gao_jtag_reset          0.000       4.039 
u_gw_jtag     System        GW_JTAG     enable_er1_o              enable_er1              0.000       5.123 
u_gw_jtag     System        GW_JTAG     tdi_o                     gao_jtag_tdi            0.000       5.123 
============================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                Starting                                                Required           
Instance                        Reference     Type        Pin           Net             Time         Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
u_gw_jtag                       System        GW_JTAG     tdo_er1_i     tdo_er1         3.465        -0.611
u_la0_top.u_ao_crc32.crc[0]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[1]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[2]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[3]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[4]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[5]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[6]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[7]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
u_la0_top.u_ao_crc32.crc[8]     System        DFFPE       CE            un1_clr_1_i     5.658        -0.466
===========================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.srr:srsfJ:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_dvp_720_LVCMOS12\impl\gao\rev_1\gao_std.srs:fp:85357:86725:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.465
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.076
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.611

    Number of logic level(s):                3
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_gw_jtag / tdo_er1_i
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                          Pin             Pin               Arrival     No. of    
Name                                        Type        Name            Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
u_gw_jtag                                   GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                                   Net         -               -       0.596     -           16        
u_la0_top.module_next_state_0_a4_1_0[0]     LUT2        I0              In      -         0.596 r     -         
u_la0_top.module_next_state_0_a4_1_0[0]     LUT2        F               Out     0.549     1.145 r     -         
module_next_state_0_a4_1_0[0]               Net         -               -       0.535     -           6         
u_la0_top.module_tdo_o_iv                   LUT4        I2              In      -         1.680 r     -         
u_la0_top.module_tdo_o_iv                   LUT4        F               Out     0.462     2.142 r     -         
control[7]                                  Net         -               -       0.535     -           1         
u_icon_top.u_MUX16                          MUX16       I0              In      -         2.677 r     -         
u_icon_top.u_MUX16                          MUX16       O               Out     0.864     3.541 r     -         
tdo_o                                       Net         -               -       0.535     -           1         
u_gw_jtag                                   GW_JTAG     tdo_er1_i       In      -         4.076 r     -         
================================================================================================================
Total path delay (propagation time + setup) of 4.076 is 1.875(46.0%) logic and 2.201(54.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.124
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.466

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.u_ao_crc32.crc[0] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                              Pin             Pin               Arrival     No. of    
Name                                            Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                       GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                                       Net         -               -       0.596     -           16        
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        I0              In      -         0.596 r     -         
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        F               Out     0.549     1.145 r     -         
module_state_ns_0_0_0_o2_2_0[0]                 Net         -               -       0.535     -           10        
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        I3              In      -         1.680 r     -         
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        F               Out     0.371     2.051 f     -         
module_next_state_0_a4_0_a2_sx[0]               Net         -               -       0.535     -           3         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        I1              In      -         2.586 f     -         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        F               Out     0.570     3.156 r     -         
N_105_2                                         Net         -               -       0.535     -           2         
u_la0_top.crc_en_u                              LUT4        I0              In      -         3.691 r     -         
u_la0_top.crc_en_u                              LUT4        F               Out     0.549     4.240 r     -         
crc_en                                          Net         -               -       0.596     -           15        
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        I1              In      -         4.836 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        F               Out     0.570     5.406 r     -         
un1_clr_1_i                                     Net         -               -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[0]                     DFFPE       CE              In      -         6.124 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.185 is 2.670(43.2%) logic and 3.515(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.124
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.466

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.u_ao_crc32.crc[1] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                              Pin             Pin               Arrival     No. of    
Name                                            Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                       GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                                       Net         -               -       0.596     -           16        
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        I0              In      -         0.596 r     -         
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        F               Out     0.549     1.145 r     -         
module_state_ns_0_0_0_o2_2_0[0]                 Net         -               -       0.535     -           10        
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        I3              In      -         1.680 r     -         
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        F               Out     0.371     2.051 f     -         
module_next_state_0_a4_0_a2_sx[0]               Net         -               -       0.535     -           3         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        I1              In      -         2.586 f     -         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        F               Out     0.570     3.156 r     -         
N_105_2                                         Net         -               -       0.535     -           2         
u_la0_top.crc_en_u                              LUT4        I0              In      -         3.691 r     -         
u_la0_top.crc_en_u                              LUT4        F               Out     0.549     4.240 r     -         
crc_en                                          Net         -               -       0.596     -           15        
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        I1              In      -         4.836 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        F               Out     0.570     5.406 r     -         
un1_clr_1_i                                     Net         -               -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[1]                     DFFPE       CE              In      -         6.124 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.185 is 2.670(43.2%) logic and 3.515(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.124
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.466

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.u_ao_crc32.crc[2] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                              Pin             Pin               Arrival     No. of    
Name                                            Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                       GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                                       Net         -               -       0.596     -           16        
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        I0              In      -         0.596 r     -         
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        F               Out     0.549     1.145 r     -         
module_state_ns_0_0_0_o2_2_0[0]                 Net         -               -       0.535     -           10        
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        I3              In      -         1.680 r     -         
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        F               Out     0.371     2.051 f     -         
module_next_state_0_a4_0_a2_sx[0]               Net         -               -       0.535     -           3         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        I1              In      -         2.586 f     -         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        F               Out     0.570     3.156 r     -         
N_105_2                                         Net         -               -       0.535     -           2         
u_la0_top.crc_en_u                              LUT4        I0              In      -         3.691 r     -         
u_la0_top.crc_en_u                              LUT4        F               Out     0.549     4.240 r     -         
crc_en                                          Net         -               -       0.596     -           15        
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        I1              In      -         4.836 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        F               Out     0.570     5.406 r     -         
un1_clr_1_i                                     Net         -               -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[2]                     DFFPE       CE              In      -         6.124 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.185 is 2.670(43.2%) logic and 3.515(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.719
    - Setup time:                            0.061
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.658

    - Propagation time:                      6.124
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.466

    Number of logic level(s):                5
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.u_ao_crc32.crc[3] / CE
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|control0_inferred_clock[0] [rising] (rise=0.000 fall=2.859 period=5.719) on pin CLK

Instance / Net                                              Pin             Pin               Arrival     No. of    
Name                                            Type        Name            Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                       GW_JTAG     update_dr_o     Out     0.000     0.000 r     -         
update_dr                                       Net         -               -       0.596     -           16        
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        I0              In      -         0.596 r     -         
u_la0_top.module_state_ns_0_0_0_o2_2_0[0]       LUT3        F               Out     0.549     1.145 r     -         
module_state_ns_0_0_0_o2_2_0[0]                 Net         -               -       0.535     -           10        
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        I3              In      -         1.680 r     -         
u_la0_top.module_next_state_0_a4_0_a2_sx[0]     LUT4        F               Out     0.371     2.051 f     -         
module_next_state_0_a4_0_a2_sx[0]               Net         -               -       0.535     -           3         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        I1              In      -         2.586 f     -         
u_la0_top.module_next_state_0_a4_0_a2[0]        LUT2        F               Out     0.570     3.156 r     -         
N_105_2                                         Net         -               -       0.535     -           2         
u_la0_top.crc_en_u                              LUT4        I0              In      -         3.691 r     -         
u_la0_top.crc_en_u                              LUT4        F               Out     0.549     4.240 r     -         
crc_en                                          Net         -               -       0.596     -           15        
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        I1              In      -         4.836 r     -         
u_la0_top.u_ao_crc32.un1_clr_1_i                LUT3        F               Out     0.570     5.406 r     -         
un1_clr_1_i                                     Net         -               -       0.718     -           32        
u_la0_top.u_ao_crc32.crc[3]                     DFFPE       CE              In      -         6.124 r     -         
====================================================================================================================
Total path delay (propagation time + setup) of 6.185 is 2.670(43.2%) logic and 3.515(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 271MB peak: 274MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 271MB peak: 274MB)

---------------------------------------
<a name=resourceUsage25></a>Resource Usage Report for gw_gao </a>

Mapping to part: gw2a_18cpbga484-8
Cell usage:
ALU             69 uses
DFF             26 uses
DFFC            55 uses
DFFCE           222 uses
DFFNC           4 uses
DFFNP           2 uses
DFFP            5 uses
DFFPE           32 uses
GSR             1 use
GW_JTAG         1 use
INV             3 uses
MUX2_LUT5       8 uses
MUX2_LUT6       3 uses
SDPB            7 uses
LUT2            60 uses
LUT3            104 uses
LUT4            248 uses
MUX16           1 use

I/O ports: 31
I/O primitives: 4
IBUF           3 uses
OBUF           1 use

I/O Register bits:                  0
Register bits not including I/Os:   346 of 15552 (2%)

RAM/ROM usage summary
Block Rams : 7 of 46 (15%)

Total load per clock:
   gw_gao|cmos_pclk: 1
   gw_gao|control0_inferred_clock[0]: 279

@S |Mapping Summary:
Total  LUTs: 420 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 96MB peak: 274MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Thu Sep  3 19:13:56 2020

###########################################################]

</pre></samp></body></html>
