<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='372' type='450'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='371'>// Intra-lane alignr.</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4474' c='_ZL15isTargetShufflej'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6242' c='_ZL20getTargetShuffleMaskPN4llvm6SDNodeENS_3MVTEbRNS_15SmallVectorImplINS_7SDValueEEERNS3_IiEERb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='10958' u='r' c='_ZL34lowerShuffleAsByteRotateAndPermuteRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='11166' u='r' c='_ZL24lowerShuffleAsByteRotateRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28164' c='_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31521' u='r' c='_ZL25matchBinaryPermuteShuffleN4llvm3MVTENS_8ArrayRefIiEERKNS_5APIntEbbRNS_7SDValueES7_RKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetERjRS0_SG_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43558' c='_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
