INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sim_1/new/serial_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_testbench
