INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/project_4/project_4.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
