void T_1 * F_1 ( T_2 V_1 , void * V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned long V_5 ;\r\nif ( ( V_4 & V_6 ) == 0 )\r\nV_4 |= F_2 ( V_7 ) ;\r\nif ( V_4 & V_8 )\r\nreturn NULL ;\r\nF_3 ( V_1 & ~ V_9 ) ;\r\nF_3 ( ( ( unsigned long ) V_2 ) & ~ V_9 ) ;\r\nF_3 ( V_3 & ~ V_9 ) ;\r\nfor ( V_5 = 0 ; V_5 < V_3 ; V_5 += V_10 )\r\nif ( F_4 ( ( unsigned long ) V_2 + V_5 , V_1 + V_5 , V_4 ) )\r\nreturn NULL ;\r\nreturn ( void T_1 * ) V_2 ;\r\n}\r\nvoid F_5 ( void * V_2 , unsigned long V_3 )\r\n{\r\nF_3 ( ( ( unsigned long ) V_2 ) & ~ V_9 ) ;\r\nF_3 ( V_3 & ~ V_9 ) ;\r\nF_6 ( ( unsigned long ) V_2 , V_3 ) ;\r\n}\r\nvoid T_1 * F_7 ( T_2 V_11 , unsigned long V_3 ,\r\nunsigned long V_4 , void * V_12 )\r\n{\r\nT_2 V_13 ;\r\nvoid T_1 * V_14 ;\r\nV_13 = V_11 & V_9 ;\r\nV_3 = F_8 ( V_11 + V_3 ) - V_13 ;\r\nif ( ( V_3 == 0 ) || ( V_13 == 0 ) )\r\nreturn NULL ;\r\nif ( F_9 () ) {\r\nstruct V_15 * V_16 ;\r\nV_16 = F_10 ( V_3 , V_17 ,\r\nV_18 , V_19 ,\r\nV_12 ) ;\r\nif ( V_16 == NULL )\r\nreturn NULL ;\r\nV_16 -> V_20 = V_13 ;\r\nV_14 = F_1 ( V_13 , V_16 -> V_11 , V_3 , V_4 ) ;\r\nif ( ! V_14 )\r\nF_11 ( V_16 -> V_11 ) ;\r\n} else {\r\nV_14 = F_1 ( V_13 , ( void * ) V_18 , V_3 , V_4 ) ;\r\nif ( V_14 )\r\nV_18 += V_3 ;\r\n}\r\nif ( V_14 )\r\nV_14 += V_11 & ~ V_9 ;\r\nreturn V_14 ;\r\n}\r\nvoid T_1 * F_12 ( T_2 V_11 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nreturn F_7 ( V_11 , V_3 , V_4 , F_13 ( 0 ) ) ;\r\n}\r\nvoid T_1 * F_14 ( T_2 V_11 , unsigned long V_3 )\r\n{\r\nunsigned long V_4 = F_2 ( F_15 ( F_16 ( 0 ) ) ) ;\r\nvoid * V_12 = F_13 ( 0 ) ;\r\nif ( V_21 . F_14 )\r\nreturn V_21 . F_14 ( V_11 , V_3 , V_4 , V_12 ) ;\r\nreturn F_7 ( V_11 , V_3 , V_4 , V_12 ) ;\r\n}\r\nvoid T_1 * F_17 ( T_2 V_11 , unsigned long V_3 )\r\n{\r\nunsigned long V_4 = F_2 ( F_18 ( F_16 ( 0 ) ) ) ;\r\nvoid * V_12 = F_13 ( 0 ) ;\r\nif ( V_21 . F_14 )\r\nreturn V_21 . F_14 ( V_11 , V_3 , V_4 , V_12 ) ;\r\nreturn F_7 ( V_11 , V_3 , V_4 , V_12 ) ;\r\n}\r\nvoid T_1 * F_19 ( T_2 V_11 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nvoid * V_12 = F_13 ( 0 ) ;\r\nif ( V_4 & V_22 )\r\nV_4 |= V_23 ;\r\nV_4 &= ~ V_24 ;\r\n#if F_20 ( V_25 )\r\nV_4 |= V_26 ;\r\n#else\r\nV_4 &= ~ V_27 ;\r\n#endif\r\n#ifdef F_21\r\nV_4 |= F_21 ;\r\n#endif\r\nif ( V_21 . F_14 )\r\nreturn V_21 . F_14 ( V_11 , V_3 , V_4 , V_12 ) ;\r\nreturn F_7 ( V_11 , V_3 , V_4 , V_12 ) ;\r\n}\r\nvoid F_22 ( volatile void T_1 * V_28 )\r\n{\r\nvoid * V_11 ;\r\nif ( ! F_9 () )\r\nreturn;\r\nV_11 = ( void * ) ( ( unsigned long V_29 )\r\nF_23 ( V_28 ) & V_9 ) ;\r\nif ( ( unsigned long ) V_11 < V_18 ) {\r\nF_24 ( V_30 L_1\r\nL_2 , V_11 ) ;\r\nreturn;\r\n}\r\nF_11 ( V_11 ) ;\r\n}\r\nvoid F_25 ( volatile void T_1 * V_28 )\r\n{\r\nif ( V_21 . F_25 )\r\nV_21 . F_25 ( V_28 ) ;\r\nelse\r\nF_22 ( V_28 ) ;\r\n}\r\nstruct V_31 * F_26 ( T_3 V_32 )\r\n{\r\nif ( F_27 ( V_32 ) )\r\nreturn F_28 ( F_29 ( V_32 ) ) ;\r\nreturn F_30 ( F_31 ( V_32 ) ) ;\r\n}\r\nstruct V_31 * F_32 ( T_4 V_33 )\r\n{\r\nif ( F_33 ( V_33 ) )\r\nreturn F_28 ( F_34 ( V_33 ) ) ;\r\nreturn F_30 ( F_35 ( V_33 ) ) ;\r\n}\r\nstruct V_31 * F_36 ( T_5 V_34 )\r\n{\r\nif ( F_37 ( V_34 ) || F_38 ( V_34 ) )\r\nreturn F_28 ( F_39 ( V_34 ) ) ;\r\nreturn F_30 ( F_40 ( V_34 ) ) ;\r\n}\r\nstatic T_6 * F_41 ( struct V_35 * V_36 )\r\n{\r\nvoid * V_37 , * V_14 ;\r\nF_42 ( & V_36 -> V_38 ) ;\r\nV_14 = V_36 -> V_39 . V_37 ;\r\nif ( V_14 ) {\r\nV_37 = V_14 + V_40 ;\r\nif ( ( ( unsigned long ) V_37 & ~ V_9 ) == 0 )\r\nV_37 = NULL ;\r\nV_36 -> V_39 . V_37 = V_37 ;\r\n}\r\nF_43 ( & V_36 -> V_38 ) ;\r\nreturn ( T_6 * ) V_14 ;\r\n}\r\nstatic T_6 * F_44 ( struct V_35 * V_36 , int V_41 )\r\n{\r\nvoid * V_14 = NULL ;\r\nstruct V_31 * V_31 = F_45 ( V_42 | V_43 | V_44 ) ;\r\nif ( ! V_31 )\r\nreturn NULL ;\r\nif ( ! V_41 && ! F_46 ( V_31 ) ) {\r\nF_47 ( V_31 ) ;\r\nreturn NULL ;\r\n}\r\nV_14 = F_48 ( V_31 ) ;\r\nF_42 ( & V_36 -> V_38 ) ;\r\nif ( F_49 ( ! V_36 -> V_39 . V_37 ) ) {\r\nF_50 ( V_31 , V_45 ) ;\r\nV_36 -> V_39 . V_37 = V_14 + V_40 ;\r\n}\r\nF_43 ( & V_36 -> V_38 ) ;\r\nreturn ( T_6 * ) V_14 ;\r\n}\r\nT_6 * F_51 ( struct V_35 * V_36 , unsigned long V_46 , int V_41 )\r\n{\r\nT_6 * V_47 ;\r\nV_47 = F_41 ( V_36 ) ;\r\nif ( V_47 )\r\nreturn V_47 ;\r\nreturn F_44 ( V_36 , V_41 ) ;\r\n}\r\nvoid F_52 ( unsigned long * V_48 , int V_41 )\r\n{\r\nstruct V_31 * V_31 = F_30 ( V_48 ) ;\r\nif ( F_53 ( V_31 ) ) {\r\nif ( ! V_41 )\r\nF_54 ( V_31 ) ;\r\nF_55 ( V_31 , 0 ) ;\r\n}\r\n}\r\nvoid F_56 ( struct V_49 * V_50 , void * V_48 , int V_51 )\r\n{\r\nunsigned long V_52 = ( unsigned long ) V_48 ;\r\nF_57 ( V_51 > V_53 ) ;\r\nV_52 |= V_51 ;\r\nF_58 ( V_50 , ( void * ) V_52 ) ;\r\n}\r\nvoid F_59 ( void * V_54 )\r\n{\r\nvoid * V_48 = ( void * ) ( ( unsigned long ) V_54 & ~ V_53 ) ;\r\nunsigned V_51 = ( unsigned long ) V_54 & V_53 ;\r\nif ( ! V_51 )\r\nF_52 ( V_48 , 0 ) ;\r\nelse {\r\nF_57 ( V_51 > V_53 ) ;\r\nF_60 ( F_61 ( V_51 ) , V_48 ) ;\r\n}\r\n}\r\nvoid F_56 ( struct V_49 * V_50 , void * V_48 , int V_51 )\r\n{\r\nif ( ! V_51 ) {\r\nF_52 ( V_48 , 0 ) ;\r\n} else {\r\nF_57 ( V_51 > V_53 ) ;\r\nF_60 ( F_61 ( V_51 ) , V_48 ) ;\r\n}\r\n}\r\nvoid T_7 F_62 ( void )\r\n{\r\nunsigned long V_55 = 1UL << V_56 ;\r\nunsigned long V_57 ;\r\nF_63 ( ( V_56 > 36 ) , L_3 ) ;\r\nV_58 = F_64 ( F_65 ( V_55 , V_55 ,\r\nV_59 ) ) ;\r\nmemset ( ( void * ) V_58 , 0 , V_55 ) ;\r\nV_57 = F_66 ( V_58 ) | ( V_56 - 12 ) ;\r\nF_67 ( V_60 , V_57 ) ;\r\nF_68 ( V_57 ) ;\r\n}\r\nvoid F_69 ( unsigned int V_61 , unsigned long V_62 ,\r\nunsigned long V_63 )\r\n{\r\nunsigned long V_64 = F_70 ( V_58 [ V_61 ] . V_65 ) ;\r\nV_58 [ V_61 ] . V_65 = F_71 ( V_62 ) ;\r\nV_58 [ V_61 ] . V_66 = F_71 ( V_63 ) ;\r\nasm volatile("ptesync" : : : "memory");\r\nif ( V_64 & V_67 )\r\nasm volatile(PPC_TLBIE_5(%0,%1,2,0,1) : :\r\n"r" (TLBIEL_INVAL_SET_LPID), "r" (lpid));\r\nelse\r\nasm volatile(PPC_TLBIE_5(%0,%1,2,0,0) : :\r\n"r" (TLBIEL_INVAL_SET_LPID), "r" (lpid));\r\nasm volatile("eieio; tlbsync; ptesync" : : : "memory");\r\n}
