diff --git a/src/mem/cache/base.cc b/src/mem/cache/base.cc
index cf6c9fe22..3cd64cf8b 100644
--- a/src/mem/cache/base.cc
+++ b/src/mem/cache/base.cc
@@ -62,6 +62,7 @@
 #include "params/BaseCache.hh"
 #include "params/WriteAllocator.hh"
 #include "sim/cur_tick.hh"
+#include "enums/Clusivity.hh"
 
 namespace gem5
 {
@@ -551,8 +552,12 @@ BaseCache::recvTimingResp(PacketPtr pkt)
         DPRINTF(Cache, "Block for addr %#llx being updated in Cache\n",
                 pkt->getAddr());
 
-        const bool allocate = (writeAllocator && mshr->wasWholeLineWrite) ?
-            writeAllocator->allocate() : mshr->allocOnFill();
+        // const bool allocate = (writeAllocator && mshr->wasWholeLineWrite) ?
+        //     writeAllocator->allocate() : mshr->allocOnFill();
+        const bool allocate = (clusivity == enums::mostly_excl) ?  
+            false : ((writeAllocator && mshr->wasWholeLineWrite) ? 
+            writeAllocator->allocate() : mshr->allocOnFill());
+
         blk = handleFill(pkt, blk, writebacks, allocate);
         assert(blk != nullptr);
         ppFill->notify(pkt);
diff --git a/src/mem/cache/cache.cc b/src/mem/cache/cache.cc
index 24b3fe721..5f65a7fd0 100644
--- a/src/mem/cache/cache.cc
+++ b/src/mem/cache/cache.cc
@@ -622,7 +622,8 @@ Cache::handleAtomicReqMiss(PacketPtr pkt, CacheBlk *&blk,
 
                 // write-line request to the cache that promoted
                 // the write to a whole line
-                const bool allocate = allocOnFill(pkt->cmd) &&
+                const bool allocate = (clusivity != enums::mostly_excl) 
+                    && allocOnFill(pkt->cmd) &&
                     (!writeAllocator || writeAllocator->allocate());
                 blk = handleFill(bus_pkt, blk, writebacks, allocate);
                 assert(blk != NULL);
