-- generated by newgenasym Wed Jul 25 08:33:57 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity dg419 is
    port (    
	D:         INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	S1:        INOUT  STD_LOGIC;    
	S2:        INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC;    
	VL:        INOUT  STD_LOGIC);
end dg419;
