#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: pi21.inpad[0] (.input clocked by pclk)
Endpoint  : ni32.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi21.inpad[0] (.input)                                           0.000     0.000
[32344].in[1] (.names)                                           6.912     6.912
[32344].out[0] (.names)                                          0.235     7.147
[4435].in[2] (.names)                                            0.100     7.247
[4435].out[0] (.names)                                           0.235     7.482
[4147].in[2] (.names)                                            0.485     7.967
[4147].out[0] (.names)                                           0.235     8.202
[4113].in[2] (.names)                                            0.784     8.986
[4113].out[0] (.names)                                           0.235     9.221
[32740].in[0] (.names)                                           0.100     9.321
[32740].out[0] (.names)                                          0.235     9.556
[32742].in[3] (.names)                                           0.100     9.656
[32742].out[0] (.names)                                          0.235     9.891
n_n7702.in[3] (.names)                                           0.100     9.991
n_n7702.out[0] (.names)                                          0.235    10.226
[32915].in[1] (.names)                                           0.609    10.835
[32915].out[0] (.names)                                          0.235    11.070
[32916].in[3] (.names)                                           0.100    11.170
[32916].out[0] (.names)                                          0.235    11.405
[32919].in[3] (.names)                                           0.482    11.887
[32919].out[0] (.names)                                          0.235    12.122
[3667].in[3] (.names)                                            0.100    12.222
[3667].out[0] (.names)                                           0.235    12.457
n_n8112.in[0] (.names)                                           0.341    12.799
n_n8112.out[0] (.names)                                          0.235    13.034
[3521].in[1] (.names)                                            0.625    13.658
[3521].out[0] (.names)                                           0.235    13.893
nv3888.in[2] (.names)                                            0.100    13.993
nv3888.out[0] (.names)                                           0.235    14.228
ni32.D[0] (.latch)                                               0.000    14.228
data arrival time                                                         14.228

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni32.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.228
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.252


#Path 2
Startpoint: pi21.inpad[0] (.input clocked by pclk)
Endpoint  : ni30.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi21.inpad[0] (.input)                                           0.000     0.000
[34624].in[0] (.names)                                           7.052     7.052
[34624].out[0] (.names)                                          0.235     7.287
[2754].in[3] (.names)                                            0.100     7.387
[2754].out[0] (.names)                                           0.235     7.622
[34636].in[1] (.names)                                           0.769     8.391
[34636].out[0] (.names)                                          0.235     8.626
[34638].in[3] (.names)                                           0.100     8.726
[34638].out[0] (.names)                                          0.235     8.961
n_n4542.in[2] (.names)                                           0.100     9.061
n_n4542.out[0] (.names)                                          0.235     9.296
[34709].in[2] (.names)                                           0.623     9.919
[34709].out[0] (.names)                                          0.235    10.154
[2649].in[2] (.names)                                            0.778    10.932
[2649].out[0] (.names)                                           0.235    11.167
[34724].in[2] (.names)                                           0.489    11.656
[34724].out[0] (.names)                                          0.235    11.891
n_n4697.in[3] (.names)                                           0.100    11.991
n_n4697.out[0] (.names)                                          0.235    12.226
[34965].in[0] (.names)                                           0.481    12.707
[34965].out[0] (.names)                                          0.235    12.942
nv6437.in[0] (.names)                                            0.637    13.579
nv6437.out[0] (.names)                                           0.235    13.814
ni30.D[0] (.latch)                                               0.000    13.814
data arrival time                                                         13.814

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -13.814
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.838


#Path 3
Startpoint: pi21.inpad[0] (.input clocked by pclk)
Endpoint  : ni29.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi21.inpad[0] (.input)                                           0.000     0.000
[34995].in[0] (.names)                                           5.628     5.628
[34995].out[0] (.names)                                          0.235     5.863
[508].in[2] (.names)                                             0.787     6.649
[508].out[0] (.names)                                            0.235     6.884
[35157].in[1] (.names)                                           0.626     7.510
[35157].out[0] (.names)                                          0.235     7.745
[35158].in[2] (.names)                                           0.100     7.845
[35158].out[0] (.names)                                          0.235     8.080
n_n1119.in[3] (.names)                                           0.488     8.568
n_n1119.out[0] (.names)                                          0.235     8.803
[35393].in[1] (.names)                                           0.100     8.903
[35393].out[0] (.names)                                          0.235     9.138
[1439].in[0] (.names)                                            0.100     9.238
[1439].out[0] (.names)                                           0.235     9.473
n_n1277.in[0] (.names)                                           0.758    10.231
n_n1277.out[0] (.names)                                          0.235    10.466
[35425].in[1] (.names)                                           0.613    11.079
[35425].out[0] (.names)                                          0.235    11.314
[1201].in[3] (.names)                                            0.100    11.414
[1201].out[0] (.names)                                           0.235    11.649
[35621].in[1] (.names)                                           0.870    12.519
[35621].out[0] (.names)                                          0.235    12.754
nv8909.in[2] (.names)                                            0.583    13.336
nv8909.out[0] (.names)                                           0.235    13.571
ni29.D[0] (.latch)                                               0.000    13.571
data arrival time                                                         13.571

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni29.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -13.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.595


#Path 4
Startpoint: pi21.inpad[0] (.input clocked by pclk)
Endpoint  : ni33.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi21.inpad[0] (.input)                                           0.000     0.000
[151].in[1] (.names)                                             6.177     6.177
[151].out[0] (.names)                                            0.235     6.412
[30620].in[2] (.names)                                           2.025     8.437
[30620].out[0] (.names)                                          0.235     8.672
[30621].in[3] (.names)                                           0.480     9.152
[30621].out[0] (.names)                                          0.235     9.387
[30622].in[3] (.names)                                           0.490     9.877
[30622].out[0] (.names)                                          0.235    10.112
[5351].in[2] (.names)                                            0.100    10.212
[5351].out[0] (.names)                                           0.235    10.447
n_n10796.in[1] (.names)                                          0.480    10.928
n_n10796.out[0] (.names)                                         0.235    11.163
n_n11295.in[2] (.names)                                          0.997    12.159
n_n11295.out[0] (.names)                                         0.235    12.394
[31041].in[3] (.names)                                           0.100    12.494
[31041].out[0] (.names)                                          0.235    12.729
nv2153.in[1] (.names)                                            0.480    13.209
nv2153.out[0] (.names)                                           0.235    13.444
ni33.D[0] (.latch)                                               0.000    13.444
data arrival time                                                         13.444

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni33.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -13.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.468


#Path 5
Startpoint: pi16.inpad[0] (.input clocked by pclk)
Endpoint  : ni34.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi16.inpad[0] (.input)                                           0.000     0.000
[158].in[1] (.names)                                             3.489     3.489
[158].out[0] (.names)                                            0.235     3.724
[29626].in[0] (.names)                                           2.911     6.636
[29626].out[0] (.names)                                          0.235     6.871
[29627].in[2] (.names)                                           0.915     7.786
[29627].out[0] (.names)                                          0.235     8.021
[29779].in[2] (.names)                                           0.339     8.360
[29779].out[0] (.names)                                          0.235     8.595
[29781].in[3] (.names)                                           0.100     8.695
[29781].out[0] (.names)                                          0.235     8.930
[29786].in[1] (.names)                                           0.634     9.565
[29786].out[0] (.names)                                          0.235     9.800
[29789].in[2] (.names)                                           0.631    10.431
[29789].out[0] (.names)                                          0.235    10.666
[5965].in[2] (.names)                                            0.100    10.766
[5965].out[0] (.names)                                           0.235    11.001
[30333].in[1] (.names)                                           0.338    11.339
[30333].out[0] (.names)                                          0.235    11.574
[30336].in[3] (.names)                                           0.100    11.674
[30336].out[0] (.names)                                          0.235    11.909
nv601.in[3] (.names)                                             0.100    12.009
nv601.out[0] (.names)                                            0.235    12.244
ni34.D[0] (.latch)                                               0.000    12.244
data arrival time                                                         12.244

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni34.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.244
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.267


#Path 6
Startpoint: pi27.inpad[0] (.input clocked by pclk)
Endpoint  : ni5.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi27.inpad[0] (.input)                                           0.000     0.000
[948].in[0] (.names)                                             4.359     4.359
[948].out[0] (.names)                                            0.235     4.594
n_n450.in[0] (.names)                                            0.100     4.694
n_n450.out[0] (.names)                                           0.235     4.929
[6847].in[1] (.names)                                            0.482     5.411
[6847].out[0] (.names)                                           0.235     5.646
[6821].in[1] (.names)                                            1.016     6.662
[6821].out[0] (.names)                                           0.235     6.897
[29253].in[1] (.names)                                           0.921     7.818
[29253].out[0] (.names)                                          0.235     8.053
nv10252.in[3] (.names)                                           0.914     8.967
nv10252.out[0] (.names)                                          0.235     9.202
[2116].in[0] (.names)                                            1.009    10.211
[2116].out[0] (.names)                                           0.235    10.446
nv10248.in[0] (.names)                                           0.100    10.546
nv10248.out[0] (.names)                                          0.235    10.781
nv10247.in[2] (.names)                                           0.100    10.881
nv10247.out[0] (.names)                                          0.235    11.116
ni5.D[0] (.latch)                                                0.000    11.116
data arrival time                                                         11.116

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni5.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.140


#Path 7
Startpoint: pi27.inpad[0] (.input clocked by pclk)
Endpoint  : ni4.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi27.inpad[0] (.input)                                           0.000     0.000
[948].in[0] (.names)                                             4.359     4.359
[948].out[0] (.names)                                            0.235     4.594
n_n450.in[0] (.names)                                            0.100     4.694
n_n450.out[0] (.names)                                           0.235     4.929
[6847].in[1] (.names)                                            0.482     5.411
[6847].out[0] (.names)                                           0.235     5.646
[6821].in[1] (.names)                                            1.016     6.662
[6821].out[0] (.names)                                           0.235     6.897
[29253].in[1] (.names)                                           0.921     7.818
[29253].out[0] (.names)                                          0.235     8.053
nv10252.in[3] (.names)                                           0.914     8.967
nv10252.out[0] (.names)                                          0.235     9.202
[6796].in[1] (.names)                                            0.574     9.776
[6796].out[0] (.names)                                           0.235    10.011
[29393].in[0] (.names)                                           0.511    10.523
[29393].out[0] (.names)                                          0.235    10.758
nv10316.in[2] (.names)                                           0.100    10.858
nv10316.out[0] (.names)                                          0.235    11.093
ni4.D[0] (.latch)                                                0.000    11.093
data arrival time                                                         11.093

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni4.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.116


#Path 8
Startpoint: pi16.inpad[0] (.input clocked by pclk)
Endpoint  : ni43.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi16.inpad[0] (.input)                                           0.000     0.000
[28698].in[2] (.names)                                           4.697     4.697
[28698].out[0] (.names)                                          0.235     4.932
[7176].in[2] (.names)                                            0.338     5.270
[7176].out[0] (.names)                                           0.235     5.505
[28715].in[2] (.names)                                           0.628     6.133
[28715].out[0] (.names)                                          0.235     6.368
n_n13789.in[1] (.names)                                          0.100     6.468
n_n13789.out[0] (.names)                                         0.235     6.703
[28766].in[0] (.names)                                           1.951     8.654
[28766].out[0] (.names)                                          0.235     8.889
n_n13960.in[1] (.names)                                          0.490     9.379
n_n13960.out[0] (.names)                                         0.235     9.614
ni43.D[0] (.latch)                                               0.000     9.614
data arrival time                                                          9.614

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni43.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.614
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.638


#Path 9
Startpoint: ni31.Q[0] (.latch clocked by pclk)
Endpoint  : ni6.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni31.clk[0] (.latch)                                             0.042     0.042
ni31.Q[0] (.latch) [clock-to-output]                             0.124     0.166
nv10167.in[1] (.names)                                           2.258     2.425
nv10167.out[0] (.names)                                          0.235     2.660
nv10237.in[2] (.names)                                           1.188     3.847
nv10237.out[0] (.names)                                          0.235     4.082
n_n806.in[0] (.names)                                            1.072     5.154
n_n806.out[0] (.names)                                           0.235     5.389
[35629].in[0] (.names)                                           1.919     7.308
[35629].out[0] (.names)                                          0.235     7.543
[515].in[3] (.names)                                             0.855     8.398
[515].out[0] (.names)                                            0.235     8.633
nv10143.in[2] (.names)                                           0.100     8.733
nv10143.out[0] (.names)                                          0.235     8.968
ni6.D[0] (.latch)                                                0.000     8.968
data arrival time                                                          8.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni6.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.991


#Path 10
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmnxcp_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
[367].in[0] (.names)                                             1.860     5.610
[367].out[0] (.names)                                            0.235     5.845
p__cmnxcp_1.in[1] (.names)                                       1.974     7.819
p__cmnxcp_1.out[0] (.names)                                      0.235     8.054
out:p__cmnxcp_1.outpad[0] (.output)                              0.672     8.726
data arrival time                                                          8.726

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -8.726
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.726


#Path 11
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni41.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
[28923].in[0] (.names)                                           2.671     6.422
[28923].out[0] (.names)                                          0.235     6.657
[28944].in[2] (.names)                                           1.351     8.007
[28944].out[0] (.names)                                          0.235     8.242
nv243.in[0] (.names)                                             0.100     8.342
nv243.out[0] (.names)                                            0.235     8.577
ni41.D[0] (.latch)                                               0.000     8.577
data arrival time                                                          8.577

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni41.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.601


#Path 12
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni36.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
[1105].in[2] (.names)                                            1.011     4.533
[1105].out[0] (.names)                                           0.235     4.768
[6923].in[2] (.names)                                            1.783     6.551
[6923].out[0] (.names)                                           0.235     6.786
nv499.in[0] (.names)                                             0.768     7.554
nv499.out[0] (.names)                                            0.235     7.789
ni36.D[0] (.latch)                                               0.000     7.789
data arrival time                                                          7.789

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni36.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.812


#Path 13
Startpoint: pi20.inpad[0] (.input clocked by pclk)
Endpoint  : ni38.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi20.inpad[0] (.input)                                           0.000     0.000
[260].in[2] (.names)                                             3.541     3.541
[260].out[0] (.names)                                            0.235     3.776
[7010].in[3] (.names)                                            2.295     6.072
[7010].out[0] (.names)                                           0.235     6.307
[6997].in[1] (.names)                                            0.339     6.646
[6997].out[0] (.names)                                           0.235     6.881
nv349.in[0] (.names)                                             0.634     7.515
nv349.out[0] (.names)                                            0.235     7.750
ni38.D[0] (.latch)                                               0.000     7.750
data arrival time                                                          7.750

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni38.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.774


#Path 14
Startpoint: pi23.inpad[0] (.input clocked by pclk)
Endpoint  : out:p__cmnxcp_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi23.inpad[0] (.input)                                           0.000     0.000
[5962].in[0] (.names)                                            4.414     4.414
[5962].out[0] (.names)                                           0.235     4.649
[494].in[2] (.names)                                             0.100     4.749
[494].out[0] (.names)                                            0.235     4.984
[35662].in[0] (.names)                                           0.674     5.657
[35662].out[0] (.names)                                          0.235     5.892
p__cmnxcp_0.in[1] (.names)                                       0.930     6.822
p__cmnxcp_0.out[0] (.names)                                      0.235     7.057
out:p__cmnxcp_0.outpad[0] (.output)                              0.258     7.315
data arrival time                                                          7.315

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -7.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.315


#Path 15
Startpoint: pi16.inpad[0] (.input clocked by pclk)
Endpoint  : ni42.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi16.inpad[0] (.input)                                           0.000     0.000
[302].in[1] (.names)                                             5.319     5.319
[302].out[0] (.names)                                            0.235     5.554
[7095].in[0] (.names)                                            0.639     6.193
[7095].out[0] (.names)                                           0.235     6.428
n_n13959.in[1] (.names)                                          0.626     7.054
n_n13959.out[0] (.names)                                         0.235     7.289
ni42.D[0] (.latch)                                               0.000     7.289
data arrival time                                                          7.289

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni42.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.289
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.312


#Path 16
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni35.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
[29397].in[2] (.names)                                           0.866     4.387
[29397].out[0] (.names)                                          0.235     4.622
[6775].in[2] (.names)                                            1.495     6.117
[6775].out[0] (.names)                                           0.235     6.352
[29437].in[0] (.names)                                           0.100     6.452
[29437].out[0] (.names)                                          0.235     6.687
nv550.in[2] (.names)                                             0.100     6.787
nv550.out[0] (.names)                                            0.235     7.022
ni35.D[0] (.latch)                                               0.000     7.022
data arrival time                                                          7.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni35.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.046


#Path 17
Startpoint: pi24.inpad[0] (.input clocked by pclk)
Endpoint  : ni8.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi24.inpad[0] (.input)                                           0.000     0.000
[31160].in[1] (.names)                                           4.252     4.252
[31160].out[0] (.names)                                          0.235     4.487
[31162].in[3] (.names)                                           1.050     5.537
[31162].out[0] (.names)                                          0.235     5.772
[33262].in[2] (.names)                                           0.679     6.451
[33262].out[0] (.names)                                          0.235     6.686
nv10126.in[0] (.names)                                           0.100     6.786
nv10126.out[0] (.names)                                          0.235     7.021
ni8.D[0] (.latch)                                                0.000     7.021
data arrival time                                                          7.021

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni8.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.021
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.045


#Path 18
Startpoint: pi24.inpad[0] (.input clocked by pclk)
Endpoint  : ni10.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi24.inpad[0] (.input)                                           0.000     0.000
[31160].in[1] (.names)                                           4.252     4.252
[31160].out[0] (.names)                                          0.235     4.487
[31162].in[3] (.names)                                           1.050     5.537
[31162].out[0] (.names)                                          0.235     5.772
[31167].in[2] (.names)                                           0.100     5.872
[31167].out[0] (.names)                                          0.235     6.107
[31169].in[2] (.names)                                           0.313     6.420
[31169].out[0] (.names)                                          0.235     6.655
nv10099.in[3] (.names)                                           0.100     6.755
nv10099.out[0] (.names)                                          0.235     6.990
ni10.D[0] (.latch)                                               0.000     6.990
data arrival time                                                          6.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni10.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.013


#Path 19
Startpoint: ni30.Q[0] (.latch clocked by pclk)
Endpoint  : ni37.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
ni30.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[319].in[2] (.names)                                             3.377     3.544
[319].out[0] (.names)                                            0.235     3.779
[29111].in[2] (.names)                                           1.317     5.096
[29111].out[0] (.names)                                          0.235     5.331
[6946].in[1] (.names)                                            0.865     6.195
[6946].out[0] (.names)                                           0.235     6.430
nv437.in[0] (.names)                                             0.100     6.530
nv437.out[0] (.names)                                            0.235     6.765
ni37.D[0] (.latch)                                               0.000     6.765
data arrival time                                                          6.765

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni37.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.765
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.789


#Path 20
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_14.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
p__cmx1ad_14.in[2] (.names)                                      1.860     5.610
p__cmx1ad_14.out[0] (.names)                                     0.235     5.845
out:p__cmx1ad_14.outpad[0] (.output)                             0.882     6.727
data arrival time                                                          6.727

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.727
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.727


#Path 21
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni12.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
[29447].in[2] (.names)                                           1.860     5.610
[29447].out[0] (.names)                                          0.235     5.845
nv10082.in[3] (.names)                                           0.481     6.327
nv10082.out[0] (.names)                                          0.235     6.562
ni12.D[0] (.latch)                                               0.000     6.562
data arrival time                                                          6.562

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni12.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.562
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.585


#Path 22
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_15.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
p__cmx1ad_15.in[2] (.names)                                      1.860     5.610
p__cmx1ad_15.out[0] (.names)                                     0.235     5.845
out:p__cmx1ad_15.outpad[0] (.output)                             0.522     6.368
data arrival time                                                          6.368

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -6.368
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.368


#Path 23
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni7.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
[3512].in[0] (.names)                                            2.003     5.753
[3512].out[0] (.names)                                           0.235     5.988
nv10135.in[1] (.names)                                           0.100     6.088
nv10135.out[0] (.names)                                          0.235     6.323
ni7.D[0] (.latch)                                                0.000     6.323
data arrival time                                                          6.323

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni7.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.323
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.346


#Path 24
Startpoint: ni10.Q[0] (.latch clocked by pclk)
Endpoint  : ni40.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni10.clk[0] (.latch)                                             0.042     0.042
ni10.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[28976].in[1] (.names)                                           4.399     4.566
[28976].out[0] (.names)                                          0.235     4.801
[28977].in[3] (.names)                                           0.100     4.901
[28977].out[0] (.names)                                          0.235     5.136
[7055].in[3] (.names)                                            0.100     5.236
[7055].out[0] (.names)                                           0.235     5.471
nv294.in[0] (.names)                                             0.489     5.960
nv294.out[0] (.names)                                            0.235     6.195
ni40.D[0] (.latch)                                               0.000     6.195
data arrival time                                                          6.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni40.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.218


#Path 25
Startpoint: pi27.inpad[0] (.input clocked by pclk)
Endpoint  : ni14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi27.inpad[0] (.input)                                           0.000     0.000
[948].in[0] (.names)                                             4.359     4.359
[948].out[0] (.names)                                            0.235     4.594
n_n450.in[0] (.names)                                            0.100     4.694
n_n450.out[0] (.names)                                           0.235     4.929
[6935].in[0] (.names)                                            0.482     5.411
[6935].out[0] (.names)                                           0.235     5.646
nv10056.in[0] (.names)                                           0.312     5.958
nv10056.out[0] (.names)                                          0.235     6.193
ni14.D[0] (.latch)                                               0.000     6.193
data arrival time                                                          6.193

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni14.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.193
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.216


#Path 26
Startpoint: pi23.inpad[0] (.input clocked by pclk)
Endpoint  : ni9.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
pi23.inpad[0] (.input)                                           0.000     0.000
[5962].in[0] (.names)                                            4.414     4.414
[5962].out[0] (.names)                                           0.235     4.649
[30362].in[1] (.names)                                           0.415     5.063
[30362].out[0] (.names)                                          0.235     5.298
[30364].in[3] (.names)                                           0.100     5.398
[30364].out[0] (.names)                                          0.235     5.633
nv10112.in[2] (.names)                                           0.100     5.733
nv10112.out[0] (.names)                                          0.235     5.968
ni9.D[0] (.latch)                                                0.000     5.968
data arrival time                                                          5.968

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni9.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.968
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.992


#Path 27
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxcl_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
out:p__cmxcl_0.outpad[0] (.output)                               2.190     5.940
data arrival time                                                          5.940

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.940
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.940


#Path 28
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_24.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_24.in[3] (.names)                                      1.237     4.758
p__cmx0ad_24.out[0] (.names)                                     0.235     4.993
out:p__cmx0ad_24.outpad[0] (.output)                             0.919     5.913
data arrival time                                                          5.913

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.913
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.913


#Path 29
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxir_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1323].in[0] (.names)                                            3.941     4.108
[1323].out[0] (.names)                                           0.235     4.343
p__cmxir_0.in[0] (.names)                                        0.341     4.684
p__cmxir_0.out[0] (.names)                                       0.235     4.919
out:p__cmxir_0.outpad[0] (.output)                               0.828     5.747
data arrival time                                                          5.747

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.747
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.747


#Path 30
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni13.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29088].in[1] (.names)                                           4.131     4.297
[29088].out[0] (.names)                                          0.235     4.532
[29094].in[2] (.names)                                           0.100     4.632
[29094].out[0] (.names)                                          0.235     4.867
[29100].in[0] (.names)                                           0.100     4.967
[29100].out[0] (.names)                                          0.235     5.202
nv10068.in[2] (.names)                                           0.100     5.302
nv10068.out[0] (.names)                                          0.235     5.537
ni13.D[0] (.latch)                                               0.000     5.537
data arrival time                                                          5.537

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.537
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.561


#Path 31
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_25.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_25.in[3] (.names)                                      1.237     4.758
p__cmx0ad_25.out[0] (.names)                                     0.235     4.993
out:p__cmx0ad_25.outpad[0] (.output)                             0.556     5.549
data arrival time                                                          5.549

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.549
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.549


#Path 32
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxcl_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
out:p__cmxcl_1.outpad[0] (.output)                               1.729     5.479
data arrival time                                                          5.479

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.479


#Path 33
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_22.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_22.in[3] (.names)                                      1.237     4.758
p__cmx0ad_22.out[0] (.names)                                     0.235     4.993
out:p__cmx0ad_22.outpad[0] (.output)                             0.481     5.475
data arrival time                                                          5.475

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.475


#Path 34
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_5.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_5.in[3] (.names)                                       0.702     4.223
p__cmx0ad_5.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_5.outpad[0] (.output)                              0.945     5.403
data arrival time                                                          5.403

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.403


#Path 35
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_27.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_27.in[3] (.names)                                      1.237     4.758
p__cmx0ad_27.out[0] (.names)                                     0.235     4.993
out:p__cmx0ad_27.outpad[0] (.output)                             0.332     5.325
data arrival time                                                          5.325

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.325


#Path 36
Startpoint: ni30.Q[0] (.latch clocked by pclk)
Endpoint  : ni46.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
ni30.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[856].in[1] (.names)                                             3.686     3.853
[856].out[0] (.names)                                            0.235     4.088
[28995].in[3] (.names)                                           0.100     4.188
[28995].out[0] (.names)                                          0.235     4.423
nv31.in[3] (.names)                                              0.629     5.052
nv31.out[0] (.names)                                             0.235     5.287
ni46.D[0] (.latch)                                               0.000     5.287
data arrival time                                                          5.287

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni46.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.310


#Path 37
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_23.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_23.in[3] (.names)                                      1.237     4.758
p__cmx0ad_23.out[0] (.names)                                     0.235     4.993
out:p__cmx0ad_23.outpad[0] (.output)                             0.256     5.249
data arrival time                                                          5.249

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.249
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.249


#Path 38
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_15.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_15.in[2] (.names)                                      1.237     4.758
p__cmx0ad_15.out[0] (.names)                                     0.235     4.993
out:p__cmx0ad_15.outpad[0] (.output)                             0.255     5.248
data arrival time                                                          5.248

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.248
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.248


#Path 39
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni11.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[29088].in[1] (.names)                                           4.131     4.297
[29088].out[0] (.names)                                          0.235     4.532
[29094].in[2] (.names)                                           0.100     4.632
[29094].out[0] (.names)                                          0.235     4.867
nv10091.in[3] (.names)                                           0.100     4.967
nv10091.out[0] (.names)                                          0.235     5.202
ni11.D[0] (.latch)                                               0.000     5.202
data arrival time                                                          5.202

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni11.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.226


#Path 40
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_2.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_2.in[3] (.names)                                       0.702     4.223
p__cmx0ad_2.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_2.outpad[0] (.output)                              0.739     5.197
data arrival time                                                          5.197

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.197
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.197


#Path 41
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni47.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[425].in[0] (.names)                                             3.692     3.859
[425].out[0] (.names)                                            0.235     4.094
[7042].in[2] (.names)                                            0.476     4.569
[7042].out[0] (.names)                                           0.235     4.804
nv14.in[0] (.names)                                              0.100     4.904
nv14.out[0] (.names)                                             0.235     5.139
ni47.D[0] (.latch)                                               0.000     5.139
data arrival time                                                          5.139

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni47.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.139
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.163


#Path 42
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_19.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_19.in[3] (.names)                                      0.702     4.223
p__cmx0ad_19.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_19.outpad[0] (.output)                             0.643     5.101
data arrival time                                                          5.101

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.101


#Path 43
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_0.in[3] (.names)                                       0.702     4.223
p__cmx0ad_0.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_0.outpad[0] (.output)                              0.616     5.075
data arrival time                                                          5.075

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.075


#Path 44
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_17.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_17.in[3] (.names)                                      0.702     4.223
p__cmx0ad_17.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_17.outpad[0] (.output)                             0.601     5.059
data arrival time                                                          5.059

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.059


#Path 45
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_9.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_9.in[2] (.names)                                       0.702     4.223
p__cmx0ad_9.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_9.outpad[0] (.output)                              0.570     5.029
data arrival time                                                          5.029

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.029
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 46
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_3.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_3.in[3] (.names)                                       0.702     4.223
p__cmx0ad_3.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_3.outpad[0] (.output)                              0.560     5.019
data arrival time                                                          5.019

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.019


#Path 47
Startpoint: ni32.Q[0] (.latch clocked by pclk)
Endpoint  : ni31.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni32.clk[0] (.latch)                                             0.042     0.042
ni32.Q[0] (.latch) [clock-to-output]                             0.124     0.166
nv6428.in[0] (.names)                                            3.206     3.372
nv6428.out[0] (.names)                                           0.235     3.607
[33256].in[1] (.names)                                           0.787     4.394
[33256].out[0] (.names)                                          0.235     4.629
nv6425.in[3] (.names)                                            0.100     4.729
nv6425.out[0] (.names)                                           0.235     4.964
ni31.D[0] (.latch)                                               0.000     4.964
data arrival time                                                          4.964

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni31.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.964
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.987


#Path 48
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_21.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_21.in[3] (.names)                                      0.702     4.223
p__cmx0ad_21.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_21.outpad[0] (.output)                             0.507     4.965
data arrival time                                                          4.965

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.965
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.965


#Path 49
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_6.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_6.in[3] (.names)                                       0.702     4.223
p__cmx0ad_6.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_6.outpad[0] (.output)                              0.481     4.940
data arrival time                                                          4.940

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.940
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.940


#Path 50
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_16.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_16.in[3] (.names)                                      0.702     4.223
p__cmx0ad_16.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_16.outpad[0] (.output)                             0.481     4.939
data arrival time                                                          4.939

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.939
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.939


#Path 51
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_31.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_31.in[3] (.names)                                      0.702     4.223
p__cmx0ad_31.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_31.outpad[0] (.output)                             0.467     4.925
data arrival time                                                          4.925

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.925
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.925


#Path 52
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_4.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_4.in[3] (.names)                                       0.702     4.223
p__cmx0ad_4.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_4.outpad[0] (.output)                              0.433     4.891
data arrival time                                                          4.891

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.891
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.891


#Path 53
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_18.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_18.in[3] (.names)                                      0.702     4.223
p__cmx0ad_18.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_18.outpad[0] (.output)                             0.336     4.794
data arrival time                                                          4.794

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.794


#Path 54
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_7.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_7.in[3] (.names)                                       0.702     4.223
p__cmx0ad_7.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_7.outpad[0] (.output)                              0.333     4.791
data arrival time                                                          4.791

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.791
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.791


#Path 55
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxir_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[35695].in[0] (.names)                                           3.649     3.815
[35695].out[0] (.names)                                          0.235     4.050
p__cmxir_1.in[1] (.names)                                        0.100     4.150
p__cmxir_1.out[0] (.names)                                       0.235     4.385
out:p__cmxir_1.outpad[0] (.output)                               0.405     4.790
data arrival time                                                          4.790

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.790


#Path 56
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni45.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[425].in[0] (.names)                                             3.692     3.859
[425].out[0] (.names)                                            0.235     4.094
[7030].in[1] (.names)                                            0.100     4.194
[7030].out[0] (.names)                                           0.235     4.429
nv43.in[1] (.names)                                              0.100     4.529
nv43.out[0] (.names)                                             0.235     4.764
ni45.D[0] (.latch)                                               0.000     4.764
data arrival time                                                          4.764

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni45.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.764
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.787


#Path 57
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_12.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_12.in[3] (.names)                                      0.702     4.223
p__cmx0ad_12.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_12.outpad[0] (.output)                             0.309     4.768
data arrival time                                                          4.768

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.768
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.768


#Path 58
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_30.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_30.in[3] (.names)                                      0.702     4.223
p__cmx0ad_30.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_30.outpad[0] (.output)                             0.257     4.715
data arrival time                                                          4.715

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.715


#Path 59
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_1.in[3] (.names)                                       0.702     4.223
p__cmx0ad_1.out[0] (.names)                                      0.235     4.458
out:p__cmx0ad_1.outpad[0] (.output)                              0.256     4.714
data arrival time                                                          4.714

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.714


#Path 60
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_26.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_26.in[3] (.names)                                      0.702     4.223
p__cmx0ad_26.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_26.outpad[0] (.output)                             0.256     4.714
data arrival time                                                          4.714

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.714


#Path 61
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_20.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_20.in[3] (.names)                                      0.702     4.223
p__cmx0ad_20.out[0] (.names)                                     0.235     4.458
out:p__cmx0ad_20.outpad[0] (.output)                             0.254     4.712
data arrival time                                                          4.712

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.712
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.712


#Path 62
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : ni3.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13895.in[0] (.names)                                          3.349     3.515
n_n13895.out[0] (.names)                                         0.235     3.750
ni3.D[0] (.latch)                                                0.869     4.620
data arrival time                                                          4.620

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni3.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.643


#Path 63
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_14.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_14.in[3] (.names)                                      0.100     3.622
p__cmx0ad_14.out[0] (.names)                                     0.235     3.857
out:p__cmx0ad_14.outpad[0] (.output)                             0.565     4.422
data arrival time                                                          4.422

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.422
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.422


#Path 64
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_29.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_29.in[3] (.names)                                      0.100     3.622
p__cmx0ad_29.out[0] (.names)                                     0.235     3.857
out:p__cmx0ad_29.outpad[0] (.output)                             0.521     4.378
data arrival time                                                          4.378

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.378
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.378


#Path 65
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_28.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_28.in[3] (.names)                                      0.100     3.622
p__cmx0ad_28.out[0] (.names)                                     0.235     3.857
out:p__cmx0ad_28.outpad[0] (.output)                             0.503     4.360
data arrival time                                                          4.360

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.360
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.360


#Path 66
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx0ad_13.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[1289].in[0] (.names)                                            3.120     3.287
[1289].out[0] (.names)                                           0.235     3.522
p__cmx0ad_13.in[3] (.names)                                      0.100     3.622
p__cmx0ad_13.out[0] (.names)                                     0.235     3.857
out:p__cmx0ad_13.outpad[0] (.output)                             0.464     4.320
data arrival time                                                          4.320

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.320
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.320


#Path 67
Startpoint: ni30.Q[0] (.latch clocked by pclk)
Endpoint  : ni48.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
ni30.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[7025].in[3] (.names)                                            1.693     1.859
[7025].out[0] (.names)                                           0.235     2.094
[29003].in[1] (.names)                                           0.338     2.432
[29003].out[0] (.names)                                          0.235     2.667
nv2.in[3] (.names)                                               1.211     3.878
nv2.out[0] (.names)                                              0.235     4.113
ni48.D[0] (.latch)                                               0.000     4.113
data arrival time                                                          4.113

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni48.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.113
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.137


#Path 68
Startpoint: ni30.Q[0] (.latch clocked by pclk)
Endpoint  : ni44.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
ni30.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[7028].in[3] (.names)                                            3.291     3.458
[7028].out[0] (.names)                                           0.235     3.693
nv59.in[0] (.names)                                              0.100     3.793
nv59.out[0] (.names)                                             0.235     4.028
ni44.D[0] (.latch)                                               0.000     4.028
data arrival time                                                          4.028

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni44.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.051


#Path 69
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_13.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_13.in[2] (.names)                                      1.251     2.821
p__cmx1ad_13.out[0] (.names)                                     0.235     3.056
out:p__cmx1ad_13.outpad[0] (.output)                             0.830     3.886
data arrival time                                                          3.886

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.886
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.886


#Path 70
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_31.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_31.in[1] (.names)                                      2.345     2.511
p__cmx1ad_31.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_31.outpad[0] (.output)                             1.007     3.753
data arrival time                                                          3.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.753


#Path 71
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_26.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_26.in[1] (.names)                                      2.345     2.511
p__cmx1ad_26.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_26.outpad[0] (.output)                             0.984     3.730
data arrival time                                                          3.730

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.730
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.730


#Path 72
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_29.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_29.in[3] (.names)                                      1.251     2.821
p__cmx1ad_29.out[0] (.names)                                     0.235     3.056
out:p__cmx1ad_29.outpad[0] (.output)                             0.625     3.680
data arrival time                                                          3.680

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.680
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.680


#Path 73
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_23.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_23.in[3] (.names)                                      1.251     2.821
p__cmx1ad_23.out[0] (.names)                                     0.235     3.056
out:p__cmx1ad_23.outpad[0] (.output)                             0.480     3.536
data arrival time                                                          3.536

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.536


#Path 74
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_9.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_9.in[2] (.names)                                       1.251     2.821
p__cmx1ad_9.out[0] (.names)                                      0.235     3.056
out:p__cmx1ad_9.outpad[0] (.output)                              0.473     3.529
data arrival time                                                          3.529

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.529
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.529


#Path 75
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_25.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_25.in[1] (.names)                                      2.345     2.511
p__cmx1ad_25.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_25.outpad[0] (.output)                             0.723     3.469
data arrival time                                                          3.469

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.469
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.469


#Path 76
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_28.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_28.in[3] (.names)                                      1.153     2.722
p__cmx1ad_28.out[0] (.names)                                     0.235     2.957
out:p__cmx1ad_28.outpad[0] (.output)                             0.477     3.435
data arrival time                                                          3.435

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.435


#Path 77
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_0.in[3] (.names)                                       1.153     2.722
p__cmx1ad_0.out[0] (.names)                                      0.235     2.957
out:p__cmx1ad_0.outpad[0] (.output)                              0.477     3.434
data arrival time                                                          3.434

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.434
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.434


#Path 78
Startpoint: ni3.Q[0] (.latch clocked by pclk)
Endpoint  : ni2.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni3.clk[0] (.latch)                                              0.042     0.042
ni3.Q[0] (.latch) [clock-to-output]                              0.124     0.166
n_n13958.in[1] (.names)                                          2.636     2.802
n_n13958.out[0] (.names)                                         0.235     3.037
ni2.D[0] (.latch)                                                0.335     3.372
data arrival time                                                          3.372

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.372
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.396


#Path 79
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_1.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_1.in[3] (.names)                                       1.251     2.821
p__cmx1ad_1.out[0] (.names)                                      0.235     3.056
out:p__cmx1ad_1.outpad[0] (.output)                              0.335     3.391
data arrival time                                                          3.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.391


#Path 80
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_4.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_4.in[3] (.names)                                       1.251     2.821
p__cmx1ad_4.out[0] (.names)                                      0.235     3.056
out:p__cmx1ad_4.outpad[0] (.output)                              0.334     3.389
data arrival time                                                          3.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.389


#Path 81
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_18.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_18.in[3] (.names)                                      1.251     2.821
p__cmx1ad_18.out[0] (.names)                                     0.235     3.056
out:p__cmx1ad_18.outpad[0] (.output)                             0.332     3.388
data arrival time                                                          3.388

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.388
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.388


#Path 82
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_12.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_12.in[3] (.names)                                      1.251     2.821
p__cmx1ad_12.out[0] (.names)                                     0.235     3.056
out:p__cmx1ad_12.outpad[0] (.output)                             0.331     3.387
data arrival time                                                          3.387

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.387


#Path 83
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_2.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_2.in[3] (.names)                                       1.251     2.821
p__cmx1ad_2.out[0] (.names)                                      0.235     3.056
out:p__cmx1ad_2.outpad[0] (.output)                              0.327     3.383
data arrival time                                                          3.383

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.383


#Path 84
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_6.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_6.in[1] (.names)                                       2.345     2.511
p__cmx1ad_6.out[0] (.names)                                      0.235     2.746
out:p__cmx1ad_6.outpad[0] (.output)                              0.612     3.358
data arrival time                                                          3.358

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.358
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.358


#Path 85
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_7.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_7.in[1] (.names)                                       2.611     2.778
p__cmx1ad_7.out[0] (.names)                                      0.235     3.013
out:p__cmx1ad_7.outpad[0] (.output)                              0.331     3.344
data arrival time                                                          3.344

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.344
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.344


#Path 86
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_17.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_17.in[1] (.names)                                      2.345     2.511
p__cmx1ad_17.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_17.outpad[0] (.output)                             0.581     3.327
data arrival time                                                          3.327

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.327
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.327


#Path 87
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_19.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_19.in[3] (.names)                                      1.251     2.821
p__cmx1ad_19.out[0] (.names)                                     0.235     3.056
out:p__cmx1ad_19.outpad[0] (.output)                             0.256     3.312
data arrival time                                                          3.312

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 88
Startpoint: ni13.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_3.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni13.clk[0] (.latch)                                             0.042     0.042
ni13.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[290].in[0] (.names)                                             1.168     1.334
[290].out[0] (.names)                                            0.235     1.569
p__cmx1ad_3.in[3] (.names)                                       1.251     2.821
p__cmx1ad_3.out[0] (.names)                                      0.235     3.056
out:p__cmx1ad_3.outpad[0] (.output)                              0.256     3.312
data arrival time                                                          3.312

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.312
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.312


#Path 89
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_30.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_30.in[1] (.names)                                      2.345     2.511
p__cmx1ad_30.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_30.outpad[0] (.output)                             0.555     3.301
data arrival time                                                          3.301

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.301
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.301


#Path 90
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_27.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_27.in[1] (.names)                                      2.345     2.511
p__cmx1ad_27.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_27.outpad[0] (.output)                             0.542     3.288
data arrival time                                                          3.288

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.288
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.288


#Path 91
Startpoint: ni30.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmndst1p0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
ni30.Q[0] (.latch) [clock-to-output]                             0.124     0.166
p__cmndst1p0.in[3] (.names)                                      2.299     2.466
p__cmndst1p0.out[0] (.names)                                     0.235     2.701
out:p__cmndst1p0.outpad[0] (.output)                             0.572     3.273
data arrival time                                                          3.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.273


#Path 92
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_22.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_22.in[1] (.names)                                      2.345     2.511
p__cmx1ad_22.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_22.outpad[0] (.output)                             0.485     3.231
data arrival time                                                          3.231

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.231
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.231


#Path 93
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_20.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_20.in[1] (.names)                                      2.345     2.511
p__cmx1ad_20.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_20.outpad[0] (.output)                             0.483     3.229
data arrival time                                                          3.229

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.229
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.229


#Path 94
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_21.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_21.in[1] (.names)                                      2.345     2.511
p__cmx1ad_21.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_21.outpad[0] (.output)                             0.479     3.225
data arrival time                                                          3.225

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.225
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.225


#Path 95
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_24.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_24.in[1] (.names)                                      2.345     2.511
p__cmx1ad_24.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_24.outpad[0] (.output)                             0.335     3.081
data arrival time                                                          3.081

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.081


#Path 96
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_16.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_16.in[1] (.names)                                      2.345     2.511
p__cmx1ad_16.out[0] (.names)                                     0.235     2.746
out:p__cmx1ad_16.outpad[0] (.output)                             0.333     3.079
data arrival time                                                          3.079

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.079


#Path 97
Startpoint: ni2.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmx1ad_5.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni2.clk[0] (.latch)                                              0.042     0.042
ni2.Q[0] (.latch) [clock-to-output]                              0.124     0.166
p__cmx1ad_5.in[1] (.names)                                       2.345     2.511
p__cmx1ad_5.out[0] (.names)                                      0.235     2.746
out:p__cmx1ad_5.outpad[0] (.output)                              0.255     3.001
data arrival time                                                          3.001

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.001


#Path 98
Startpoint: ni30.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmndst0p0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni30.clk[0] (.latch)                                             0.042     0.042
ni30.Q[0] (.latch) [clock-to-output]                             0.124     0.166
p__cmndst0p0.in[3] (.names)                                      1.395     1.562
p__cmndst0p0.out[0] (.names)                                     0.235     1.797
out:p__cmndst0p0.outpad[0] (.output)                             1.201     2.998
data arrival time                                                          2.998

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.998


#Path 99
Startpoint: ni31.Q[0] (.latch clocked by pclk)
Endpoint  : ni39.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni31.clk[0] (.latch)                                             0.042     0.042
ni31.Q[0] (.latch) [clock-to-output]                             0.124     0.166
[7193].in[2] (.names)                                            1.628     1.794
[7193].out[0] (.names)                                           0.235     2.029
nv345.in[0] (.names)                                             0.100     2.129
nv345.out[0] (.names)                                            0.235     2.364
ni39.D[0] (.latch)                                               0.000     2.364
data arrival time                                                          2.364

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni39.clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.388


#Path 100
Startpoint: ni33.Q[0] (.latch clocked by pclk)
Endpoint  : out:p__cmxig_0.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ni33.clk[0] (.latch)                                             0.042     0.042
ni33.Q[0] (.latch) [clock-to-output]                             0.124     0.166
p__cmxig_0.in[0] (.names)                                        1.319     1.485
p__cmxig_0.out[0] (.names)                                       0.235     1.720
out:p__cmxig_0.outpad[0] (.output)                               0.475     2.195
data arrival time                                                          2.195

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.195
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.195


#End of timing report
