D:/Course_Project/GitHub/Real_Time_Embedded_System/mini_project/edge_detection/test_multi/tb_master.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Course_Project/GitHub/Real_Time_Embedded_System/mini_project/edge_detection/test_multi/tb_master.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_master
-- Compiling architecture simulation of tb_master

} {} {}} D:/Course_Project/GitHub/Real_Time_Embedded_System/mini_project/edge_detection/test_multi/edge_detection.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Course_Project/GitHub/Real_Time_Embedded_System/mini_project/edge_detection/test_multi/edge_detection.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity edge_detection
-- Compiling architecture behv of edge_detection

} {} {}}
