# Generated by Yosys 0.9+3833 (git sha1 b0004911, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 542
attribute \keep 1
attribute \hdlname "\\rom_stream_loader"
attribute \dynports 1
attribute \top 1
attribute \src "rom_stream_loader.v:4.1-150.10"
module \rom_stream_loader
  parameter \DATA_WIDTH 16
  parameter \ADDRESS_WIDTH 16
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:101$29_CHECK[0:0]$87
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:104$30_CHECK[0:0]$89
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:104$30_EN[0:0]$90
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:108$31_CHECK[0:0]$91
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:108$31_EN[0:0]$92
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:114$32_CHECK[0:0]$93
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:114$32_EN[0:0]$94
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:119$33_CHECK[0:0]$95
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:123$34_CHECK[0:0]$97
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:127$35_CHECK[0:0]$99
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:131$36_CHECK[0:0]$101
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:135$37_CHECK[0:0]$103
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:139$38_CHECK[0:0]$105
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $0$formal$rom_stream_loader.v:79$18_EN[0:0]$159
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $0$formal$rom_stream_loader.v:80$20_CHECK[0:0]$161
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:88$22_CHECK[0:0]$73
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:88$22_EN[0:0]$74
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:89$23_CHECK[0:0]$75
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:90$24_CHECK[0:0]$77
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:91$25_CHECK[0:0]$79
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:93$26_CHECK[0:0]$81
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:96$27_CHECK[0:0]$83
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$formal$rom_stream_loader.v:96$28_CHECK[0:0]$85
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$past$rom_stream_loader.v:115$10$1[0:0]$62
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$past$rom_stream_loader.v:115$10$2[0:0]$63
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$past$rom_stream_loader.v:115$10$3[0:0]$64
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$past$rom_stream_loader.v:115$10$4[0:0]$65
  attribute \src "rom_stream_loader.v:81.5-145.8"
  wire $0$past$rom_stream_loader.v:123$16$0[0:0]$71
  wire width 17 $add$rom_stream_loader.v:119$130_Y
  attribute \src "rom_stream_loader.v:62.24-62.46"
  wire width 16 $add$rom_stream_loader.v:62$43_Y
  wire $and$rom_stream_loader.v:0$132_Y
  wire $and$rom_stream_loader.v:0$144_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$514
  wire $auto$opt_dff.cc:242:make_patterns_logic$510
  wire $auto$opt_dff.cc:242:make_patterns_logic$523
  wire $auto$opt_dff.cc:276:combine_resets$529
  wire $auto$opt_dff.cc:276:combine_resets$532
  wire $auto$rtlil.cc:2121:Not$507
  wire $auto$rtlil.cc:2121:Not$509
  wire $auto$rtlil.cc:2121:Not$518
  wire $auto$rtlil.cc:2121:Not$522
  wire $auto$rtlil.cc:2811:Anyseq$452
  wire $auto$rtlil.cc:2811:Anyseq$454
  wire $auto$rtlil.cc:2811:Anyseq$456
  wire $auto$rtlil.cc:2811:Anyseq$458
  wire $auto$rtlil.cc:2811:Anyseq$460
  wire $auto$rtlil.cc:2811:Anyseq$462
  wire $auto$rtlil.cc:2811:Anyseq$464
  wire $auto$rtlil.cc:2811:Anyseq$466
  wire $auto$rtlil.cc:2811:Anyseq$468
  wire $auto$rtlil.cc:2811:Anyseq$470
  wire $auto$rtlil.cc:2811:Anyseq$472
  wire $auto$rtlil.cc:2811:Anyseq$474
  wire $auto$rtlil.cc:2811:Anyseq$476
  wire $auto$rtlil.cc:2811:Anyseq$478
  wire $auto$rtlil.cc:2811:Anyseq$480
  wire $auto$rtlil.cc:2811:Anyseq$482
  wire $auto$rtlil.cc:2811:Anyseq$484
  wire $auto$rtlil.cc:2811:Anyseq$486
  wire $auto$rtlil.cc:2811:Anyseq$488
  wire $auto$rtlil.cc:2811:Anyseq$490
  wire $auto$rtlil.cc:2811:Anyseq$492
  wire $auto$rtlil.cc:2811:Anyseq$494
  wire $auto$rtlil.cc:2811:Anyseq$496
  wire $auto$rtlil.cc:2811:Anyseq$498
  wire $auto$rtlil.cc:2811:Anyseq$500
  wire $auto$rtlil.cc:2811:Anyseq$502
  wire $auto$rtlil.cc:2811:Anyseq$504
  attribute \src "rom_stream_loader.v:119.38-119.83"
  wire $eq$rom_stream_loader.v:119$131_Y
  attribute \src "rom_stream_loader.v:93.28-93.50"
  wire $eq$rom_stream_loader.v:93$107_Y
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:101$29_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:101$29_EN
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  attribute \unused_bits "0"
  wire $formal$rom_stream_loader.v:104$30_EN
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  attribute \unused_bits "0"
  wire $formal$rom_stream_loader.v:108$31_EN
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  attribute \unused_bits "0"
  wire $formal$rom_stream_loader.v:114$32_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:119$33_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:119$33_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:123$34_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:123$34_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:127$35_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:127$35_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:131$36_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:131$36_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:135$37_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:135$37_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:139$38_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:139$38_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:88$22_CHECK
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:88$22_EN
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:89$23_CHECK
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:90$24_CHECK
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:91$25_CHECK
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:93$26_CHECK
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $formal$rom_stream_loader.v:96$27_CHECK
  attribute \src "rom_stream_loader.v:104.7-104.25"
  wire $logic_and$rom_stream_loader.v:104$113_Y
  attribute \src "rom_stream_loader.v:109.12-109.35"
  wire $logic_and$rom_stream_loader.v:109$115_Y
  attribute \src "rom_stream_loader.v:114.7-114.12"
  wire $logic_and$rom_stream_loader.v:114$119_Y
  attribute \src "rom_stream_loader.v:115.12-115.50"
  wire $logic_and$rom_stream_loader.v:115$120_Y
  attribute \src "rom_stream_loader.v:115.12-115.71"
  wire $logic_and$rom_stream_loader.v:115$121_Y
  attribute \src "rom_stream_loader.v:115.12-115.92"
  wire $logic_and$rom_stream_loader.v:115$122_Y
  attribute \src "rom_stream_loader.v:118.7-118.30"
  wire $logic_and$rom_stream_loader.v:118$125_Y
  attribute \src "rom_stream_loader.v:118.7-118.66"
  wire $logic_and$rom_stream_loader.v:118$127_Y
  attribute \src "rom_stream_loader.v:118.7-118.95"
  wire $logic_and$rom_stream_loader.v:118$129_Y
  attribute \src "rom_stream_loader.v:122.7-122.12"
  wire $logic_and$rom_stream_loader.v:122$135_Y
  attribute \src "rom_stream_loader.v:127.40-127.64"
  wire $logic_and$rom_stream_loader.v:127$139_Y
  attribute \src "rom_stream_loader.v:127.40-127.72"
  wire $logic_and$rom_stream_loader.v:127$141_Y
  attribute \src "rom_stream_loader.v:135.24-135.29"
  wire $logic_and$rom_stream_loader.v:135$147_Y
  attribute \src "rom_stream_loader.v:64.15-64.40"
  wire $logic_and$rom_stream_loader.v:64$44_Y
  attribute \src "rom_stream_loader.v:96.33-96.80"
  wire $logic_and$rom_stream_loader.v:96$110_Y
  attribute \src "rom_stream_loader.v:98.11-98.52"
  wire $logic_and$rom_stream_loader.v:98$111_Y
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $logic_not$rom_stream_loader.v:0$118_Y
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $logic_not$rom_stream_loader.v:0$133_Y
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $logic_not$rom_stream_loader.v:0$146_Y
  attribute \src "rom_stream_loader.v:104.21-104.25"
  wire $logic_not$rom_stream_loader.v:104$112_Y
  attribute \src "rom_stream_loader.v:118.7-118.20"
  wire $logic_not$rom_stream_loader.v:118$123_Y
  attribute \src "rom_stream_loader.v:118.24-118.30"
  wire $logic_not$rom_stream_loader.v:118$124_Y
  attribute \src "rom_stream_loader.v:127.40-127.48"
  wire $logic_not$rom_stream_loader.v:127$137_Y
  attribute \src "rom_stream_loader.v:127.52-127.64"
  wire $logic_not$rom_stream_loader.v:127$138_Y
  attribute \src "rom_stream_loader.v:130.7-130.29"
  wire $logic_or$rom_stream_loader.v:130$142_Y
  attribute \src "rom_stream_loader.v:130.7-130.36"
  wire $logic_or$rom_stream_loader.v:130$143_Y
  attribute \src "rom_stream_loader.v:105.12-105.20"
  wire $ne$rom_stream_loader.v:105$114_Y
  attribute \src "rom_stream_loader.v:118.35-118.65"
  wire $ne$rom_stream_loader.v:118$126_Y
  attribute \src "rom_stream_loader.v:118.70-118.78"
  wire $ne$rom_stream_loader.v:118$128_Y
  attribute \src "rom_stream_loader.v:96.33-96.58"
  wire $ne$rom_stream_loader.v:96$108_Y
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $past$rom_stream_loader.v:101$3$0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $past$rom_stream_loader.v:104$4$0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire width 16 $past$rom_stream_loader.v:105$5$0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $past$rom_stream_loader.v:115$10$4
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $past$rom_stream_loader.v:118$11$0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire width 16 $past$rom_stream_loader.v:118$12$0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $past$rom_stream_loader.v:123$16$0
  attribute \src "rom_stream_loader.v:0.0-0.0"
  wire $past$rom_stream_loader.v:98$2$0
  wire $procmux$226_Y
  wire $procmux$230_Y
  wire $procmux$234_Y
  wire $procmux$238_Y
  wire $procmux$242_Y
  wire $procmux$246_Y
  wire $procmux$250_Y
  wire $procmux$254_Y
  wire $procmux$258_Y
  wire $procmux$262_Y
  wire $procmux$266_Y
  wire $procmux$270_Y
  wire $procmux$274_Y
  wire $procmux$278_Y
  wire $procmux$282_Y
  wire $procmux$286_Y
  wire $procmux$290_Y
  wire $procmux$294_Y
  wire $procmux$298_Y
  wire $procmux$302_Y
  wire $procmux$306_Y
  wire $procmux$309_Y
  wire $procmux$318_Y
  wire $procmux$340_Y
  wire $procmux$342_Y
  wire $procmux$345_Y
  wire $procmux$347_Y
  wire $procmux$371_Y
  attribute \src "rom_stream_loader.v:15.9-15.12"
  wire output 6 \ack
  attribute \src "rom_stream_loader.v:8.11-8.14"
  wire input 1 \clk
  attribute \src "rom_stream_loader.v:28.25-28.40"
  wire width 16 \current_address
  attribute \init 1'0
  attribute \src "rom_stream_loader.v:77.9-77.21"
  wire \f_past_valid
  attribute \src "rom_stream_loader.v:13.28-13.38"
  wire width 16 input 4 \input_data
  attribute \src "rom_stream_loader.v:12.8-12.12"
  wire input 3 \load
  attribute \src "rom_stream_loader.v:14.9-14.22"
  wire output 5 \load_recevied
  attribute \src "rom_stream_loader.v:23.29-23.43"
  wire width 16 output 11 \output_address
  attribute \src "rom_stream_loader.v:22.30-22.41"
  wire width 16 output 10 \output_data
  attribute \src "rom_stream_loader.v:9.8-9.13"
  wire input 2 \reset
  attribute \src "rom_stream_loader.v:19.8-19.16"
  wire input 7 \rom_busy
  attribute \src "rom_stream_loader.v:20.8-20.23"
  wire input 8 \rom_initialized
  attribute \src "rom_stream_loader.v:31.6-31.23"
  wire \rom_receive_ready
  attribute \src "rom_stream_loader.v:21.13-21.24"
  wire output 9 \rom_request
  attribute \src "rom_stream_loader.v:27.5-27.12"
  wire \writing
  attribute \src "rom_stream_loader.v:119.58-119.82"
  cell $add $add$rom_stream_loader.v:119$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 17
    connect \A $past$rom_stream_loader.v:118$12$0
    connect \B 1'1
    connect \Y $add$rom_stream_loader.v:119$130_Y
  end
  attribute \src "rom_stream_loader.v:62.24-62.46"
  cell $add $add$rom_stream_loader.v:62$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A \current_address
    connect \B 1'1
    connect \Y $add$rom_stream_loader.v:62$43_Y
  end
  attribute \src "rom_stream_loader.v:104.32-105.33"
  cell $assume $assume$rom_stream_loader.v:104$153
    connect \A $0$formal$rom_stream_loader.v:104$30_CHECK[0:0]$89
    connect \EN $0$formal$rom_stream_loader.v:104$30_EN[0:0]$90
  end
  attribute \src "rom_stream_loader.v:108.25-109.36"
  cell $assume $assume$rom_stream_loader.v:108$154
    connect \A $0$formal$rom_stream_loader.v:108$31_CHECK[0:0]$91
    connect \EN $0$formal$rom_stream_loader.v:108$31_EN[0:0]$92
  end
  attribute \src "rom_stream_loader.v:114.29-115.93"
  cell $assume $assume$rom_stream_loader.v:114$155
    connect \A $0$formal$rom_stream_loader.v:114$32_CHECK[0:0]$93
    connect \EN $0$formal$rom_stream_loader.v:114$32_EN[0:0]$94
  end
  attribute \src "rom_stream_loader.v:79.12-79.26"
  cell $assume $assume$rom_stream_loader.v:79$150
    connect \A \reset
    connect \EN $0$formal$rom_stream_loader.v:79$18_EN[0:0]$159
  end
  attribute \src "rom_stream_loader.v:80.12-80.39"
  cell $assume $assume$rom_stream_loader.v:80$151
    connect \A $0$formal$rom_stream_loader.v:80$20_CHECK[0:0]$161
    connect \EN $0$formal$rom_stream_loader.v:79$18_EN[0:0]$159
  end
  attribute \src "rom_stream_loader.v:96.82-98.53"
  cell $assume $assume$rom_stream_loader.v:96$152
    connect \A $0$formal$rom_stream_loader.v:96$28_CHECK[0:0]$85
    connect \EN $0$formal$rom_stream_loader.v:88$22_EN[0:0]$74
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \rom_request \rom_busy }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$514
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $auto$rtlil.cc:2121:Not$507
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_request
    connect \Y $auto$rtlil.cc:2121:Not$509
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $auto$rtlil.cc:2121:Not$518
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \writing
    connect \Y $auto$rtlil.cc:2121:Not$522
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \writing $auto$rtlil.cc:2121:Not$509 $auto$rtlil.cc:2121:Not$507 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$510
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $logic_and$rom_stream_loader.v:64$44_Y $auto$rtlil.cc:2121:Not$522 $auto$rtlil.cc:2121:Not$509 $auto$rtlil.cc:2121:Not$518 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$523
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$522 \rom_request \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$529
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \rom_request \reset }
    connect \Y $auto$opt_dff.cc:276:combine_resets$532
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdff $auto$opt_dff.cc:702:run$526
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$371_Y
    connect \Q \rom_request
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdff $auto$opt_dff.cc:702:run$531
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$318_Y
    connect \Q \ack
    connect \SRST $auto$opt_dff.cc:276:combine_resets$529
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdff $auto$opt_dff.cc:702:run$534
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$309_Y
    connect \Q \load_recevied
    connect \SRST $auto$opt_dff.cc:276:combine_resets$532
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$535
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$298_Y
    connect \Q $formal$rom_stream_loader.v:139$38_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$536
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$290_Y
    connect \Q $formal$rom_stream_loader.v:135$37_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$537
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$282_Y
    connect \Q $formal$rom_stream_loader.v:131$36_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$538
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$274_Y
    connect \Q $formal$rom_stream_loader.v:127$35_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$539
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$266_Y
    connect \Q $formal$rom_stream_loader.v:123$34_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$540
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$258_Y
    connect \Q $formal$rom_stream_loader.v:119$33_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $sdff $auto$opt_dff.cc:702:run$541
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$226_Y
    connect \Q $formal$rom_stream_loader.v:101$29_EN
    connect \SRST \f_past_valid
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdffe $auto$opt_dff.cc:764:run$512
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 16'0000000000000000
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D $add$rom_stream_loader.v:62$43_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$510
    connect \Q \current_address
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $sdffe $auto$opt_dff.cc:764:run$516
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $procmux$347_Y
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$514
    connect \Q \writing
    connect \SRST \reset
  end
  attribute \src "rom_stream_loader.v:37.1-72.4"
  cell $dffe $auto$opt_dff.cc:764:run$525
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \input_data
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$523
    connect \Q \output_data
  end
  cell $anyseq $auto$setundef.cc:501:execute$451
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$452
  end
  cell $anyseq $auto$setundef.cc:501:execute$453
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$454
  end
  cell $anyseq $auto$setundef.cc:501:execute$455
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$456
  end
  cell $anyseq $auto$setundef.cc:501:execute$457
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$458
  end
  cell $anyseq $auto$setundef.cc:501:execute$459
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$460
  end
  cell $anyseq $auto$setundef.cc:501:execute$461
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$462
  end
  cell $anyseq $auto$setundef.cc:501:execute$463
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$464
  end
  cell $anyseq $auto$setundef.cc:501:execute$465
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$466
  end
  cell $anyseq $auto$setundef.cc:501:execute$467
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$468
  end
  cell $anyseq $auto$setundef.cc:501:execute$469
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$470
  end
  cell $anyseq $auto$setundef.cc:501:execute$471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$472
  end
  cell $anyseq $auto$setundef.cc:501:execute$473
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$474
  end
  cell $anyseq $auto$setundef.cc:501:execute$475
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$476
  end
  cell $anyseq $auto$setundef.cc:501:execute$477
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$478
  end
  cell $anyseq $auto$setundef.cc:501:execute$479
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$480
  end
  cell $anyseq $auto$setundef.cc:501:execute$481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$482
  end
  cell $anyseq $auto$setundef.cc:501:execute$483
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$484
  end
  cell $anyseq $auto$setundef.cc:501:execute$485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$486
  end
  cell $anyseq $auto$setundef.cc:501:execute$487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$488
  end
  cell $anyseq $auto$setundef.cc:501:execute$489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$490
  end
  cell $anyseq $auto$setundef.cc:501:execute$491
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$492
  end
  cell $anyseq $auto$setundef.cc:501:execute$493
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$494
  end
  cell $anyseq $auto$setundef.cc:501:execute$495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$496
  end
  cell $anyseq $auto$setundef.cc:501:execute$497
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$498
  end
  cell $anyseq $auto$setundef.cc:501:execute$499
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$500
  end
  cell $anyseq $auto$setundef.cc:501:execute$501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$502
  end
  cell $anyseq $auto$setundef.cc:501:execute$503
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$504
  end
  attribute \src "rom_stream_loader.v:119.38-119.83"
  cell $eq $eq$rom_stream_loader.v:119$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 17
    parameter \Y_WIDTH 1
    connect \A \current_address
    connect \B $add$rom_stream_loader.v:119$130_Y
    connect \Y $eq$rom_stream_loader.v:119$131_Y
  end
  attribute \src "rom_stream_loader.v:80.20-80.38"
  cell $logic_not $eq$rom_stream_loader.v:80$163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \current_address
    connect \Y $0$formal$rom_stream_loader.v:80$20_CHECK[0:0]$161
  end
  attribute \src "rom_stream_loader.v:93.28-93.50"
  cell $eq $eq$rom_stream_loader.v:93$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \current_address
    connect \B 3'111
    connect \Y $eq$rom_stream_loader.v:93$107_Y
  end
  attribute \module_not_derived 1
  attribute \src "rom_stream_loader.v:0.0-0.0"
  cell $initstate $initstate$19
    connect \Y $0$formal$rom_stream_loader.v:79$18_EN[0:0]$159
  end
  attribute \src "rom_stream_loader.v:104.7-104.25"
  cell $logic_and $logic_and$rom_stream_loader.v:104$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:104$4$0
    connect \B $logic_not$rom_stream_loader.v:104$112_Y
    connect \Y $logic_and$rom_stream_loader.v:104$113_Y
  end
  attribute \src "rom_stream_loader.v:109.12-109.35"
  cell $logic_and $logic_and$rom_stream_loader.v:109$115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_request
    connect \B \rom_busy
    connect \Y $logic_and$rom_stream_loader.v:109$115_Y
  end
  attribute \src "rom_stream_loader.v:114.7-114.12"
  cell $logic_and $logic_and$rom_stream_loader.v:114$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $0$past$rom_stream_loader.v:115$10$1[0:0]$62 }
    connect \B $logic_not$rom_stream_loader.v:0$118_Y
    connect \Y $logic_and$rom_stream_loader.v:114$119_Y
  end
  attribute \src "rom_stream_loader.v:115.12-115.50"
  cell $logic_and $logic_and$rom_stream_loader.v:115$120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$past$rom_stream_loader.v:115$10$2[0:0]$63
    connect \B $0$past$rom_stream_loader.v:115$10$3[0:0]$64
    connect \Y $logic_and$rom_stream_loader.v:115$120_Y
  end
  attribute \src "rom_stream_loader.v:115.12-115.71"
  cell $logic_and $logic_and$rom_stream_loader.v:115$121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:115$120_Y
    connect \B $0$past$rom_stream_loader.v:115$10$4[0:0]$65
    connect \Y $logic_and$rom_stream_loader.v:115$121_Y
  end
  attribute \src "rom_stream_loader.v:115.12-115.92"
  cell $logic_and $logic_and$rom_stream_loader.v:115$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:115$121_Y
    connect \B $past$rom_stream_loader.v:115$10$4
    connect \Y $logic_and$rom_stream_loader.v:115$122_Y
  end
  attribute \src "rom_stream_loader.v:118.7-118.30"
  cell $logic_and $logic_and$rom_stream_loader.v:118$125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$rom_stream_loader.v:118$123_Y
    connect \B $logic_not$rom_stream_loader.v:118$124_Y
    connect \Y $logic_and$rom_stream_loader.v:118$125_Y
  end
  attribute \src "rom_stream_loader.v:118.7-118.66"
  cell $logic_and $logic_and$rom_stream_loader.v:118$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:118$125_Y
    connect \B $ne$rom_stream_loader.v:118$126_Y
    connect \Y $logic_and$rom_stream_loader.v:118$127_Y
  end
  attribute \src "rom_stream_loader.v:118.7-118.95"
  cell $logic_and $logic_and$rom_stream_loader.v:118$129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:118$127_Y
    connect \B $ne$rom_stream_loader.v:118$128_Y
    connect \Y $logic_and$rom_stream_loader.v:118$129_Y
  end
  attribute \src "rom_stream_loader.v:122.7-122.12"
  cell $logic_and $logic_and$rom_stream_loader.v:122$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$rom_stream_loader.v:0$133_Y
    connect \B { 31'0000000000000000000000000000000 \rom_request }
    connect \Y $logic_and$rom_stream_loader.v:122$135_Y
  end
  attribute \src "rom_stream_loader.v:127.40-127.64"
  cell $logic_and $logic_and$rom_stream_loader.v:127$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$rom_stream_loader.v:127$137_Y
    connect \B $logic_not$rom_stream_loader.v:127$138_Y
    connect \Y $logic_and$rom_stream_loader.v:127$139_Y
  end
  attribute \src "rom_stream_loader.v:127.40-127.72"
  cell $logic_and $logic_and$rom_stream_loader.v:127$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:127$139_Y
    connect \B $logic_not$rom_stream_loader.v:104$112_Y
    connect \Y $logic_and$rom_stream_loader.v:127$141_Y
  end
  attribute \src "rom_stream_loader.v:135.24-135.29"
  cell $logic_and $logic_and$rom_stream_loader.v:135$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$rom_stream_loader.v:0$144_Y }
    connect \B $logic_not$rom_stream_loader.v:0$146_Y
    connect \Y $logic_and$rom_stream_loader.v:135$147_Y
  end
  attribute \src "rom_stream_loader.v:35.28-35.56"
  cell $logic_and $logic_and$rom_stream_loader.v:35$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$past$rom_stream_loader.v:123$16$0[0:0]$71
    connect \B \rom_initialized
    connect \Y \rom_receive_ready
  end
  attribute \src "rom_stream_loader.v:64.15-64.40"
  cell $logic_and $logic_and$rom_stream_loader.v:64$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load
    connect \B \rom_receive_ready
    connect \Y $logic_and$rom_stream_loader.v:64$44_Y
  end
  attribute \src "rom_stream_loader.v:96.33-96.80"
  cell $logic_and $logic_and$rom_stream_loader.v:96$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$rom_stream_loader.v:96$108_Y
    connect \B $0$formal$rom_stream_loader.v:80$20_CHECK[0:0]$161
    connect \Y $logic_and$rom_stream_loader.v:96$110_Y
  end
  attribute \src "rom_stream_loader.v:98.11-98.52"
  cell $logic_and $logic_and$rom_stream_loader.v:98$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:98$2$0
    connect \B \rom_initialized
    connect \Y $logic_and$rom_stream_loader.v:98$111_Y
  end
  attribute \src "rom_stream_loader.v:0.0-0.0"
  cell $logic_not $logic_not$rom_stream_loader.v:0$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rom_busy }
    connect \Y $logic_not$rom_stream_loader.v:0$118_Y
  end
  attribute \src "rom_stream_loader.v:0.0-0.0"
  cell $logic_not $logic_not$rom_stream_loader.v:0$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$rom_stream_loader.v:0$132_Y }
    connect \Y $logic_not$rom_stream_loader.v:0$133_Y
  end
  attribute \src "rom_stream_loader.v:0.0-0.0"
  cell $logic_not $logic_not$rom_stream_loader.v:0$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \writing }
    connect \Y $logic_not$rom_stream_loader.v:0$146_Y
  end
  attribute \src "rom_stream_loader.v:104.21-104.25"
  cell $logic_not $logic_not$rom_stream_loader.v:104$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ack
    connect \Y $logic_not$rom_stream_loader.v:104$112_Y
  end
  attribute \src "rom_stream_loader.v:118.7-118.20"
  cell $logic_not $logic_not$rom_stream_loader.v:118$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:118$11$0
    connect \Y $logic_not$rom_stream_loader.v:118$123_Y
  end
  attribute \src "rom_stream_loader.v:118.24-118.30"
  cell $logic_not $logic_not$rom_stream_loader.v:118$124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y $logic_not$rom_stream_loader.v:118$124_Y
  end
  attribute \src "rom_stream_loader.v:123.44-123.53"
  cell $logic_not $logic_not$rom_stream_loader.v:123$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_busy
    connect \Y $0$past$rom_stream_loader.v:123$16$0[0:0]$71
  end
  attribute \src "rom_stream_loader.v:127.40-127.48"
  cell $logic_not $logic_not$rom_stream_loader.v:127$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \writing
    connect \Y $logic_not$rom_stream_loader.v:127$137_Y
  end
  attribute \src "rom_stream_loader.v:127.52-127.64"
  cell $logic_not $logic_not$rom_stream_loader.v:127$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rom_request
    connect \Y $logic_not$rom_stream_loader.v:127$138_Y
  end
  attribute \src "rom_stream_loader.v:130.7-130.29"
  cell $logic_or $logic_or$rom_stream_loader.v:130$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \writing
    connect \B \rom_request
    connect \Y $logic_or$rom_stream_loader.v:130$142_Y
  end
  attribute \src "rom_stream_loader.v:130.7-130.36"
  cell $logic_or $logic_or$rom_stream_loader.v:130$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$rom_stream_loader.v:130$142_Y
    connect \B \ack
    connect \Y $logic_or$rom_stream_loader.v:130$143_Y
  end
  attribute \src "rom_stream_loader.v:105.12-105.20"
  cell $ne $ne$rom_stream_loader.v:105$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:105$5$0
    connect \B \input_data
    connect \Y $ne$rom_stream_loader.v:105$114_Y
  end
  attribute \src "rom_stream_loader.v:118.35-118.65"
  cell $ne $ne$rom_stream_loader.v:118$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:118$12$0
    connect \B 16'1111111111111111
    connect \Y $ne$rom_stream_loader.v:118$126_Y
  end
  attribute \src "rom_stream_loader.v:118.70-118.78"
  cell $ne $ne$rom_stream_loader.v:118$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:118$12$0
    connect \B \current_address
    connect \Y $ne$rom_stream_loader.v:118$128_Y
  end
  attribute \src "rom_stream_loader.v:96.33-96.58"
  cell $reduce_bool $ne$rom_stream_loader.v:96$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $past$rom_stream_loader.v:118$12$0
    connect \Y $ne$rom_stream_loader.v:96$108_Y
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$376
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$377
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \current_address
    connect \Q $past$rom_stream_loader.v:118$12$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$378
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \rom_initialized
    connect \Q $past$rom_stream_loader.v:98$2$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$379
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \rom_receive_ready
    connect \Q $past$rom_stream_loader.v:101$3$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$380
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \ack
    connect \Q $past$rom_stream_loader.v:104$4$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$381
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 16
    connect \CLK \clk
    connect \D \input_data
    connect \Q $past$rom_stream_loader.v:105$5$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$382
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \rom_busy
    connect \Q $0$past$rom_stream_loader.v:115$10$1[0:0]$62
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$384
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$past$rom_stream_loader.v:115$10$1[0:0]$62
    connect \Q $0$past$rom_stream_loader.v:115$10$2[0:0]$63
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$387
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$past$rom_stream_loader.v:115$10$2[0:0]$63
    connect \Q $0$past$rom_stream_loader.v:115$10$3[0:0]$64
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$391
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$past$rom_stream_loader.v:115$10$3[0:0]$64
    connect \Q $0$past$rom_stream_loader.v:115$10$4[0:0]$65
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$396
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$past$rom_stream_loader.v:115$10$4[0:0]$65
    connect \Q $past$rom_stream_loader.v:115$10$4
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$397
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \reset
    connect \Q $past$rom_stream_loader.v:118$11$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$401
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \rom_request
    connect \Q $and$rom_stream_loader.v:0$132_Y
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$402
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$past$rom_stream_loader.v:123$16$0[0:0]$71
    connect \Q $past$rom_stream_loader.v:123$16$0
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$403
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \writing
    connect \Q $and$rom_stream_loader.v:0$144_Y
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$404
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:88$22_CHECK[0:0]$73
    connect \Q $formal$rom_stream_loader.v:88$22_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$405
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:88$22_EN[0:0]$74
    connect \Q $formal$rom_stream_loader.v:88$22_EN
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$406
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:89$23_CHECK[0:0]$75
    connect \Q $formal$rom_stream_loader.v:89$23_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$408
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:90$24_CHECK[0:0]$77
    connect \Q $formal$rom_stream_loader.v:90$24_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$410
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:91$25_CHECK[0:0]$79
    connect \Q $formal$rom_stream_loader.v:91$25_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$412
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:93$26_CHECK[0:0]$81
    connect \Q $formal$rom_stream_loader.v:93$26_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$414
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:96$27_CHECK[0:0]$83
    connect \Q $formal$rom_stream_loader.v:96$27_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$418
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:101$29_CHECK[0:0]$87
    connect \Q $formal$rom_stream_loader.v:101$29_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$426
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:119$33_CHECK[0:0]$95
    connect \Q $formal$rom_stream_loader.v:119$33_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$428
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:123$34_CHECK[0:0]$97
    connect \Q $formal$rom_stream_loader.v:123$34_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$430
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:127$35_CHECK[0:0]$99
    connect \Q $formal$rom_stream_loader.v:127$35_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$432
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:131$36_CHECK[0:0]$101
    connect \Q $formal$rom_stream_loader.v:131$36_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$434
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:135$37_CHECK[0:0]$103
    connect \Q $formal$rom_stream_loader.v:135$37_CHECK
  end
  attribute \src "rom_stream_loader.v:81.5-145.8"
  cell $dff $procdff$436
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$rom_stream_loader.v:139$38_CHECK[0:0]$105
    connect \Q $formal$rom_stream_loader.v:139$38_CHECK
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$198
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:88$22_EN[0:0]$74
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$200
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$452
    connect \B \writing
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:88$22_CHECK[0:0]$73
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$204
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$454
    connect \B \rom_request
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:89$23_CHECK[0:0]$75
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$208
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$456
    connect \B \ack
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:90$24_CHECK[0:0]$77
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$212
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$458
    connect \B \load_recevied
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:91$25_CHECK[0:0]$79
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$216
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$460
    connect \B $eq$rom_stream_loader.v:93$107_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:93$26_CHECK[0:0]$81
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$220
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$462
    connect \B $logic_and$rom_stream_loader.v:96$110_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:96$27_CHECK[0:0]$83
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$224
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$464
    connect \B $logic_and$rom_stream_loader.v:98$111_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:96$28_CHECK[0:0]$85
  end
  attribute \src "rom_stream_loader.v:100.7-100.20|rom_stream_loader.v:100.4-102.7"
  cell $mux $procmux$226
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \load_recevied
    connect \Y $procmux$226_Y
  end
  attribute \src "rom_stream_loader.v:100.7-100.20|rom_stream_loader.v:100.4-102.7"
  cell $mux $procmux$230
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$466
    connect \B $past$rom_stream_loader.v:101$3$0
    connect \S \load_recevied
    connect \Y $procmux$230_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$232
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$468
    connect \B $procmux$230_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:101$29_CHECK[0:0]$87
  end
  attribute \src "rom_stream_loader.v:104.7-104.25|rom_stream_loader.v:104.4-106.7"
  cell $mux $procmux$234
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$rom_stream_loader.v:104$113_Y
    connect \Y $procmux$234_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$236
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$234_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:104$30_EN[0:0]$90
  end
  attribute \src "rom_stream_loader.v:104.7-104.25|rom_stream_loader.v:104.4-106.7"
  cell $mux $procmux$238
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$470
    connect \B $ne$rom_stream_loader.v:105$114_Y
    connect \S $logic_and$rom_stream_loader.v:104$113_Y
    connect \Y $procmux$238_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$240
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$472
    connect \B $procmux$238_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:104$30_CHECK[0:0]$89
  end
  attribute \src "rom_stream_loader.v:108.7-108.18|rom_stream_loader.v:108.4-110.7"
  cell $mux $procmux$242
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rom_request
    connect \Y $procmux$242_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$244
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$242_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:108$31_EN[0:0]$92
  end
  attribute \src "rom_stream_loader.v:108.7-108.18|rom_stream_loader.v:108.4-110.7"
  cell $mux $procmux$246
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$474
    connect \B $logic_and$rom_stream_loader.v:109$115_Y
    connect \S \rom_request
    connect \Y $procmux$246_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$248
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$476
    connect \B $procmux$246_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:108$31_CHECK[0:0]$91
  end
  attribute \src "rom_stream_loader.v:114.7-114.22|rom_stream_loader.v:114.4-116.7"
  cell $mux $procmux$250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$rom_stream_loader.v:114$119_Y
    connect \Y $procmux$250_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$252
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$250_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:114$32_EN[0:0]$94
  end
  attribute \src "rom_stream_loader.v:114.7-114.22|rom_stream_loader.v:114.4-116.7"
  cell $mux $procmux$254
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$478
    connect \B $logic_and$rom_stream_loader.v:115$122_Y
    connect \S $logic_and$rom_stream_loader.v:114$119_Y
    connect \Y $procmux$254_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$256
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$480
    connect \B $procmux$254_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:114$32_CHECK[0:0]$93
  end
  attribute \src "rom_stream_loader.v:118.7-118.95|rom_stream_loader.v:118.4-120.7"
  cell $mux $procmux$258
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$rom_stream_loader.v:118$129_Y
    connect \Y $procmux$258_Y
  end
  attribute \src "rom_stream_loader.v:118.7-118.95|rom_stream_loader.v:118.4-120.7"
  cell $mux $procmux$262
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$482
    connect \B $eq$rom_stream_loader.v:119$131_Y
    connect \S $logic_and$rom_stream_loader.v:118$129_Y
    connect \Y $procmux$262_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$264
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$484
    connect \B $procmux$262_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:119$33_CHECK[0:0]$95
  end
  attribute \src "rom_stream_loader.v:122.7-122.25|rom_stream_loader.v:122.4-124.7"
  cell $mux $procmux$266
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$rom_stream_loader.v:122$135_Y
    connect \Y $procmux$266_Y
  end
  attribute \src "rom_stream_loader.v:122.7-122.25|rom_stream_loader.v:122.4-124.7"
  cell $mux $procmux$270
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$486
    connect \B $past$rom_stream_loader.v:123$16$0
    connect \S $logic_and$rom_stream_loader.v:122$135_Y
    connect \Y $procmux$270_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$272
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$488
    connect \B $procmux$270_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:123$34_CHECK[0:0]$97
  end
  attribute \src "rom_stream_loader.v:126.7-126.23|rom_stream_loader.v:126.4-128.7"
  cell $mux $procmux$274
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rom_initialized
    connect \Y $procmux$274_Y
  end
  attribute \src "rom_stream_loader.v:126.7-126.23|rom_stream_loader.v:126.4-128.7"
  cell $mux $procmux$278
    parameter \WIDTH 1
    connect \A $logic_and$rom_stream_loader.v:127$141_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$490
    connect \S \rom_initialized
    connect \Y $procmux$278_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$280
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$492
    connect \B $procmux$278_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:127$35_CHECK[0:0]$99
  end
  attribute \src "rom_stream_loader.v:130.7-130.36|rom_stream_loader.v:130.4-132.7"
  cell $mux $procmux$282
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$rom_stream_loader.v:130$143_Y
    connect \Y $procmux$282_Y
  end
  attribute \src "rom_stream_loader.v:130.7-130.36|rom_stream_loader.v:130.4-132.7"
  cell $mux $procmux$286
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$494
    connect \B \rom_initialized
    connect \S $logic_or$rom_stream_loader.v:130$143_Y
    connect \Y $procmux$286_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$288
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$496
    connect \B $procmux$286_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:131$36_CHECK[0:0]$101
  end
  attribute \src "rom_stream_loader.v:134.7-134.10|rom_stream_loader.v:134.4-136.7"
  cell $mux $procmux$290
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ack
    connect \Y $procmux$290_Y
  end
  attribute \src "rom_stream_loader.v:134.7-134.10|rom_stream_loader.v:134.4-136.7"
  cell $mux $procmux$294
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$498
    connect \B $logic_and$rom_stream_loader.v:135$147_Y
    connect \S \ack
    connect \Y $procmux$294_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$296
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$500
    connect \B $procmux$294_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:135$37_CHECK[0:0]$103
  end
  attribute \src "rom_stream_loader.v:138.7-138.14|rom_stream_loader.v:138.4-140.7"
  cell $mux $procmux$298
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \writing
    connect \Y $procmux$298_Y
  end
  attribute \src "rom_stream_loader.v:138.7-138.14|rom_stream_loader.v:138.4-140.7"
  cell $mux $procmux$302
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$502
    connect \B $logic_not$rom_stream_loader.v:127$138_Y
    connect \S \writing
    connect \Y $procmux$302_Y
  end
  attribute \src "rom_stream_loader.v:86.6-86.18|rom_stream_loader.v:86.3-142.6"
  cell $mux $procmux$304
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$504
    connect \B $procmux$302_Y
    connect \S \f_past_valid
    connect \Y $0$formal$rom_stream_loader.v:139$38_CHECK[0:0]$105
  end
  attribute \src "rom_stream_loader.v:64.15-64.40|rom_stream_loader.v:64.12-68.6"
  cell $mux $procmux$306
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$rom_stream_loader.v:64$44_Y
    connect \Y $procmux$306_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:56.15-56.22|rom_stream_loader.v:56.12-68.6"
  cell $mux $procmux$309
    parameter \WIDTH 1
    connect \A $procmux$306_Y
    connect \B 1'0
    connect \S \writing
    connect \Y $procmux$309_Y
  end
  attribute \src "rom_stream_loader.v:57.7-57.16|rom_stream_loader.v:57.4-63.7"
  cell $mux $procmux$318
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rom_busy
    connect \Y $procmux$318_Y
  end
  attribute \src "rom_stream_loader.v:57.7-57.16|rom_stream_loader.v:57.4-63.7"
  cell $mux $procmux$340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rom_busy
    connect \Y $procmux$340_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:56.15-56.22|rom_stream_loader.v:56.12-68.6"
  cell $mux $procmux$342
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$340_Y
    connect \S \writing
    connect \Y $procmux$342_Y
  end
  attribute \src "rom_stream_loader.v:52.7-52.15|rom_stream_loader.v:52.4-55.7"
  cell $mux $procmux$345
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \rom_busy
    connect \Y $procmux$345_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:51.6-51.17|rom_stream_loader.v:51.3-68.6"
  cell $mux $procmux$347
    parameter \WIDTH 1
    connect \A $procmux$342_Y
    connect \B $procmux$345_Y
    connect \S \rom_request
    connect \Y $procmux$347_Y
  end
  attribute \full_case 1
  attribute \src "rom_stream_loader.v:51.6-51.17|rom_stream_loader.v:51.3-68.6"
  cell $mux $procmux$371
    parameter \WIDTH 1
    connect \A $procmux$309_Y
    connect \B $procmux$318_Y
    connect \S \rom_request
    connect \Y $procmux$371_Y
  end
  attribute \src "rom_stream_loader.v:135.5-135.39"
  cell $assert \ASSERT_ACK
    connect \A $formal$rom_stream_loader.v:135$37_CHECK
    connect \EN $formal$rom_stream_loader.v:135$37_EN
  end
  attribute \src "rom_stream_loader.v:119.5-119.84"
  cell $assert \ASSERT_ADDRESS_INCREMENT
    connect \A $formal$rom_stream_loader.v:119$33_CHECK
    connect \EN $formal$rom_stream_loader.v:119$33_EN
  end
  attribute \src "rom_stream_loader.v:101.5-101.59"
  cell $assert \ASSERT_LOAD_RECEVIED
    connect \A $formal$rom_stream_loader.v:101$29_CHECK
    connect \EN $formal$rom_stream_loader.v:101$29_EN
  end
  attribute \src "rom_stream_loader.v:123.5-123.55"
  cell $assert \ASSERT_REQUEST_WHEN_BUSY
    connect \A $formal$rom_stream_loader.v:123$34_CHECK
    connect \EN $formal$rom_stream_loader.v:123$34_EN
  end
  attribute \src "rom_stream_loader.v:139.5-139.55"
  cell $assert \ASSERT_REQUEST_WHILE_WRITING
    connect \A $formal$rom_stream_loader.v:139$38_CHECK
    connect \EN $formal$rom_stream_loader.v:139$38_EN
  end
  attribute \src "rom_stream_loader.v:131.5-131.52"
  cell $assert \ASSERT_ROM_INITIALIZED
    connect \A $formal$rom_stream_loader.v:131$36_CHECK
    connect \EN $formal$rom_stream_loader.v:131$36_EN
  end
  attribute \src "rom_stream_loader.v:127.5-127.73"
  cell $assert \ASSERT_ROM_NOT_INITIALIZED
    connect \A $formal$rom_stream_loader.v:127$35_CHECK
    connect \EN $formal$rom_stream_loader.v:127$35_EN
  end
  attribute \src "rom_stream_loader.v:90.4-90.25"
  cell $cover \COVER_ACK
    connect \A $formal$rom_stream_loader.v:90$24_CHECK
    connect \EN $formal$rom_stream_loader.v:88$22_EN
  end
  attribute \src "rom_stream_loader.v:93.4-93.51"
  cell $cover \COVER_FEW_WRITES
    connect \A $formal$rom_stream_loader.v:93$26_CHECK
    connect \EN $formal$rom_stream_loader.v:88$22_EN
  end
  attribute \src "rom_stream_loader.v:91.4-91.45"
  cell $cover \COVER_LOAD_RECEIVED
    connect \A $formal$rom_stream_loader.v:91$25_CHECK
    connect \EN $formal$rom_stream_loader.v:88$22_EN
  end
  attribute \src "rom_stream_loader.v:89.4-89.37"
  cell $cover \COVER_REQUEST
    connect \A $formal$rom_stream_loader.v:89$23_CHECK
    connect \EN $formal$rom_stream_loader.v:88$22_EN
  end
  attribute \src "rom_stream_loader.v:96.4-96.81"
  cell $cover \COVER_RESTART_ADDRESS
    connect \A $formal$rom_stream_loader.v:96$27_CHECK
    connect \EN $formal$rom_stream_loader.v:88$22_EN
  end
  attribute \src "rom_stream_loader.v:88.4-88.33"
  cell $cover \COVER_WRITING
    connect \A $formal$rom_stream_loader.v:88$22_CHECK
    connect \EN $formal$rom_stream_loader.v:88$22_EN
  end
  connect \output_address \current_address
end
