Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\21.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Half_Adder -c Half_Adder --vector_source="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/Waveform.vwf" --testbench_file="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/Waveform.vwf.vt"

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov 23 12:16:33 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Half_Adder -c Half_Adder --vector_source="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/Waveform.vwf" --testbench_file="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/Waveform.vwf.vt"

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/" Half_Adder -c Half_Adder

TBBmalloc: skip allocation functions replacement in ucrtbase.dll: unknown prologue for function _msize

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov 23 12:16:34 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/" Half_Adder -c Half_Adder
Info (204019): Generated file Half_Adder.vo in folder "D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4657 megabytes
    Info: Processing ended: Sun Nov 23 12:16:35 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/Half_Adder.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/21.1/modelsim_ase/win32aloem/vsim -c -do Half_Adder.do

Reading C:/intelFPGA_lite/21.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b


# do Half_Adder.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 12:16:35 on Nov 23,2025

# vlog -work work Half_Adder.vo 

# -- Compiling module Half_Adder

# -- Compiling module hard_block

# 

# Top level modules:
# 	Half_Adder

# End time: 12:16:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

# Start time: 12:16:35 on Nov 23,2025

# vlog -work work Waveform.vwf.vt 

# -- Compiling module Half_Adder_vlg_vec_tst

# 

# Top level modules:
# 	Half_Adder_vlg_vec_tst

# End time: 12:16:35 on Nov 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Half_Adder_vlg_vec_tst 
# Start time: 12:16:35 on Nov 23,2025
# Loading work.Half_Adder_vlg_vec_tst
# Loading work.Half_Adder
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb

# after#26

# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 100 ns  Iteration: 0  Instance: /Half_Adder_vlg_vec_tst

# End time: 12:16:36 on Nov 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/Waveform.vwf...

Reading D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/Half_Adder.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/Materials - CUFE/EECE 25 dash/Fourth year/assignment/Verilog-FPGA-Quartus-Fundamentals/Codes/Half Adder/simulation/qsim/Half_Adder_20251123121636.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.