<stg><name>dct_read_data</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="7">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="5">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="6" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r = phi i4 [ 0, %0 ], [ %r_2, %2 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %r, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_2 = add i4 %r, 1

]]></node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_19 = trunc i4 %r to i3

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_19, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:6  %tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="6">
<![CDATA[
:18  %tmp_s = zext i6 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="6">
<![CDATA[
:20  %input_load = load i16* %input_addr, align 2

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:22  %tmp_9_s = or i6 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_9_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="6">
<![CDATA[
:23  %tmp_1_8 = zext i6 %tmp_9_s to i64

]]></node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %input_addr_1 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_1_8

]]></node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="16" op_0_bw="6">
<![CDATA[
:25  %input_load_1 = load i16* %input_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="16" op_0_bw="6">
<![CDATA[
:20  %input_load = load i16* %input_addr, align 2

]]></node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="16" op_0_bw="6">
<![CDATA[
:25  %input_load_1 = load i16* %input_addr_1, align 2

]]></node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:27  %tmp_9_1 = or i6 %tmp, 2

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="6">
<![CDATA[
:28  %tmp_2 = zext i6 %tmp_9_1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_2 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="6">
<![CDATA[
:30  %input_load_2 = load i16* %input_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:32  %tmp_9_2 = or i6 %tmp, 3

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="6">
<![CDATA[
:33  %tmp_3 = zext i6 %tmp_9_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_addr_3 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="6">
<![CDATA[
:35  %input_load_3 = load i16* %input_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="6">
<![CDATA[
:30  %input_load_2 = load i16* %input_addr_2, align 2

]]></node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="6">
<![CDATA[
:35  %input_load_3 = load i16* %input_addr_3, align 2

]]></node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:37  %tmp_9_3 = or i6 %tmp, 4

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="6">
<![CDATA[
:38  %tmp_4 = zext i6 %tmp_9_3 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %input_addr_4 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="6">
<![CDATA[
:40  %input_load_4 = load i16* %input_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:42  %tmp_9_4 = or i6 %tmp, 5

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="6">
<![CDATA[
:43  %tmp_5 = zext i6 %tmp_9_4 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %input_addr_5 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="6">
<![CDATA[
:45  %input_load_5 = load i16* %input_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="6">
<![CDATA[
:40  %input_load_4 = load i16* %input_addr_4, align 2

]]></node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="6">
<![CDATA[
:45  %input_load_5 = load i16* %input_addr_5, align 2

]]></node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:47  %tmp_9_5 = or i6 %tmp, 6

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="6">
<![CDATA[
:48  %tmp_6 = zext i6 %tmp_9_5 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %input_addr_6 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="6">
<![CDATA[
:50  %input_load_6 = load i16* %input_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:52  %tmp_9_6 = or i6 %tmp, 7

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="6">
<![CDATA[
:53  %tmp_7 = zext i6 %tmp_9_6 to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %input_addr_7 = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="6">
<![CDATA[
:55  %input_load_7 = load i16* %input_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="5">
<![CDATA[
:7  %tmp_20 = zext i5 %tmp_18 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_0_addr = getelementptr [16 x i16]* %buf_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="buf_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %tmp_21 = or i5 %tmp_18, 1

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:10  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %buf_0_addr_1 = getelementptr [16 x i16]* %buf_0, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="buf_0_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %buf_1_addr = getelementptr [16 x i16]* %buf_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %buf_1_addr_1 = getelementptr [16 x i16]* %buf_1, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="buf_1_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %buf_2_addr = getelementptr [16 x i16]* %buf_2, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %buf_2_addr_1 = getelementptr [16 x i16]* %buf_2, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="buf_2_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %buf_3_addr = getelementptr [16 x i16]* %buf_3, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %buf_3_addr_1 = getelementptr [16 x i16]* %buf_3, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="buf_3_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:21  store i16 %input_load, i16* %buf_0_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:26  store i16 %input_load_1, i16* %buf_0_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:31  store i16 %input_load_2, i16* %buf_1_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:36  store i16 %input_load_3, i16* %buf_1_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:41  store i16 %input_load_4, i16* %buf_2_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:46  store i16 %input_load_5, i16* %buf_2_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="16" op_0_bw="6">
<![CDATA[
:50  %input_load_6 = load i16* %input_addr_6, align 2

]]></node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:51  store i16 %input_load_6, i16* %buf_3_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="16" op_0_bw="6">
<![CDATA[
:55  %input_load_7 = load i16* %input_addr_7, align 2

]]></node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:56  store i16 %input_load_7, i16* %buf_3_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:57  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:58  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="buf_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="buf_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="buf_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="buf_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="stg_101" to="r" fromId="101" toId="9">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="103" from="stg_8" to="r" fromId="8" toId="9">
</dataflow>
<dataflow id="104" from="r_2" to="r" fromId="11" toId="9">
<BackEdge/>
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="105" from="stg_79" to="r" fromId="79" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="106" from="r" to="exitcond1" fromId="9" toId="10">
</dataflow>
<dataflow id="108" from="stg_107" to="exitcond1" fromId="107" toId="10">
</dataflow>
<dataflow id="109" from="r" to="r_2" fromId="9" toId="11">
</dataflow>
<dataflow id="111" from="stg_110" to="r_2" fromId="110" toId="11">
</dataflow>
<dataflow id="112" from="exitcond1" to="stg_12" fromId="10" toId="12">
</dataflow>
<dataflow id="113" from="r" to="tmp_19" fromId="9" toId="13">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp" fromId="114" toId="14">
</dataflow>
<dataflow id="116" from="tmp_19" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="118" from="stg_117" to="tmp" fromId="117" toId="14">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_18" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="r" to="tmp_18" fromId="9" toId="15">
</dataflow>
<dataflow id="123" from="stg_122" to="tmp_18" fromId="122" toId="15">
</dataflow>
<dataflow id="124" from="tmp" to="tmp_s" fromId="14" toId="16">
</dataflow>
<dataflow id="125" from="input_r" to="input_addr" fromId="96" toId="17">
</dataflow>
<dataflow id="127" from="stg_126" to="input_addr" fromId="126" toId="17">
</dataflow>
<dataflow id="128" from="tmp_s" to="input_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="129" from="input_addr" to="input_load" fromId="17" toId="18">
</dataflow>
<dataflow id="130" from="tmp" to="tmp_9_s" fromId="14" toId="19">
</dataflow>
<dataflow id="132" from="stg_131" to="tmp_9_s" fromId="131" toId="19">
</dataflow>
<dataflow id="133" from="tmp_9_s" to="tmp_1_8" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="input_r" to="input_addr_1" fromId="96" toId="21">
</dataflow>
<dataflow id="135" from="stg_126" to="input_addr_1" fromId="126" toId="21">
</dataflow>
<dataflow id="136" from="tmp_1_8" to="input_addr_1" fromId="20" toId="21">
</dataflow>
<dataflow id="137" from="input_addr_1" to="input_load_1" fromId="21" toId="22">
</dataflow>
<dataflow id="138" from="input_addr" to="input_load" fromId="17" toId="23">
</dataflow>
<dataflow id="139" from="input_addr_1" to="input_load_1" fromId="21" toId="24">
</dataflow>
<dataflow id="140" from="tmp" to="tmp_9_1" fromId="14" toId="25">
</dataflow>
<dataflow id="142" from="stg_141" to="tmp_9_1" fromId="141" toId="25">
</dataflow>
<dataflow id="143" from="tmp_9_1" to="tmp_2" fromId="25" toId="26">
</dataflow>
<dataflow id="144" from="input_r" to="input_addr_2" fromId="96" toId="27">
</dataflow>
<dataflow id="145" from="stg_126" to="input_addr_2" fromId="126" toId="27">
</dataflow>
<dataflow id="146" from="tmp_2" to="input_addr_2" fromId="26" toId="27">
</dataflow>
<dataflow id="147" from="input_addr_2" to="input_load_2" fromId="27" toId="28">
</dataflow>
<dataflow id="148" from="tmp" to="tmp_9_2" fromId="14" toId="29">
</dataflow>
<dataflow id="150" from="stg_149" to="tmp_9_2" fromId="149" toId="29">
</dataflow>
<dataflow id="151" from="tmp_9_2" to="tmp_3" fromId="29" toId="30">
</dataflow>
<dataflow id="152" from="input_r" to="input_addr_3" fromId="96" toId="31">
</dataflow>
<dataflow id="153" from="stg_126" to="input_addr_3" fromId="126" toId="31">
</dataflow>
<dataflow id="154" from="tmp_3" to="input_addr_3" fromId="30" toId="31">
</dataflow>
<dataflow id="155" from="input_addr_3" to="input_load_3" fromId="31" toId="32">
</dataflow>
<dataflow id="156" from="input_addr_2" to="input_load_2" fromId="27" toId="33">
</dataflow>
<dataflow id="157" from="input_addr_3" to="input_load_3" fromId="31" toId="34">
</dataflow>
<dataflow id="158" from="tmp" to="tmp_9_3" fromId="14" toId="35">
</dataflow>
<dataflow id="160" from="stg_159" to="tmp_9_3" fromId="159" toId="35">
</dataflow>
<dataflow id="161" from="tmp_9_3" to="tmp_4" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="input_r" to="input_addr_4" fromId="96" toId="37">
</dataflow>
<dataflow id="163" from="stg_126" to="input_addr_4" fromId="126" toId="37">
</dataflow>
<dataflow id="164" from="tmp_4" to="input_addr_4" fromId="36" toId="37">
</dataflow>
<dataflow id="165" from="input_addr_4" to="input_load_4" fromId="37" toId="38">
</dataflow>
<dataflow id="166" from="tmp" to="tmp_9_4" fromId="14" toId="39">
</dataflow>
<dataflow id="168" from="stg_167" to="tmp_9_4" fromId="167" toId="39">
</dataflow>
<dataflow id="169" from="tmp_9_4" to="tmp_5" fromId="39" toId="40">
</dataflow>
<dataflow id="170" from="input_r" to="input_addr_5" fromId="96" toId="41">
</dataflow>
<dataflow id="171" from="stg_126" to="input_addr_5" fromId="126" toId="41">
</dataflow>
<dataflow id="172" from="tmp_5" to="input_addr_5" fromId="40" toId="41">
</dataflow>
<dataflow id="173" from="input_addr_5" to="input_load_5" fromId="41" toId="42">
</dataflow>
<dataflow id="174" from="input_addr_4" to="input_load_4" fromId="37" toId="43">
</dataflow>
<dataflow id="175" from="input_addr_5" to="input_load_5" fromId="41" toId="44">
</dataflow>
<dataflow id="176" from="tmp" to="tmp_9_5" fromId="14" toId="45">
</dataflow>
<dataflow id="178" from="stg_177" to="tmp_9_5" fromId="177" toId="45">
</dataflow>
<dataflow id="179" from="tmp_9_5" to="tmp_6" fromId="45" toId="46">
</dataflow>
<dataflow id="180" from="input_r" to="input_addr_6" fromId="96" toId="47">
</dataflow>
<dataflow id="181" from="stg_126" to="input_addr_6" fromId="126" toId="47">
</dataflow>
<dataflow id="182" from="tmp_6" to="input_addr_6" fromId="46" toId="47">
</dataflow>
<dataflow id="183" from="input_addr_6" to="input_load_6" fromId="47" toId="48">
</dataflow>
<dataflow id="184" from="tmp" to="tmp_9_6" fromId="14" toId="49">
</dataflow>
<dataflow id="186" from="stg_185" to="tmp_9_6" fromId="185" toId="49">
</dataflow>
<dataflow id="187" from="tmp_9_6" to="tmp_7" fromId="49" toId="50">
</dataflow>
<dataflow id="188" from="input_r" to="input_addr_7" fromId="96" toId="51">
</dataflow>
<dataflow id="189" from="stg_126" to="input_addr_7" fromId="126" toId="51">
</dataflow>
<dataflow id="190" from="tmp_7" to="input_addr_7" fromId="50" toId="51">
</dataflow>
<dataflow id="191" from="input_addr_7" to="input_load_7" fromId="51" toId="52">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="192" toId="53">
</dataflow>
<dataflow id="195" from="stg_194" to="empty" fromId="194" toId="53">
</dataflow>
<dataflow id="196" from="stg_194" to="empty" fromId="194" toId="53">
</dataflow>
<dataflow id="197" from="stg_194" to="empty" fromId="194" toId="53">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopName" to="stg_54" fromId="198" toId="54">
</dataflow>
<dataflow id="201" from="p_str8" to="stg_54" fromId="200" toId="54">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="202" toId="55">
</dataflow>
<dataflow id="204" from="p_str8" to="tmp_1" fromId="200" toId="55">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecPipeline" to="stg_56" fromId="205" toId="56">
</dataflow>
<dataflow id="208" from="stg_207" to="stg_56" fromId="207" toId="56">
</dataflow>
<dataflow id="209" from="stg_207" to="stg_56" fromId="207" toId="56">
</dataflow>
<dataflow id="210" from="stg_207" to="stg_56" fromId="207" toId="56">
</dataflow>
<dataflow id="212" from="stg_211" to="stg_56" fromId="211" toId="56">
</dataflow>
<dataflow id="214" from="p_str1" to="stg_56" fromId="213" toId="56">
</dataflow>
<dataflow id="215" from="tmp_18" to="tmp_20" fromId="15" toId="57">
</dataflow>
<dataflow id="216" from="buf_0" to="buf_0_addr" fromId="97" toId="58">
</dataflow>
<dataflow id="217" from="stg_126" to="buf_0_addr" fromId="126" toId="58">
</dataflow>
<dataflow id="218" from="tmp_20" to="buf_0_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="219" from="tmp_18" to="tmp_21" fromId="15" toId="59">
</dataflow>
<dataflow id="221" from="stg_220" to="tmp_21" fromId="220" toId="59">
</dataflow>
<dataflow id="223" from="_ssdm_op_BitConcatenate.i64.i59.i5" to="tmp_22" fromId="222" toId="60">
</dataflow>
<dataflow id="225" from="stg_224" to="tmp_22" fromId="224" toId="60">
</dataflow>
<dataflow id="226" from="tmp_21" to="tmp_22" fromId="59" toId="60">
</dataflow>
<dataflow id="227" from="buf_0" to="buf_0_addr_1" fromId="97" toId="61">
</dataflow>
<dataflow id="228" from="stg_126" to="buf_0_addr_1" fromId="126" toId="61">
</dataflow>
<dataflow id="229" from="tmp_22" to="buf_0_addr_1" fromId="60" toId="61">
</dataflow>
<dataflow id="230" from="buf_1" to="buf_1_addr" fromId="98" toId="62">
</dataflow>
<dataflow id="231" from="stg_126" to="buf_1_addr" fromId="126" toId="62">
</dataflow>
<dataflow id="232" from="tmp_20" to="buf_1_addr" fromId="57" toId="62">
</dataflow>
<dataflow id="233" from="buf_1" to="buf_1_addr_1" fromId="98" toId="63">
</dataflow>
<dataflow id="234" from="stg_126" to="buf_1_addr_1" fromId="126" toId="63">
</dataflow>
<dataflow id="235" from="tmp_22" to="buf_1_addr_1" fromId="60" toId="63">
</dataflow>
<dataflow id="236" from="buf_2" to="buf_2_addr" fromId="99" toId="64">
</dataflow>
<dataflow id="237" from="stg_126" to="buf_2_addr" fromId="126" toId="64">
</dataflow>
<dataflow id="238" from="tmp_20" to="buf_2_addr" fromId="57" toId="64">
</dataflow>
<dataflow id="239" from="buf_2" to="buf_2_addr_1" fromId="99" toId="65">
</dataflow>
<dataflow id="240" from="stg_126" to="buf_2_addr_1" fromId="126" toId="65">
</dataflow>
<dataflow id="241" from="tmp_22" to="buf_2_addr_1" fromId="60" toId="65">
</dataflow>
<dataflow id="242" from="buf_3" to="buf_3_addr" fromId="100" toId="66">
</dataflow>
<dataflow id="243" from="stg_126" to="buf_3_addr" fromId="126" toId="66">
</dataflow>
<dataflow id="244" from="tmp_20" to="buf_3_addr" fromId="57" toId="66">
</dataflow>
<dataflow id="245" from="buf_3" to="buf_3_addr_1" fromId="100" toId="67">
</dataflow>
<dataflow id="246" from="stg_126" to="buf_3_addr_1" fromId="126" toId="67">
</dataflow>
<dataflow id="247" from="tmp_22" to="buf_3_addr_1" fromId="60" toId="67">
</dataflow>
<dataflow id="248" from="input_load" to="stg_68" fromId="23" toId="68">
</dataflow>
<dataflow id="249" from="buf_0_addr" to="stg_68" fromId="58" toId="68">
</dataflow>
<dataflow id="250" from="input_load_1" to="stg_69" fromId="24" toId="69">
</dataflow>
<dataflow id="251" from="buf_0_addr_1" to="stg_69" fromId="61" toId="69">
</dataflow>
<dataflow id="252" from="input_load_2" to="stg_70" fromId="33" toId="70">
</dataflow>
<dataflow id="253" from="buf_1_addr" to="stg_70" fromId="62" toId="70">
</dataflow>
<dataflow id="254" from="input_load_3" to="stg_71" fromId="34" toId="71">
</dataflow>
<dataflow id="255" from="buf_1_addr_1" to="stg_71" fromId="63" toId="71">
</dataflow>
<dataflow id="256" from="input_load_4" to="stg_72" fromId="43" toId="72">
</dataflow>
<dataflow id="257" from="buf_2_addr" to="stg_72" fromId="64" toId="72">
</dataflow>
<dataflow id="258" from="input_load_5" to="stg_73" fromId="44" toId="73">
</dataflow>
<dataflow id="259" from="buf_2_addr_1" to="stg_73" fromId="65" toId="73">
</dataflow>
<dataflow id="260" from="input_addr_6" to="input_load_6" fromId="47" toId="74">
</dataflow>
<dataflow id="261" from="input_load_6" to="stg_75" fromId="74" toId="75">
</dataflow>
<dataflow id="262" from="buf_3_addr" to="stg_75" fromId="66" toId="75">
</dataflow>
<dataflow id="263" from="input_addr_7" to="input_load_7" fromId="51" toId="76">
</dataflow>
<dataflow id="264" from="input_load_7" to="stg_77" fromId="76" toId="77">
</dataflow>
<dataflow id="265" from="buf_3_addr_1" to="stg_77" fromId="67" toId="77">
</dataflow>
<dataflow id="267" from="_ssdm_op_SpecRegionEnd" to="empty_9" fromId="266" toId="78">
</dataflow>
<dataflow id="268" from="p_str8" to="empty_9" fromId="200" toId="78">
</dataflow>
<dataflow id="269" from="tmp_1" to="empty_9" fromId="55" toId="78">
</dataflow>
<dataflow id="270" from="exitcond1" to="stg_2" fromId="10" toId="2">
</dataflow>
<dataflow id="271" from="exitcond1" to="stg_3" fromId="10" toId="3">
</dataflow>
<dataflow id="272" from="exitcond1" to="stg_4" fromId="10" toId="4">
</dataflow>
<dataflow id="273" from="exitcond1" to="stg_5" fromId="10" toId="5">
</dataflow>
<dataflow id="274" from="exitcond1" to="stg_6" fromId="10" toId="6">
</dataflow>
</dataflows>


</stg>
