$date
	Sat Oct 22 23:01:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#770407
b1111 !
1"
#770410
b1111 &
b1111 %
1$
#770411
0"
#770414
b101110 &
b101110 %
#770418
b10111 &
b10111 %
#770422
b1000110 &
b1000110 %
#770426
b100011 &
b100011 %
#770430
b1101010 &
b1101010 %
#770434
b110101 &
b110101 %
#770438
b10100000 &
b10100000 %
#770442
b1010000 &
b1010000 %
#770446
b101000 &
b101000 %
#770450
b10100 &
b10100 %
#770454
b1010 &
b1010 %
#770458
b101 &
b101 %
#770462
b10000 &
b10000 %
#770466
b1000 &
b1000 %
#770470
b100 &
b100 %
#770474
b10 &
b10 %
#770478
b1 &
1#
b1 %
#770482
b0 &
b0 %
0#
0$
#1729500
b1011 !
1"
#1729502
b1011 &
b1011 %
1$
#1729503
0"
#1729506
b100010 &
b100010 %
#1729510
b10001 &
b10001 %
#1729514
b110100 &
b110100 %
#1729518
b11010 &
b11010 %
#1729522
b1101 &
b1101 %
#1729526
b101000 &
b101000 %
#1729530
b10100 &
b10100 %
#1729534
b1010 &
b1010 %
#1729538
b101 &
b101 %
#1729542
b10000 &
b10000 %
#1729546
b1000 &
b1000 %
#1729550
b100 &
b100 %
#1729554
b10 &
b10 %
#1729558
b1 &
1#
b1 %
#1729562
b0 &
b0 %
0#
0$
#2727560
b10 !
1"
#2727562
b10 &
b10 %
1$
#2727563
0"
#2727566
b1 &
1#
b1 %
#2727570
b0 &
b0 %
0#
0$
#4500012
