static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 * V_5 = NULL ;\r\nT_5 * V_6 = NULL ;\r\nT_5 * V_7 = NULL ;\r\nT_3 * V_8 = NULL ;\r\nT_3 * V_9 = NULL ;\r\nT_3 * V_10 = NULL ;\r\nunsigned int V_11 = 0 ;\r\nT_6 V_12 , V_13 ;\r\nT_7 V_14 ;\r\nF_2 ( V_2 -> V_15 , V_16 , L_1 ) ;\r\nif ( V_3 ) {\r\nV_5 = F_3 ( V_3 , V_17 , V_1 , V_11 , - 1 , V_18 ) ;\r\nV_8 = F_4 ( V_5 , V_19 ) ;\r\nV_12 = F_5 ( V_1 , V_11 ) ;\r\nF_3 ( V_8 , V_20 , V_1 , V_11 , 2 , V_21 ) ;\r\nF_3 ( V_8 , V_22 , V_1 , V_11 , 2 , V_21 ) ;\r\nF_3 ( V_8 , V_23 , V_1 , V_11 , 2 , V_21 ) ;\r\nF_3 ( V_8 , V_24 , V_1 , V_11 , 2 , V_21 ) ;\r\nF_3 ( V_8 , V_25 , V_1 , V_11 , 2 , V_21 ) ;\r\nV_11 = V_11 + 2 ;\r\nif ( ( V_12 & 0x0200 ) == 0x0200 ) {\r\nF_3 ( V_8 , V_26 , V_1 , V_11 , 1 , V_21 ) ;\r\nF_3 ( V_8 , V_27 , V_1 , V_11 , 1 , V_21 ) ;\r\nF_3 ( V_8 , V_28 , V_1 , V_11 , 1 , V_21 ) ;\r\nV_11 ++ ;\r\n}\r\nV_13 = ( V_12 & 0x01f8 ) >> 3 ;\r\nif ( V_13 != 0 ) {\r\nV_7 = F_3 ( V_8 , V_29 , V_1 , V_11 , V_13 , V_18 ) ;\r\nV_9 = F_4 ( V_7 , V_30 ) ;\r\nF_6 ( V_1 , V_2 , V_9 , V_11 , V_13 , TRUE ) ;\r\nV_11 += V_13 ;\r\n}\r\nif ( ( V_12 & 0x0400 ) != 0 ) {\r\nV_6 = F_3 ( V_8 , V_31 , V_1 , V_11 , - 1 , V_18 ) ;\r\nV_10 = F_4 ( V_6 , V_32 ) ;\r\nV_14 = F_7 ( V_1 , V_11 ) & 0xfe ;\r\nif ( V_14 & 0x80 ) {\r\nswitch( V_14 ) {\r\ncase 0xf8 :\r\nbreak;\r\ncase 0x80 :\r\ncase 0x82 :\r\nF_8 ( V_2 -> V_15 , V_33 , L_2 ) ;\r\nF_6 ( V_1 , V_2 , V_10 , V_11 , - 1 , TRUE ) ;\r\nbreak;\r\ncase 0xfc :\r\ncase 0xfe :\r\ndefault:\r\nF_8 ( V_2 -> V_15 , V_33 , L_3 ) ;\r\nF_9 ( V_1 , V_10 , V_11 , TRUE ) ;\r\nbreak;\r\n}\r\n} else{\r\n}\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nF_3 ( V_8 , V_31 , V_1 , V_11 , - 1 , V_18 ) ;\r\n}\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nvoid\r\nF_11 ( void )\r\n{\r\nstatic T_8 V_34 ;\r\nstatic T_9 V_35 ;\r\nstatic T_10 V_36 = FALSE ;\r\nif ( ! V_36 ) {\r\nV_34 = F_12 ( L_4 ) ;\r\nF_13 ( L_5 , L_6 , V_34 ) ;\r\nF_13 ( L_5 , L_7 , V_34 ) ;\r\nV_36 = TRUE ;\r\n}\r\nelse {\r\nif ( V_35 > 95 )\r\nF_14 ( L_8 , V_35 , V_34 ) ;\r\n}\r\nV_35 = V_37 ;\r\nif ( V_35 > 95 ) {\r\nF_15 ( L_8 , V_35 , V_34 ) ;\r\n}\r\n}\r\nvoid\r\nF_16 ( void )\r\n{\r\nT_11 * V_38 ;\r\nstatic T_12 V_39 [] =\r\n{\r\n{\r\n& V_31 ,\r\n{\r\nL_9 ,\r\nL_10 ,\r\nV_40 ,\r\nV_41 ,\r\nNULL ,\r\n0x0 ,\r\nL_11 , V_42\r\n}\r\n} ,\r\n{\r\n& V_20 ,\r\n{\r\nL_12 ,\r\nL_13 ,\r\nV_43 ,\r\nV_44 ,\r\nNULL ,\r\n0xf800 ,\r\nL_14 , V_42\r\n}\r\n} ,\r\n{\r\n& V_22 ,\r\n{\r\nL_15 ,\r\nL_16 ,\r\nV_45 ,\r\n16 ,\r\nNULL ,\r\n0x0400 ,\r\nL_17 , V_42\r\n}\r\n} ,\r\n{\r\n& V_23 ,\r\n{\r\nL_18 ,\r\nL_19 ,\r\nV_45 ,\r\n16 ,\r\nNULL ,\r\n0x0200 ,\r\nL_20 , V_42\r\n}\r\n} ,\r\n{\r\n& V_24 ,\r\n{\r\nL_21 ,\r\nL_22 ,\r\nV_43 ,\r\nV_44 ,\r\nNULL ,\r\n0x01f8 ,\r\nL_23 , V_42\r\n}\r\n} ,\r\n{\r\n& V_25 ,\r\n{\r\nL_24 ,\r\nL_25 ,\r\nV_43 ,\r\nV_44 ,\r\nNULL ,\r\n0x0003 ,\r\nL_26 , V_42\r\n}\r\n} ,\r\n{\r\n& V_26 ,\r\n{\r\nL_27 ,\r\nL_28 ,\r\nV_46 ,\r\nV_44 ,\r\nNULL ,\r\n0xe0 ,\r\nNULL , V_42\r\n}\r\n} ,\r\n{\r\n& V_27 ,\r\n{\r\nL_29 ,\r\nL_30 ,\r\nV_46 ,\r\nV_44 ,\r\nNULL ,\r\n0x1e ,\r\nL_31 , V_42\r\n}\r\n} ,\r\n{\r\n& V_28 ,\r\n{\r\nL_32 ,\r\nL_33 ,\r\nV_46 ,\r\nV_44 ,\r\nNULL ,\r\n0x01 ,\r\nL_34 , V_42\r\n}\r\n} ,\r\n{\r\n& V_29 ,\r\n{\r\nL_35 ,\r\nL_36 ,\r\nV_47 ,\r\nV_41 ,\r\nNULL ,\r\n0x0 ,\r\nNULL , V_42\r\n}\r\n} ,\r\n#if 0\r\n{\r\n&hf_h263P_PSC,\r\n{\r\n"H.263 PSC",\r\n"h263p.PSC",\r\nFT_UINT16,\r\nBASE_HEX,\r\nNULL,\r\n0xfc00,\r\n"Picture Start Code(PSC)", HFILL\r\n}\r\n},\r\n#endif\r\n#if 0\r\n{\r\n&hf_h263P_TR,\r\n{\r\n"H.263 Temporal Reference",\r\n"h263p.tr",\r\nFT_UINT16,\r\nBASE_HEX,\r\nNULL,\r\n0x03fc,\r\n"Temporal Reference, TR", HFILL\r\n}\r\n},\r\n#endif\r\n} ;\r\nstatic T_13 * V_48 [] =\r\n{\r\n& V_19 ,\r\n& V_30 ,\r\n& V_49 ,\r\n& V_32 ,\r\n} ;\r\nV_17 = F_17 ( L_37 ,\r\nL_38 , L_39 ) ;\r\nF_18 ( V_17 , V_39 , F_19 ( V_39 ) ) ;\r\nF_20 ( V_48 , F_19 ( V_48 ) ) ;\r\nV_38 = F_21 ( V_17 , F_11 ) ;\r\nF_22 ( V_38 ,\r\nL_40 ,\r\nL_41 ,\r\nL_42\r\nL_43 ,\r\n10 ,\r\n& V_37 ) ;\r\nF_23 ( L_4 , F_1 , V_17 ) ;\r\n}
