Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 21 23:08:03 2021
| Host         : DESKTOP-KFAJ11H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Debounce_cb_timing_summary_routed.rpt -pb Debounce_cb_timing_summary_routed.pb -rpx Debounce_cb_timing_summary_routed.rpx -warn_on_violation
| Design       : Debounce_cb
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.775        0.000                      0                   33        0.245        0.000                      0                   33        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.775        0.000                      0                   33        0.245        0.000                      0                   33        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.922ns (45.480%)  route 2.304ns (54.520%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.228    F/counter_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.562 r  F/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.562    F/counter_reg[12]_i_1_n_6
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[13]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.901ns (45.207%)  route 2.304ns (54.793%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.228    F/counter_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.541 r  F/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.541    F/counter_reg[12]_i_1_n_4
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[15]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.827ns (44.226%)  route 2.304ns (55.774%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.228    F/counter_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.467 r  F/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.467    F/counter_reg[12]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[14]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 1.811ns (44.009%)  route 2.304ns (55.991%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.228 r  F/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.228    F/counter_reg[8]_i_1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.451 r  F/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.451    F/counter_reg[12]_i_1_n_7
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[12]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y54         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 1.808ns (43.968%)  route 2.304ns (56.032%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.448 r  F/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.448    F/counter_reg[8]_i_1_n_6
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[9]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.787ns (43.681%)  route 2.304ns (56.319%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.427 r  F/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.427    F/counter_reg[8]_i_1_n_4
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[11]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.713ns (42.643%)  route 2.304ns (57.357%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.353 r  F/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.353    F/counter_reg[8]_i_1_n_5
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[10]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.697ns (42.414%)  route 2.304ns (57.586%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.114 r  F/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    F/counter_reg[4]_i_1_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.337 r  F/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.337    F/counter_reg[8]_i_1_n_7
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.612    15.035    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[8]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y53         FDRE (Setup_fdre_C_D)        0.062    15.336    F/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.694ns (42.371%)  route 2.304ns (57.629%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.334 r  F/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.334    F/counter_reg[4]_i_1_n_6
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.613    15.036    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[5]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_D)        0.062    15.337    F/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 F/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.673ns (42.066%)  route 2.304ns (57.934%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.733     5.336    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  F/counter_reg[1]/Q
                         net (fo=4, routed)           0.832     6.624    F/counter_reg[1]
    SLICE_X87Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.748 f  F/counter[0]_i_13/O
                         net (fo=2, routed)           0.589     7.337    F/counter[0]_i_13_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I1_O)        0.124     7.461 r  F/counter[0]_i_7/O
                         net (fo=16, routed)          0.883     8.344    F/counter[0]_i_7_n_0
    SLICE_X86Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.468 r  F/counter[0]_i_11/O
                         net (fo=1, routed)           0.000     8.468    F/counter[0]_i_11_n_0
    SLICE_X86Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.000 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.000    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.313 r  F/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.313    F/counter_reg[4]_i_1_n_4
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.613    15.036    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[7]/C
                         clock pessimism              0.275    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X86Y52         FDRE (Setup_fdre_C_D)        0.062    15.337    F/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  6.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 F/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.607     1.526    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  F/counter_reg[14]/Q
                         net (fo=5, routed)           0.082     1.749    F/counter_reg[14]
    SLICE_X86Y54         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.876 r  F/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    F/counter_reg[12]_i_1_n_4
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.879     2.044    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[15]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    F/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 F/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.607     1.526    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  F/counter_reg[12]/Q
                         net (fo=5, routed)           0.089     1.756    F/counter_reg[12]
    SLICE_X86Y54         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.880 r  F/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.880    F/counter_reg[12]_i_1_n_6
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.879     2.044    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[13]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    F/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 F/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.265ns (72.873%)  route 0.099ns (27.127%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.607     1.526    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  F/counter_reg[8]/Q
                         net (fo=4, routed)           0.099     1.766    F/counter_reg[8]
    SLICE_X86Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.890 r  F/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.890    F/counter_reg[8]_i_1_n_6
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.879     2.044    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[9]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    F/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 F/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.287ns (77.997%)  route 0.081ns (22.003%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.607     1.526    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  F/counter_reg[13]/Q
                         net (fo=5, routed)           0.081     1.748    F/counter_reg[13]
    SLICE_X86Y54         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.894 r  F/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    F/counter_reg[12]_i_1_n_5
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.879     2.044    F/clk
    SLICE_X86Y54         FDRE                                         r  F/counter_reg[14]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    F/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 F/holder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/holder_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.608     1.527    F/clk
    SLICE_X87Y51         FDRE                                         r  F/holder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  F/holder_reg/Q
                         net (fo=2, routed)           0.168     1.837    F/E/q
    SLICE_X87Y51         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  F/holder_i_1/O
                         net (fo=1, routed)           0.000     1.882    F/filtered
    SLICE_X87Y51         FDRE                                         r  F/holder_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.880     2.045    F/clk
    SLICE_X87Y51         FDRE                                         r  F/holder_reg/C
                         clock pessimism             -0.517     1.527    
    SLICE_X87Y51         FDRE (Hold_fdre_C_D)         0.091     1.618    F/holder_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 F/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (72.005%)  route 0.104ns (27.995%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.608     1.527    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  F/counter_reg[2]/Q
                         net (fo=8, routed)           0.104     1.773    F/counter_reg[2]
    SLICE_X86Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.900 r  F/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.900    F/counter_reg[0]_i_2_n_4
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.880     2.045    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[3]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.105     1.632    F/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 F/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (71.993%)  route 0.104ns (28.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.607     1.526    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  F/counter_reg[10]/Q
                         net (fo=6, routed)           0.104     1.772    F/counter_reg[10]
    SLICE_X86Y53         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.899 r  F/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    F/counter_reg[8]_i_1_n_4
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.879     2.044    F/clk
    SLICE_X86Y53         FDRE                                         r  F/counter_reg[11]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    F/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 F/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.268ns (71.993%)  route 0.104ns (28.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.608     1.527    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  F/counter_reg[6]/Q
                         net (fo=5, routed)           0.104     1.773    F/counter_reg[6]
    SLICE_X86Y52         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.900 r  F/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    F/counter_reg[4]_i_1_n_4
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.880     2.045    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[7]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    F/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 F/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.265ns (70.714%)  route 0.110ns (29.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.608     1.527    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  F/counter_reg[4]/Q
                         net (fo=5, routed)           0.110     1.778    F/counter_reg[4]
    SLICE_X86Y52         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.902 r  F/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.902    F/counter_reg[4]_i_1_n_6
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.880     2.045    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[5]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    F/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 F/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.308ns (78.390%)  route 0.085ns (21.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.608     1.527    F/clk
    SLICE_X86Y51         FDRE                                         r  F/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  F/counter_reg[3]/Q
                         net (fo=5, routed)           0.085     1.753    F/counter_reg[3]
    SLICE_X86Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.866 r  F/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.866    F/counter_reg[0]_i_2_n_0
    SLICE_X86Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  F/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    F/counter_reg[4]_i_1_n_7
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.880     2.045    F/clk
    SLICE_X86Y52         FDRE                                         r  F/counter_reg[4]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.648    F/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y51    F/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    F/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    F/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    F/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    F/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    F/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    F/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y51    F/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y51    F/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    F/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    F/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    F/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    F/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    F/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    F/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    F/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y51    F/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    F/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    F/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    F/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    F/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    F/counter_reg[13]/C



