// Seed: 2334269164
module module_0 (
    input id_0,
    input real id_1,
    output logic id_2,
    input id_3,
    input logic id_4
);
  defparam id_5.id_6 = id_4;
  assign id_2 = id_3;
  logic id_7;
  assign id_2 = (1);
  reg   id_8 = 1'b0;
  logic id_9;
  always @(posedge id_9 or posedge id_4) id_8 <= 1'b0;
endmodule
