<stg><name>filt_Resize_opr_linear</name>


<trans_list>

<trans id="789" from="1" to="2">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="2" to="3">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="3" to="4">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="4" to="5">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="5" to="6">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="6" to="7">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="7" to="8">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="8" to="9">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="9" to="10">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="10" to="11">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="11" to="12">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="12" to="13">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="13" to="14">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="14" to="15">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="15" to="16">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="16" to="17">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="17" to="18">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="18" to="19">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="19" to="20">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="20" to="21">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="21" to="22">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="22" to="23">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="23" to="24">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="24" to="25">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="25" to="26">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="26" to="27">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="27" to="28">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="28" to="29">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="29" to="30">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="30" to="31">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="31" to="32">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="32" to="33">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="33" to="34">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="34" to="35">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="35" to="36">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="36" to="37">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="37" to="38">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="38" to="39">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="39" to="40">
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="40" to="41">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="41" to="42">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="42" to="43">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="43" to="44">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="44" to="45">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="45" to="46">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="46" to="47">
<condition id="268">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="47" to="48">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="48" to="49">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="49" to="50">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="50" to="51">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="51" to="52">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="52" to="53">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="53" to="54">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="54" to="55">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="55" to="56">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="56" to="57">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="57" to="58">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="58" to="59">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="59" to="60">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="60" to="61">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="61" to="62">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="62" to="63">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="63" to="64">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="64" to="65">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="65" to="66">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="66" to="67">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="67" to="68">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="68" to="69">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="69" to="70">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="70" to="71">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="71" to="72">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="72" to="73">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="73" to="74">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="74" to="75">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="75" to="76">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="76" to="77">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="77" to="78">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="78" to="46">
<condition id="436">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="78" to="79">
<condition id="439">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="79" to="80">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="80" to="47">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge:0  %row_wr = alloca i1

]]></node>
<StgValue><ssdm name="row_wr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge:1  %row_rd = alloca i1

]]></node>
<StgValue><ssdm name="row_rd"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:2  %pre_fx = alloca i16

]]></node>
<StgValue><ssdm name="pre_fx"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:3  %pre_fy = alloca i16

]]></node>
<StgValue><ssdm name="pre_fy"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="32">
<![CDATA[
._crit_edge:4  %x = alloca i16

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:5  %tmp = alloca i8

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:6  %tmp_20 = alloca i8

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:7  %tmp_46 = alloca i8

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:8  %win_val_0_val_1_0 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:9  %win_val_0_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:10  %win_val_0_val_1_2 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:11  %win_val_0_val_1_3 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:12  %win_val_0_val_1_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:13  %win_val_0_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_1_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:14  %win_val_0_val_1_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_2_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:15  %win_val_0_val_1_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_0_val_1_3_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:16  %win_val_1_val_1_0 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:17  %win_val_1_val_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:18  %win_val_1_val_1_2 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:19  %win_val_1_val_1_3 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:20  %win_val_1_val_1_0_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:21  %win_val_1_val_1_1_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_1_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:22  %win_val_1_val_1_2_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_2_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:23  %win_val_1_val_1_3_1 = alloca i8

]]></node>
<StgValue><ssdm name="win_val_1_val_1_3_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge:24  %tmp_47 = alloca i8

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:33  %p_dst_cols_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_dst_cols_V_read)

]]></node>
<StgValue><ssdm name="p_dst_cols_V_read_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:35  %k_buf_val_val_0_0 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:36  %k_buf_val_val_0_1 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:37  %k_buf_val_val_0_2 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:38  %k_buf_val_val_0_3 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:39  %k_buf_val_val_1_0 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:40  %k_buf_val_val_1_1 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:41  %k_buf_val_val_1_2 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_2"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="64">
<![CDATA[
._crit_edge:42  %k_buf_val_val_1_3 = alloca [641 x i8], align 1

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_3"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="11">
<![CDATA[
._crit_edge:45  %tmp_52 = trunc i11 %p_dst_cols_V_read_1 to i10

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="27" op_0_bw="27" op_1_bw="11" op_2_bw="16">
<![CDATA[
._crit_edge:52  %tmp_36 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_dst_cols_V_read_1, i16 0)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="28" op_0_bw="27">
<![CDATA[
._crit_edge:53  %tmp_7 = sext i27 %tmp_36 to i28

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="41" op_0_bw="28">
<![CDATA[
._crit_edge:54  %tmp_23_cast_cast_tr = zext i28 %tmp_7 to i41

]]></node>
<StgValue><ssdm name="tmp_23_cast_cast_tr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="45" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:88  %tmp_6 = icmp ult i11 %p_dst_cols_V_read_1, 320

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:89  %tmp_9 = add i10 1, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge:90  %cols = select i1 %tmp_6, i10 320, i10 %tmp_9

]]></node>
<StgValue><ssdm name="cols"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:97  store i16 0, i16* %x

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:98  store i16 -10, i16* %pre_fy

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:99  store i16 -10, i16* %pre_fx

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:100  store i1 false, i1* %row_rd

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:101  store i1 false, i1* %row_wr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:34  %p_dst_rows_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_dst_rows_V_read)

]]></node>
<StgValue><ssdm name="p_dst_rows_V_read_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="9" op_0_bw="10">
<![CDATA[
._crit_edge:46  %tmp_53 = trunc i10 %p_dst_rows_V_read_1 to i9

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="26" op_0_bw="26" op_1_bw="10" op_2_bw="16">
<![CDATA[
._crit_edge:47  %tmp_21 = call i26 @_ssdm_op_BitConcatenate.i26.i10.i16(i10 %p_dst_rows_V_read_1, i16 0)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="28" op_0_bw="26">
<![CDATA[
._crit_edge:48  %tmp_s = sext i26 %tmp_21 to i28

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="40" op_0_bw="28">
<![CDATA[
._crit_edge:49  %tmp_16_cast_cast_tr = zext i28 %tmp_s to i40

]]></node>
<StgValue><ssdm name="tmp_16_cast_cast_tr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="44" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="44" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:85  %tmp_5 = icmp ult i10 %p_dst_rows_V_read_1, 240

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:86  %tmp_8 = add i9 1, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge:87  %rows = select i1 %tmp_5, i9 240, i9 %tmp_8

]]></node>
<StgValue><ssdm name="rows"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="138" st_id="3" stage="43" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="43" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="140" st_id="4" stage="42" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="42" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="142" st_id="5" stage="41" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="41" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="40" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="40" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="146" st_id="7" stage="39" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="39" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="38" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="38" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="37" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="37" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="36" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="36" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="35" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="35" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="34" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="34" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="33" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="33" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="32" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="32" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="31" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="31" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="30" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="30" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="166" st_id="17" stage="29" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="29" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="28" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="28" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="170" st_id="19" stage="27" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="27" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="172" st_id="20" stage="26" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="26" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="174" st_id="21" stage="25" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="25" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="24" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="24" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="23" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="23" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="22" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="22" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="182" st_id="25" stage="21" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="21" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="20" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="20" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="19" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="19" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="188" st_id="28" stage="18" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="18" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="190" st_id="29" stage="17" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="17" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="192" st_id="30" stage="16" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="16" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="194" st_id="31" stage="15" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="15" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="196" st_id="32" stage="14" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="197" st_id="32" stage="14" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="198" st_id="33" stage="13" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="199" st_id="33" stage="13" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="200" st_id="34" stage="12" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="201" st_id="34" stage="12" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="202" st_id="35" stage="11" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="11" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="204" st_id="36" stage="10" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="10" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="206" st_id="37" stage="9" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="207" st_id="37" stage="9" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="208" st_id="38" stage="8" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="209" st_id="38" stage="8" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="210" st_id="39" stage="7" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="211" st_id="39" stage="7" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="212" st_id="40" stage="6" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="213" st_id="40" stage="6" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="214" st_id="41" stage="5" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="215" st_id="41" stage="5" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="216" st_id="42" stage="4" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="4" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="218" st_id="43" stage="3" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="219" st_id="43" stage="3" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="220" st_id="44" stage="2" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="221" st_id="44" stage="2" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="222" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:25  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:26  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:27  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:28  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:29  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:30  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:31  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
._crit_edge:32  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:43  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([79 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_s) nounwind

]]></node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="231" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:44  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([79 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_s, i32 %rbegin_i) nounwind

]]></node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="232" st_id="45" stage="1" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge:50  %tmp_31 = udiv i40 -68719476736, %tmp_16_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="233" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="40">
<![CDATA[
._crit_edge:51  %row_rate_V = trunc i40 %tmp_31 to i32

]]></node>
<StgValue><ssdm name="row_rate_V"/></StgValue>
</operation>

<operation id="234" st_id="45" stage="1" lat="45">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:55  %tmp_45 = udiv i41 -824633720832, %tmp_23_cast_cast_tr

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="235" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="41">
<![CDATA[
._crit_edge:56  %col_rate_V = trunc i41 %tmp_45 to i32

]]></node>
<StgValue><ssdm name="col_rate_V"/></StgValue>
</operation>

<operation id="236" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
._crit_edge:57  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %tmp_31, i32 31)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:58  %p_neg1 = sub i32 0, %row_rate_V

]]></node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="238" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:59  %p_lshr1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr1"/></StgValue>
</operation>

<operation id="239" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:60  %tmp_48 = zext i31 %p_lshr1 to i32

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="240" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:61  %p_neg_t1 = sub i32 0, %tmp_48

]]></node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="241" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="31" op_0_bw="31" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:62  %p_lshr_f1 = call i31 @_ssdm_op_PartSelect.i31.i40.i32.i32(i40 %tmp_31, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f1"/></StgValue>
</operation>

<operation id="242" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:63  %tmp_49 = zext i31 %p_lshr_f1 to i32

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="243" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:64  %tmp_1 = select i1 %tmp_56, i32 %p_neg_t1, i32 %tmp_49

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="244" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge:65  %tmp_26_cast = sext i32 %tmp_1 to i33

]]></node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="245" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge:66  %p_Val2_6 = add i33 -32768, %tmp_26_cast

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="246" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="20" op_0_bw="20" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:67  %p_Val2_7 = call i20 @_ssdm_op_PartSelect.i20.i33.i32.i32(i33 %p_Val2_6, i32 6, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
._crit_edge:68  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_6, i32 5)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="248" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="20" op_0_bw="1">
<![CDATA[
._crit_edge:69  %tmp_2 = zext i1 %tmp_57 to i20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:70  %p_Val2_16 = add i20 %tmp_2, %p_Val2_7

]]></node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
._crit_edge:71  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %tmp_45, i32 31)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:72  %p_neg = sub i32 0, %col_rate_V

]]></node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:73  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:74  %tmp_50 = zext i31 %p_lshr to i32

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="254" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:75  %p_neg_t = sub i32 0, %tmp_50

]]></node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="255" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:76  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i41.i32.i32(i41 %tmp_45, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="256" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:77  %tmp_51 = zext i31 %p_lshr_f to i32

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="257" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:78  %tmp_3 = select i1 %tmp_58, i32 %p_neg_t, i32 %tmp_51

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge:79  %tmp_30_cast = sext i32 %tmp_3 to i33

]]></node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="259" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge:80  %p_Val2_10 = add i33 -32768, %tmp_30_cast

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="20" op_0_bw="20" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:81  %p_Val2_11 = call i20 @_ssdm_op_PartSelect.i20.i33.i32.i32(i33 %p_Val2_10, i32 6, i32 25)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="261" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
._crit_edge:82  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_10, i32 5)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="20" op_0_bw="1">
<![CDATA[
._crit_edge:83  %tmp_4 = zext i1 %tmp_59 to i20

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="263" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:84  %p_Val2_17 = add i20 %tmp_4, %p_Val2_11

]]></node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:91  %tmp_10 = icmp sgt i32 %row_rate_V, 65536

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:92  %tmp_11 = icmp sgt i32 %col_rate_V, 65536

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
._crit_edge:93  %tmp_12 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_16, i6 0)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="26">
<![CDATA[
._crit_edge:94  %tmp_57_cast = sext i26 %tmp_12 to i32

]]></node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
._crit_edge:95  %tmp_13 = call i26 @_ssdm_op_BitConcatenate.i26.i20.i6(i20 %p_Val2_17, i6 0)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="26">
<![CDATA[
._crit_edge:96  %tmp_59_cast = sext i26 %tmp_13 to i32

]]></node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:102  br label %.preheader774

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader774:0  %p_Val2_14 = phi i9 [ 0, %._crit_edge ], [ %i, %.preheader773 ]

]]></node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="10" op_0_bw="9">
<![CDATA[
.preheader774:1  %i_op_assign_15_cast = zext i9 %p_Val2_14 to i10

]]></node>
<StgValue><ssdm name="i_op_assign_15_cast"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader774:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 481, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader774:3  %exitcond1 = icmp eq i9 %p_Val2_14, %rows

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader774:4  %i = add i9 %p_Val2_14, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader774:5  br i1 %exitcond1, label %5, label %.preheader773.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader773.preheader:0  %tmp_14 = add i10 %i_op_assign_15_cast, -1

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="16" op_0_bw="10">
<![CDATA[
.preheader773.preheader:1  %tmp_41_cast = sext i10 %tmp_14 to i16

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="279" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader773.preheader:2  %tmp_15 = icmp eq i9 %p_Val2_14, 0

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="280" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader773.preheader:3  %row_wr_2 = icmp ne i9 %p_Val2_14, 0

]]></node>
<StgValue><ssdm name="row_wr_2"/></StgValue>
</operation>

<operation id="281" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="25" op_0_bw="25" op_1_bw="9" op_2_bw="16">
<![CDATA[
.preheader773.preheader:4  %tmp_16 = call i25 @_ssdm_op_BitConcatenate.i25.i9.i16(i9 %p_Val2_14, i16 0)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="282" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="25">
<![CDATA[
.preheader773.preheader:5  %tmp_46_cast = zext i25 %tmp_16 to i32

]]></node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader773.preheader:6  br label %.preheader773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="285" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader773:0  %p_Val2_15 = phi i10 [ 0, %.preheader773.preheader ], [ %j, %._crit_edge788 ]

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="286" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="11" op_0_bw="10">
<![CDATA[
.preheader773:5  %i_op_assign_cast = zext i10 %p_Val2_15 to i11

]]></node>
<StgValue><ssdm name="i_op_assign_cast"/></StgValue>
</operation>

<operation id="287" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader773:7  %exitcond = icmp eq i10 %p_Val2_15, %cols

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader773:8  %j = add i10 %p_Val2_15, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader773:9  br i1 %exitcond, label %.preheader774, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1827)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_10, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit, label %._crit_edge778

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="47" stage="29" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="294" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="26" op_0_bw="26" op_1_bw="10" op_2_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:0  %tmp_19 = call i26 @_ssdm_op_BitConcatenate.i26.i10.i16(i10 %p_Val2_15, i16 0)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="295" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="26">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:1  %tmp_52_cast = zext i26 %tmp_19 to i32

]]></node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="296" st_id="47" stage="30" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="297" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:50  %tmp_38 = icmp eq i10 %p_Val2_15, 0

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="298" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:69  %col_wr_1 = icmp ne i10 %p_Val2_15, 0

]]></node>
<StgValue><ssdm name="col_wr_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="299" st_id="48" stage="28" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="300" st_id="48" stage="29" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="301" st_id="49" stage="27" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="302" st_id="49" stage="28" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="303" st_id="50" stage="26" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="27" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="305" st_id="51" stage="25" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="26" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="307" st_id="52" stage="24" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="308" st_id="52" stage="25" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="309" st_id="53" stage="23" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="310" st_id="53" stage="24" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="311" st_id="54" stage="22" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="23" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="313" st_id="55" stage="21" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="314" st_id="55" stage="22" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="315" st_id="56" stage="20" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="316" st_id="56" stage="21" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="317" st_id="57" stage="19" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="318" st_id="57" stage="20" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="319" st_id="58" stage="18" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="320" st_id="58" stage="19" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="321" st_id="59" stage="17" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="322" st_id="59" stage="18" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="323" st_id="60" stage="16" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="324" st_id="60" stage="17" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="325" st_id="61" stage="15" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="326" st_id="61" stage="16" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="327" st_id="62" stage="14" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="328" st_id="62" stage="15" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="329" st_id="63" stage="13" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="330" st_id="63" stage="14" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="331" st_id="64" stage="12" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="332" st_id="64" stage="13" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="333" st_id="65" stage="11" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="334" st_id="65" stage="12" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="335" st_id="66" stage="10" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="336" st_id="66" stage="11" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="337" st_id="67" stage="9" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="338" st_id="67" stage="10" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="339" st_id="68" stage="8" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="340" st_id="68" stage="9" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="341" st_id="69" stage="7" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="342" st_id="69" stage="8" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="343" st_id="70" stage="6" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="344" st_id="70" stage="7" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="345" st_id="71" stage="5" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="346" st_id="71" stage="6" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="347" st_id="72" stage="4" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="348" st_id="72" stage="5" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="349" st_id="73" stage="3" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="350" st_id="73" stage="4" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="351" st_id="74" stage="2" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="352" st_id="74" stage="3" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="353" st_id="75" stage="1" lat="29">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:0  %tmp_18 = udiv i32 %tmp_46_cast, %row_rate_V

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:1  %tmp_60 = trunc i32 %tmp_18 to i10

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit:2  br label %._crit_edge778

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_23 = add i11 %i_op_assign_cast, -1

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="357" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="75" stage="2" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="359" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
._crit_edge778:0  %dy = phi i10 [ %tmp_60, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit ], [ %tmp_14, %0 ]

]]></node>
<StgValue><ssdm name="dy"/></StgValue>
</operation>

<operation id="360" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge778:1  br i1 %tmp_11, label %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="76" stage="1" lat="30">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:2  %tmp_22 = udiv i32 %tmp_52_cast, %col_rate_V

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="362" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="11" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:3  %tmp_61 = trunc i32 %tmp_22 to i11

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="363" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27:4  br label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ifconv:0  %dx = phi i11 [ %tmp_61, %_ZNK13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvsEv.exit27 ], [ %tmp_23, %1 ]

]]></node>
<StgValue><ssdm name="dx"/></StgValue>
</operation>

<operation id="365" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %OP1_V = sext i10 %dy to i32

]]></node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="366" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %p_Val2_s = mul i32 %row_rate_V, %OP1_V

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="367" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:9  %OP1_V_1 = sext i11 %dx to i32

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="368" st_id="76" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %p_Val2_1 = mul i32 %col_rate_V, %OP1_V_1

]]></node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="369" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:1  %row_wr_load = load i1* %row_wr

]]></node>
<StgValue><ssdm name="row_wr_load"/></StgValue>
</operation>

<operation id="370" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1">
<![CDATA[
_ifconv:2  %row_rd_load = load i1* %row_rd

]]></node>
<StgValue><ssdm name="row_rd_load"/></StgValue>
</operation>

<operation id="371" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:3  %pre_fx_load = load i16* %pre_fx

]]></node>
<StgValue><ssdm name="pre_fx_load"/></StgValue>
</operation>

<operation id="372" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:4  %pre_fy_load = load i16* %pre_fy

]]></node>
<StgValue><ssdm name="pre_fy_load"/></StgValue>
</operation>

<operation id="373" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:5  %x_load = load i16* %x

]]></node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="374" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %p_Val2_3 = add i32 %p_Val2_s, %tmp_57_cast

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="375" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %p_Val2_2 = add i32 %p_Val2_1, %tmp_59_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="376" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %ret_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_2, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="377" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="378" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:14  %tmp_63 = trunc i32 %p_Val2_2 to i16

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="379" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:15  %tmp_24 = icmp eq i16 %tmp_63, 0

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="380" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %ret_V_1 = add i16 1, %ret_V

]]></node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="381" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:17  %p_6 = select i1 %tmp_24, i16 %ret_V, i16 %ret_V_1

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="382" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:18  %sx = select i1 %tmp_62, i16 %p_6, i16 %ret_V

]]></node>
<StgValue><ssdm name="sx"/></StgValue>
</operation>

<operation id="383" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %ret_V_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 31)

]]></node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="384" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="385" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:21  %tmp_65 = trunc i32 %p_Val2_3 to i16

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="386" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22  %tmp_25 = icmp eq i16 %tmp_65, 0

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="387" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %ret_V_3 = add i16 1, %ret_V_2

]]></node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="388" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %p_7 = select i1 %tmp_25, i16 %ret_V_2, i16 %ret_V_3

]]></node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="389" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:25  %sy = select i1 %tmp_64, i16 %p_7, i16 %ret_V_2

]]></node>
<StgValue><ssdm name="sy"/></StgValue>
</operation>

<operation id="390" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:26  %tmp_26 = sext i32 %p_Val2_2 to i33

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="391" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:27  %tmp_27 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sx, i16 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="392" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_64_cast = sext i32 %tmp_27 to i33

]]></node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="393" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:29  %r_V_8 = sub nsw i33 %tmp_26, %tmp_64_cast

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="394" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:30  %tmp_28 = icmp sgt i33 %r_V_8, 0

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="395" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:31  %tmp_66 = trunc i33 %r_V_8 to i18

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="396" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:34  %tmp_30 = sext i32 %p_Val2_3 to i33

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="397" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:35  %tmp_32 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sy, i16 0)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="398" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:36  %tmp_70_cast = sext i32 %tmp_32 to i33

]]></node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="399" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:37  %r_V_9 = sub nsw i33 %tmp_30, %tmp_70_cast

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="400" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:38  %tmp_33 = icmp sgt i33 %r_V_9, 0

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="401" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="18" op_0_bw="33">
<![CDATA[
_ifconv:39  %tmp_67 = trunc i33 %r_V_9 to i18

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="402" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:44  %tmp_35 = icmp sgt i16 %sx, 319

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="403" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:46  %pre_fx_1 = select i1 %tmp_35, i16 319, i16 %sx

]]></node>
<StgValue><ssdm name="pre_fx_1"/></StgValue>
</operation>

<operation id="404" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:47  %tmp_37 = icmp sgt i16 %sy, 239

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="405" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49  %sy_1 = select i1 %tmp_37, i16 239, i16 %sy

]]></node>
<StgValue><ssdm name="sy_1"/></StgValue>
</operation>

<operation id="406" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:51  %row_wr_1 = icmp eq i16 %sy_1, %tmp_41_cast

]]></node>
<StgValue><ssdm name="row_wr_1"/></StgValue>
</operation>

<operation id="407" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:52  %not_1 = icmp ne i16 %sy_1, %pre_fy_load

]]></node>
<StgValue><ssdm name="not_1"/></StgValue>
</operation>

<operation id="408" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:53  %pre_fy_1_sy = select i1 %tmp_15, i16 %pre_fy_load, i16 %sy_1

]]></node>
<StgValue><ssdm name="pre_fy_1_sy"/></StgValue>
</operation>

<operation id="409" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:54  %x_2 = select i1 %tmp_38, i16 0, i16 %x_load

]]></node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="410" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55  %sel_tmp4 = and i1 %tmp_38, %tmp_10

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="411" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:56  %sel_tmp5 = select i1 %sel_tmp4, i16 %pre_fy_load, i16 %pre_fy_1_sy

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="412" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:57  %pre_fy_5 = select i1 %tmp_38, i16 %sel_tmp5, i16 %pre_fy_load

]]></node>
<StgValue><ssdm name="pre_fy_5"/></StgValue>
</operation>

<operation id="413" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:58  %pre_fx_2 = select i1 %tmp_38, i16 -10, i16 %pre_fx_load

]]></node>
<StgValue><ssdm name="pre_fx_2"/></StgValue>
</operation>

<operation id="414" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:59  %tmp54 = or i1 %not_1, %sel_tmp4

]]></node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="415" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %sel_tmp = or i1 %tmp54, %tmp_15

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="416" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:61  %row_rd_5 = select i1 %tmp_38, i1 %sel_tmp, i1 %row_rd_load

]]></node>
<StgValue><ssdm name="row_rd_5"/></StgValue>
</operation>

<operation id="417" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:62  %row_wr_4 = select i1 %sel_tmp4, i1 %row_wr_1, i1 %row_wr_2

]]></node>
<StgValue><ssdm name="row_wr_4"/></StgValue>
</operation>

<operation id="418" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:63  %row_wr_3 = select i1 %tmp_38, i1 %row_wr_4, i1 %row_wr_load

]]></node>
<StgValue><ssdm name="row_wr_3"/></StgValue>
</operation>

<operation id="419" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:64  %tmp_39 = add i11 -1, %i_op_assign_cast

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="420" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="16" op_0_bw="11">
<![CDATA[
_ifconv:65  %tmp_82_cast = sext i11 %tmp_39 to i16

]]></node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="421" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:66  %col_wr = icmp eq i16 %pre_fx_1, %tmp_82_cast

]]></node>
<StgValue><ssdm name="col_wr"/></StgValue>
</operation>

<operation id="422" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:67  %not_s = icmp ne i16 %pre_fx_1, %pre_fx_2

]]></node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="423" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:68  %pre_fx_2_sx = select i1 %tmp_38, i16 -10, i16 %pre_fx_1

]]></node>
<StgValue><ssdm name="pre_fx_2_sx"/></StgValue>
</operation>

<operation id="424" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:70  %pre_fx_5 = select i1 %tmp_11, i16 %pre_fx_2, i16 %pre_fx_2_sx

]]></node>
<StgValue><ssdm name="pre_fx_5"/></StgValue>
</operation>

<operation id="425" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %tmp55 = or i1 %not_s, %tmp_11

]]></node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="426" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %col_rd_2 = or i1 %tmp55, %tmp_38

]]></node>
<StgValue><ssdm name="col_rd_2"/></StgValue>
</operation>

<operation id="427" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:73  %col_wr_2 = select i1 %tmp_11, i1 %col_wr, i1 %col_wr_1

]]></node>
<StgValue><ssdm name="col_wr_2"/></StgValue>
</operation>

<operation id="428" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:74  br i1 %col_rd_2, label %.preheader772.0, label %._crit_edge782.pre

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge782.pre:0  store i16 %x_2, i16* %x

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge782.pre:1  br label %._crit_edge782

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="64" op_0_bw="16">
<![CDATA[
.preheader772.0:0  %tmp_40 = sext i16 %x_2 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="432" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader772.0:1  br i1 %row_rd_5, label %2, label %.preheader771.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:0  %k_buf_val_val_0_0_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_0_0, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:1  %win_val_0_val_0_0 = load i8* %k_buf_val_val_0_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="435" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:2  %k_buf_val_val_0_1_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_0_1, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_1_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:3  %win_val_0_val_0_1 = load i8* %k_buf_val_val_0_1_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_1"/></StgValue>
</operation>

<operation id="437" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:4  %k_buf_val_val_0_2_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_0_2, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_2_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:5  %win_val_0_val_0_2 = load i8* %k_buf_val_val_0_2_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_2"/></StgValue>
</operation>

<operation id="439" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:6  %k_buf_val_val_0_3_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_0_3, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_3_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:7  %win_val_0_val_0_3 = load i8* %k_buf_val_val_0_3_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_3"/></StgValue>
</operation>

<operation id="441" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:8  %k_buf_val_val_1_0_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_1_0, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:9  %win_val_1_val_0_0_1 = load i8* %k_buf_val_val_1_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="443" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:10  %k_buf_val_val_1_1_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_1_1, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_1_addr_1"/></StgValue>
</operation>

<operation id="444" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:11  %win_val_1_val_0_1_1 = load i8* %k_buf_val_val_1_1_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_1_1"/></StgValue>
</operation>

<operation id="445" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:12  %k_buf_val_val_1_2_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_1_2, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_2_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:13  %win_val_1_val_0_2_1 = load i8* %k_buf_val_val_1_2_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_2_1"/></StgValue>
</operation>

<operation id="447" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader771.preheader:14  %k_buf_val_val_1_3_addr_1 = getelementptr [641 x i8]* %k_buf_val_val_1_3, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_3_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:15  %win_val_1_val_0_3_1 = load i8* %k_buf_val_val_1_3_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_3_1"/></StgValue>
</operation>

<operation id="449" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %k_buf_val_val_0_0_addr = getelementptr [641 x i8]* %k_buf_val_val_0_0, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_0_addr"/></StgValue>
</operation>

<operation id="450" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="8" op_0_bw="10">
<![CDATA[
:2  %win_val_1_val_0_0 = load i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="451" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %k_buf_val_val_0_1_addr = getelementptr [641 x i8]* %k_buf_val_val_0_1, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_1_addr"/></StgValue>
</operation>

<operation id="452" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="10">
<![CDATA[
:6  %win_val_1_val_0_1 = load i8* %k_buf_val_val_0_1_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_1"/></StgValue>
</operation>

<operation id="453" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %k_buf_val_val_0_2_addr = getelementptr [641 x i8]* %k_buf_val_val_0_2, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_2_addr"/></StgValue>
</operation>

<operation id="454" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="10">
<![CDATA[
:10  %win_val_1_val_0_2 = load i8* %k_buf_val_val_0_2_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_2"/></StgValue>
</operation>

<operation id="455" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %k_buf_val_val_0_3_addr = getelementptr [641 x i8]* %k_buf_val_val_0_3, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_0_3_addr"/></StgValue>
</operation>

<operation id="456" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="10">
<![CDATA[
:14  %win_val_1_val_0_3 = load i8* %k_buf_val_val_0_3_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_3"/></StgValue>
</operation>

<operation id="457" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %tmp_41 = icmp slt i16 %sy_1, 239

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="458" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %tmp_42 = icmp slt i16 %pre_fx_1, 319

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="459" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %or_cond = and i1 %tmp_41, %tmp_42

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="460" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %or_cond, label %"operator>>.exit", label %._crit_edge783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge783:0  br i1 %tmp_42, label %._crit_edge785, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_41, label %4, label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:8  %x_1 = add i16 %x_2, 1

]]></node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="464" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:21  store i16 %x_1, i16* %x

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge782:0  %brmerge_demorgan = and i1 %row_wr_3, %col_wr_2

]]></node>
<StgValue><ssdm name="brmerge_demorgan"/></StgValue>
</operation>

<operation id="466" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge782:1  br i1 %brmerge_demorgan, label %.preheader.preheader, label %._crit_edge788

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge788:0  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1827, i32 %tmp_17)

]]></node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="468" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge788:1  store i16 %pre_fy_5, i16* %pre_fy

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge788:2  store i16 %pre_fx_5, i16* %pre_fx

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge788:3  store i1 %row_rd_5, i1* %row_rd

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge788:4  store i1 %row_wr_3, i1* %row_wr

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge788:5  br label %.preheader773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="473" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="8">
<![CDATA[
.preheader773:1  %win_val_0_val_1_0_2 = load i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_2"/></StgValue>
</operation>

<operation id="474" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="8">
<![CDATA[
.preheader773:2  %win_val_0_val_1_1_2 = load i8* %win_val_0_val_1_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_1_2"/></StgValue>
</operation>

<operation id="475" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="8">
<![CDATA[
.preheader773:3  %win_val_0_val_1_2_2 = load i8* %win_val_0_val_1_2

]]></node>
<StgValue><ssdm name="win_val_0_val_1_2_2"/></StgValue>
</operation>

<operation id="476" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="8">
<![CDATA[
.preheader773:4  %win_val_0_val_1_3_2 = load i8* %win_val_0_val_1_3

]]></node>
<StgValue><ssdm name="win_val_0_val_1_3_2"/></StgValue>
</operation>

<operation id="477" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader773:6  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 641, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:32  %tmp_29 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_66, i2 0)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="479" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:33  %u_V = select i1 %tmp_28, i20 %tmp_29, i20 0

]]></node>
<StgValue><ssdm name="u_V"/></StgValue>
</operation>

<operation id="480" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
_ifconv:40  %tmp_34 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %tmp_67, i2 0)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="481" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:41  %v_V_2 = select i1 %tmp_33, i20 %tmp_34, i20 0

]]></node>
<StgValue><ssdm name="v_V_2"/></StgValue>
</operation>

<operation id="482" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:42  %u1_V = sub i20 262144, %u_V

]]></node>
<StgValue><ssdm name="u1_V"/></StgValue>
</operation>

<operation id="483" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:43  %v1_V = sub i20 262144, %v_V_2

]]></node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="484" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:45  %p_u_V = select i1 %tmp_35, i20 0, i20 %u_V

]]></node>
<StgValue><ssdm name="p_u_V"/></StgValue>
</operation>

<operation id="485" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:48  %v_V = select i1 %tmp_37, i20 0, i20 %v_V_2

]]></node>
<StgValue><ssdm name="v_V"/></StgValue>
</operation>

<operation id="486" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:1  %win_val_0_val_0_0 = load i8* %k_buf_val_val_0_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_0"/></StgValue>
</operation>

<operation id="487" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:3  %win_val_0_val_0_1 = load i8* %k_buf_val_val_0_1_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_1"/></StgValue>
</operation>

<operation id="488" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:5  %win_val_0_val_0_2 = load i8* %k_buf_val_val_0_2_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_2"/></StgValue>
</operation>

<operation id="489" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:7  %win_val_0_val_0_3 = load i8* %k_buf_val_val_0_3_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_0_val_0_3"/></StgValue>
</operation>

<operation id="490" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:9  %win_val_1_val_0_0_1 = load i8* %k_buf_val_val_1_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0_1"/></StgValue>
</operation>

<operation id="491" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:11  %win_val_1_val_0_1_1 = load i8* %k_buf_val_val_1_1_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_1_1"/></StgValue>
</operation>

<operation id="492" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:13  %win_val_1_val_0_2_1 = load i8* %k_buf_val_val_1_2_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_2_1"/></StgValue>
</operation>

<operation id="493" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="8" op_0_bw="10">
<![CDATA[
.preheader771.preheader:15  %win_val_1_val_0_3_1 = load i8* %k_buf_val_val_1_3_addr_1, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_3_1"/></StgValue>
</operation>

<operation id="494" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader771.preheader:16  store i8 %win_val_0_val_0_3, i8* %win_val_0_val_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader771.preheader:17  store i8 %win_val_0_val_0_2, i8* %win_val_0_val_1_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader771.preheader:18  store i8 %win_val_0_val_0_1, i8* %win_val_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader771.preheader:19  store i8 %win_val_0_val_0_0, i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
.preheader771.preheader:20  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %k_buf_val_val_1_0_addr = getelementptr [641 x i8]* %k_buf_val_val_1_0, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_0_addr"/></StgValue>
</operation>

<operation id="500" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="8" op_0_bw="10">
<![CDATA[
:2  %win_val_1_val_0_0 = load i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_0"/></StgValue>
</operation>

<operation id="501" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:3  store i8 %win_val_1_val_0_0, i8* %k_buf_val_val_1_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %k_buf_val_val_1_1_addr = getelementptr [641 x i8]* %k_buf_val_val_1_1, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_1_addr"/></StgValue>
</operation>

<operation id="503" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="8" op_0_bw="10">
<![CDATA[
:6  %win_val_1_val_0_1 = load i8* %k_buf_val_val_0_1_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_1"/></StgValue>
</operation>

<operation id="504" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:7  store i8 %win_val_1_val_0_1, i8* %k_buf_val_val_1_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %k_buf_val_val_1_2_addr = getelementptr [641 x i8]* %k_buf_val_val_1_2, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_2_addr"/></StgValue>
</operation>

<operation id="506" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="8" op_0_bw="10">
<![CDATA[
:10  %win_val_1_val_0_2 = load i8* %k_buf_val_val_0_2_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_2"/></StgValue>
</operation>

<operation id="507" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:11  store i8 %win_val_1_val_0_2, i8* %k_buf_val_val_1_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %k_buf_val_val_1_3_addr = getelementptr [641 x i8]* %k_buf_val_val_1_3, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="k_buf_val_val_1_3_addr"/></StgValue>
</operation>

<operation id="509" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="10">
<![CDATA[
:14  %win_val_1_val_0_3 = load i8* %k_buf_val_val_0_3_addr, align 1

]]></node>
<StgValue><ssdm name="win_val_1_val_0_3"/></StgValue>
</operation>

<operation id="510" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:15  store i8 %win_val_1_val_0_3, i8* %k_buf_val_val_1_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="8" op_0_bw="8">
<![CDATA[
:0  %s_val_3_load = load i8* %tmp

]]></node>
<StgValue><ssdm name="s_val_3_load"/></StgValue>
</operation>

<operation id="512" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="8" op_0_bw="8">
<![CDATA[
:1  %tmp_20_load = load i8* %tmp_20

]]></node>
<StgValue><ssdm name="tmp_20_load"/></StgValue>
</operation>

<operation id="513" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="8" op_0_bw="8">
<![CDATA[
:2  %tmp_46_load = load i8* %tmp_46

]]></node>
<StgValue><ssdm name="tmp_46_load"/></StgValue>
</operation>

<operation id="514" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="8" op_0_bw="8">
<![CDATA[
:3  %tmp_47_load = load i8* %tmp_47

]]></node>
<StgValue><ssdm name="tmp_47_load"/></StgValue>
</operation>

<operation id="515" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:4  store i8 %tmp_47_load, i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 %tmp_46_load, i8* %k_buf_val_val_0_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:6  store i8 %tmp_20_load, i8* %k_buf_val_val_0_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:7  store i8 %s_val_3_load, i8* %k_buf_val_val_0_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge785:0  br i1 %tmp_41, label %.loopexit, label %.critedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:0  store i8 %win_val_1_val_0_3, i8* %win_val_0_val_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:1  store i8 %win_val_1_val_0_2, i8* %win_val_0_val_1_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:2  store i8 %win_val_1_val_0_1, i8* %win_val_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge:3  store i8 %win_val_1_val_0_0, i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="0" op_0_bw="0">
<![CDATA[
.critedge:4  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit:0  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1830)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="527" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
operator>>.exit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:2  %tmp_92 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="529" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:3  %tmp_93 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="530" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:4  %tmp_94 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="531" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:5  %tmp_95 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_3_V)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="532" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1830, i32 %tmp_43)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="533" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator>>.exit:7  store i8 %tmp_92, i8* %k_buf_val_val_0_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator>>.exit:8  store i8 %tmp_93, i8* %k_buf_val_val_0_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator>>.exit:9  store i8 %tmp_94, i8* %k_buf_val_val_0_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
operator>>.exit:10  store i8 %tmp_95, i8* %k_buf_val_val_0_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:11  store i8 %tmp_92, i8* %tmp_47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:12  store i8 %tmp_95, i8* %win_val_0_val_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:13  store i8 %tmp_94, i8* %win_val_0_val_1_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:14  store i8 %tmp_93, i8* %win_val_0_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:15  store i8 %tmp_92, i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:16  store i8 %tmp_93, i8* %tmp_46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:17  store i8 %tmp_94, i8* %tmp_20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
operator>>.exit:18  store i8 %tmp_95, i8* %tmp

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
<literal name="row_rd_5" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="0" op_0_bw="0">
<![CDATA[
operator>>.exit:19  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.loopexit:0  %win_val_val_1_0_3_2 = phi i8 [ %win_val_1_val_0_3_1, %.preheader771.preheader ], [ %win_val_1_val_0_3, %"operator>>.exit" ], [ %win_val_1_val_0_3, %._crit_edge785 ], [ %win_val_1_val_0_3, %.critedge ], [ %win_val_1_val_0_3, %4 ]

]]></node>
<StgValue><ssdm name="win_val_val_1_0_3_2"/></StgValue>
</operation>

<operation id="547" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.loopexit:1  %win_val_val_1_0_2_2 = phi i8 [ %win_val_1_val_0_2_1, %.preheader771.preheader ], [ %win_val_1_val_0_2, %"operator>>.exit" ], [ %win_val_1_val_0_2, %._crit_edge785 ], [ %win_val_1_val_0_2, %.critedge ], [ %win_val_1_val_0_2, %4 ]

]]></node>
<StgValue><ssdm name="win_val_val_1_0_2_2"/></StgValue>
</operation>

<operation id="548" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.loopexit:2  %win_val_val_1_0_1_2 = phi i8 [ %win_val_1_val_0_1_1, %.preheader771.preheader ], [ %win_val_1_val_0_1, %"operator>>.exit" ], [ %win_val_1_val_0_1, %._crit_edge785 ], [ %win_val_1_val_0_1, %.critedge ], [ %win_val_1_val_0_1, %4 ]

]]></node>
<StgValue><ssdm name="win_val_val_1_0_1_2"/></StgValue>
</operation>

<operation id="549" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8">
<![CDATA[
.loopexit:3  %win_val_val_1_0_0_2 = phi i8 [ %win_val_1_val_0_0_1, %.preheader771.preheader ], [ %win_val_1_val_0_0, %"operator>>.exit" ], [ %win_val_1_val_0_0, %._crit_edge785 ], [ %win_val_1_val_0_0, %.critedge ], [ %win_val_1_val_0_0, %4 ]

]]></node>
<StgValue><ssdm name="win_val_val_1_0_0_2"/></StgValue>
</operation>

<operation id="550" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:4  %win_val_1_val_1_0_load = load i8* %win_val_1_val_1_0

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_load"/></StgValue>
</operation>

<operation id="551" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:5  %win_val_1_val_1_1_load = load i8* %win_val_1_val_1_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_1_load"/></StgValue>
</operation>

<operation id="552" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:6  %win_val_1_val_1_2_load = load i8* %win_val_1_val_1_2

]]></node>
<StgValue><ssdm name="win_val_1_val_1_2_load"/></StgValue>
</operation>

<operation id="553" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="8" op_0_bw="8">
<![CDATA[
.loopexit:7  %win_val_1_val_1_3_load = load i8* %win_val_1_val_1_3

]]></node>
<StgValue><ssdm name="win_val_1_val_1_3_load"/></StgValue>
</operation>

<operation id="554" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:9  store i8 %win_val_1_val_1_3_load, i8* %win_val_1_val_1_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:10  store i8 %win_val_1_val_1_2_load, i8* %win_val_1_val_1_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:11  store i8 %win_val_1_val_1_1_load, i8* %win_val_1_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:12  store i8 %win_val_1_val_1_0_load, i8* %win_val_1_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:13  store i8 %win_val_val_1_0_3_2, i8* %win_val_1_val_1_3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:14  store i8 %win_val_val_1_0_2_2, i8* %win_val_1_val_1_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:15  store i8 %win_val_val_1_0_1_2, i8* %win_val_1_val_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:16  store i8 %win_val_val_1_0_0_2, i8* %win_val_1_val_1_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:17  store i8 %win_val_0_val_1_3_2, i8* %win_val_0_val_1_3_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:18  store i8 %win_val_0_val_1_2_2, i8* %win_val_0_val_1_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:19  store i8 %win_val_0_val_1_1_2, i8* %win_val_0_val_1_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:20  store i8 %win_val_0_val_1_0_2, i8* %win_val_0_val_1_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="col_rd_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:22  br label %._crit_edge782

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="567" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:0  %win_val_0_val_1_0_load = load i8* %win_val_0_val_1_0

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_load"/></StgValue>
</operation>

<operation id="568" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:1  %win_val_0_val_1_1_load = load i8* %win_val_0_val_1_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_1_load"/></StgValue>
</operation>

<operation id="569" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:2  %win_val_0_val_1_2_load = load i8* %win_val_0_val_1_2

]]></node>
<StgValue><ssdm name="win_val_0_val_1_2_load"/></StgValue>
</operation>

<operation id="570" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:3  %win_val_0_val_1_3_load = load i8* %win_val_0_val_1_3

]]></node>
<StgValue><ssdm name="win_val_0_val_1_3_load"/></StgValue>
</operation>

<operation id="571" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:4  %win_val_0_val_1_0_1_load = load i8* %win_val_0_val_1_0_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_0_1_load"/></StgValue>
</operation>

<operation id="572" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:5  %win_val_0_val_1_1_1_load = load i8* %win_val_0_val_1_1_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_1_1_load"/></StgValue>
</operation>

<operation id="573" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:6  %win_val_0_val_1_2_1_load = load i8* %win_val_0_val_1_2_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_2_1_load"/></StgValue>
</operation>

<operation id="574" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:7  %win_val_0_val_1_3_1_load = load i8* %win_val_0_val_1_3_1

]]></node>
<StgValue><ssdm name="win_val_0_val_1_3_1_load"/></StgValue>
</operation>

<operation id="575" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:8  %win_val_1_val_1_0_load_1 = load i8* %win_val_1_val_1_0

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_load_1"/></StgValue>
</operation>

<operation id="576" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:9  %win_val_1_val_1_1_load_1 = load i8* %win_val_1_val_1_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_1_load_1"/></StgValue>
</operation>

<operation id="577" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:10  %win_val_1_val_1_2_load_1 = load i8* %win_val_1_val_1_2

]]></node>
<StgValue><ssdm name="win_val_1_val_1_2_load_1"/></StgValue>
</operation>

<operation id="578" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:11  %win_val_1_val_1_3_load_1 = load i8* %win_val_1_val_1_3

]]></node>
<StgValue><ssdm name="win_val_1_val_1_3_load_1"/></StgValue>
</operation>

<operation id="579" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:12  %win_val_1_val_1_0_1_load = load i8* %win_val_1_val_1_0_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_0_1_load"/></StgValue>
</operation>

<operation id="580" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:13  %win_val_1_val_1_1_1_load = load i8* %win_val_1_val_1_1_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_1_1_load"/></StgValue>
</operation>

<operation id="581" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:14  %win_val_1_val_1_2_1_load = load i8* %win_val_1_val_1_2_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_2_1_load"/></StgValue>
</operation>

<operation id="582" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="8" op_0_bw="8">
<![CDATA[
.preheader.preheader:15  %win_val_1_val_1_3_1_load = load i8* %win_val_1_val_1_3_1

]]></node>
<StgValue><ssdm name="win_val_1_val_1_3_1_load"/></StgValue>
</operation>

<operation id="583" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader:16  %OP2_V = sext i20 %u1_V to i28

]]></node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="584" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="47" op_0_bw="20">
<![CDATA[
.preheader.preheader:17  %OP2_V_1_cast = sext i20 %v1_V to i47

]]></node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="585" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader:18  %OP2_V_1 = sext i20 %v1_V to i28

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="586" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:19  %OP1_V_2 = zext i8 %win_val_1_val_1_0_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="587" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:20  %r_V = mul i28 %OP2_V, %OP1_V_2

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="588" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:21  %OP1_V_3_cast = sext i28 %r_V to i47

]]></node>
<StgValue><ssdm name="OP1_V_3_cast"/></StgValue>
</operation>

<operation id="589" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:22  %p_Val2_19 = mul i47 %OP1_V_3_cast, %OP2_V_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="590" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:24  %OP1_V_4 = zext i8 %win_val_1_val_1_0_load_1 to i28

]]></node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="591" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:25  %r_V_1 = mul i28 %OP2_V_1, %OP1_V_4

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="592" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:26  %OP1_V_5_cast = sext i28 %r_V_1 to i47

]]></node>
<StgValue><ssdm name="OP1_V_5_cast"/></StgValue>
</operation>

<operation id="593" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="47" op_0_bw="20">
<![CDATA[
.preheader.preheader:27  %OP2_V_5_cast = sext i20 %p_u_V to i47

]]></node>
<StgValue><ssdm name="OP2_V_5_cast"/></StgValue>
</operation>

<operation id="594" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:28  %p_Val2_4 = mul i47 %OP1_V_5_cast, %OP2_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="595" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:30  %OP1_V_6 = zext i8 %win_val_0_val_1_0_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_6"/></StgValue>
</operation>

<operation id="596" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:31  %r_V_2 = mul i28 %OP2_V, %OP1_V_6

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="597" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:32  %OP1_V_7_cast = sext i28 %r_V_2 to i47

]]></node>
<StgValue><ssdm name="OP1_V_7_cast"/></StgValue>
</operation>

<operation id="598" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="47" op_0_bw="20">
<![CDATA[
.preheader.preheader:33  %OP2_V_6_cast = sext i20 %v_V to i47

]]></node>
<StgValue><ssdm name="OP2_V_6_cast"/></StgValue>
</operation>

<operation id="599" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:34  %p_Val2_5 = mul i47 %OP1_V_7_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="600" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:36  %OP1_V_8 = zext i8 %win_val_0_val_1_0_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_8"/></StgValue>
</operation>

<operation id="601" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="28" op_0_bw="20">
<![CDATA[
.preheader.preheader:37  %OP2_V_7 = sext i20 %p_u_V to i28

]]></node>
<StgValue><ssdm name="OP2_V_7"/></StgValue>
</operation>

<operation id="602" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:38  %r_V_3 = mul i28 %OP2_V_7, %OP1_V_8

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="603" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:39  %OP1_V_9_cast = sext i28 %r_V_3 to i47

]]></node>
<StgValue><ssdm name="OP1_V_9_cast"/></StgValue>
</operation>

<operation id="604" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:40  %p_Val2_24 = mul i47 %OP1_V_9_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:70  %OP1_V_2_1 = zext i8 %win_val_1_val_1_1_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="606" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:71  %r_V_s = mul i28 %OP2_V, %OP1_V_2_1

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="607" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:72  %OP1_V_3_1_cast = sext i28 %r_V_s to i47

]]></node>
<StgValue><ssdm name="OP1_V_3_1_cast"/></StgValue>
</operation>

<operation id="608" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:73  %p_Val2_45_1 = mul i47 %OP1_V_3_1_cast, %OP2_V_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_45_1"/></StgValue>
</operation>

<operation id="609" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:75  %OP1_V_4_1 = zext i8 %win_val_1_val_1_1_load_1 to i28

]]></node>
<StgValue><ssdm name="OP1_V_4_1"/></StgValue>
</operation>

<operation id="610" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:76  %r_V_1_1 = mul i28 %OP2_V_1, %OP1_V_4_1

]]></node>
<StgValue><ssdm name="r_V_1_1"/></StgValue>
</operation>

<operation id="611" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:77  %OP1_V_5_1_cast = sext i28 %r_V_1_1 to i47

]]></node>
<StgValue><ssdm name="OP1_V_5_1_cast"/></StgValue>
</operation>

<operation id="612" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:78  %p_Val2_4_1 = mul i47 %OP1_V_5_1_cast, %OP2_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_4_1"/></StgValue>
</operation>

<operation id="613" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:80  %OP1_V_6_1 = zext i8 %win_val_0_val_1_1_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_6_1"/></StgValue>
</operation>

<operation id="614" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:81  %r_V_2_1 = mul i28 %OP2_V, %OP1_V_6_1

]]></node>
<StgValue><ssdm name="r_V_2_1"/></StgValue>
</operation>

<operation id="615" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:82  %OP1_V_7_1_cast = sext i28 %r_V_2_1 to i47

]]></node>
<StgValue><ssdm name="OP1_V_7_1_cast"/></StgValue>
</operation>

<operation id="616" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:83  %p_Val2_5_1 = mul i47 %OP1_V_7_1_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_1"/></StgValue>
</operation>

<operation id="617" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:85  %OP1_V_8_1 = zext i8 %win_val_0_val_1_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_8_1"/></StgValue>
</operation>

<operation id="618" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:86  %r_V_3_1 = mul i28 %OP2_V_7, %OP1_V_8_1

]]></node>
<StgValue><ssdm name="r_V_3_1"/></StgValue>
</operation>

<operation id="619" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:87  %OP1_V_9_1_cast = sext i28 %r_V_3_1 to i47

]]></node>
<StgValue><ssdm name="OP1_V_9_1_cast"/></StgValue>
</operation>

<operation id="620" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:88  %p_Val2_6_1 = mul i47 %OP1_V_9_1_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_6_1"/></StgValue>
</operation>

<operation id="621" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:118  %OP1_V_2_2 = zext i8 %win_val_1_val_1_2_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="622" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:119  %r_V_4 = mul i28 %OP2_V, %OP1_V_2_2

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="623" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:120  %OP1_V_3_2_cast = sext i28 %r_V_4 to i47

]]></node>
<StgValue><ssdm name="OP1_V_3_2_cast"/></StgValue>
</operation>

<operation id="624" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:121  %p_Val2_45_2 = mul i47 %OP1_V_3_2_cast, %OP2_V_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_45_2"/></StgValue>
</operation>

<operation id="625" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:123  %OP1_V_4_2 = zext i8 %win_val_1_val_1_2_load_1 to i28

]]></node>
<StgValue><ssdm name="OP1_V_4_2"/></StgValue>
</operation>

<operation id="626" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:124  %r_V_1_2 = mul i28 %OP2_V_1, %OP1_V_4_2

]]></node>
<StgValue><ssdm name="r_V_1_2"/></StgValue>
</operation>

<operation id="627" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:125  %OP1_V_5_2_cast = sext i28 %r_V_1_2 to i47

]]></node>
<StgValue><ssdm name="OP1_V_5_2_cast"/></StgValue>
</operation>

<operation id="628" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:126  %p_Val2_4_2 = mul i47 %OP1_V_5_2_cast, %OP2_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_4_2"/></StgValue>
</operation>

<operation id="629" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:128  %OP1_V_6_2 = zext i8 %win_val_0_val_1_2_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_6_2"/></StgValue>
</operation>

<operation id="630" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:129  %r_V_2_2 = mul i28 %OP2_V, %OP1_V_6_2

]]></node>
<StgValue><ssdm name="r_V_2_2"/></StgValue>
</operation>

<operation id="631" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:130  %OP1_V_7_2_cast = sext i28 %r_V_2_2 to i47

]]></node>
<StgValue><ssdm name="OP1_V_7_2_cast"/></StgValue>
</operation>

<operation id="632" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:131  %p_Val2_5_2 = mul i47 %OP1_V_7_2_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_2"/></StgValue>
</operation>

<operation id="633" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:133  %OP1_V_8_2 = zext i8 %win_val_0_val_1_2_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_8_2"/></StgValue>
</operation>

<operation id="634" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:134  %r_V_3_2 = mul i28 %OP2_V_7, %OP1_V_8_2

]]></node>
<StgValue><ssdm name="r_V_3_2"/></StgValue>
</operation>

<operation id="635" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:135  %OP1_V_9_2_cast = sext i28 %r_V_3_2 to i47

]]></node>
<StgValue><ssdm name="OP1_V_9_2_cast"/></StgValue>
</operation>

<operation id="636" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:136  %p_Val2_6_2 = mul i47 %OP1_V_9_2_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_6_2"/></StgValue>
</operation>

<operation id="637" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:166  %OP1_V_2_3 = zext i8 %win_val_1_val_1_3_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_2_3"/></StgValue>
</operation>

<operation id="638" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:167  %r_V_5 = mul i28 %OP2_V, %OP1_V_2_3

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="639" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:168  %OP1_V_3_3_cast = sext i28 %r_V_5 to i47

]]></node>
<StgValue><ssdm name="OP1_V_3_3_cast"/></StgValue>
</operation>

<operation id="640" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:169  %p_Val2_45_3 = mul i47 %OP1_V_3_3_cast, %OP2_V_1_cast

]]></node>
<StgValue><ssdm name="p_Val2_45_3"/></StgValue>
</operation>

<operation id="641" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:171  %OP1_V_4_3 = zext i8 %win_val_1_val_1_3_load_1 to i28

]]></node>
<StgValue><ssdm name="OP1_V_4_3"/></StgValue>
</operation>

<operation id="642" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:172  %r_V_1_3 = mul i28 %OP2_V_1, %OP1_V_4_3

]]></node>
<StgValue><ssdm name="r_V_1_3"/></StgValue>
</operation>

<operation id="643" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:173  %OP1_V_5_3_cast = sext i28 %r_V_1_3 to i47

]]></node>
<StgValue><ssdm name="OP1_V_5_3_cast"/></StgValue>
</operation>

<operation id="644" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:174  %p_Val2_4_3 = mul i47 %OP1_V_5_3_cast, %OP2_V_5_cast

]]></node>
<StgValue><ssdm name="p_Val2_4_3"/></StgValue>
</operation>

<operation id="645" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:176  %OP1_V_6_3 = zext i8 %win_val_0_val_1_3_1_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_6_3"/></StgValue>
</operation>

<operation id="646" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:177  %r_V_2_3 = mul i28 %OP2_V, %OP1_V_6_3

]]></node>
<StgValue><ssdm name="r_V_2_3"/></StgValue>
</operation>

<operation id="647" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:178  %OP1_V_7_3_cast = sext i28 %r_V_2_3 to i47

]]></node>
<StgValue><ssdm name="OP1_V_7_3_cast"/></StgValue>
</operation>

<operation id="648" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:179  %p_Val2_5_3 = mul i47 %OP1_V_7_3_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_5_3"/></StgValue>
</operation>

<operation id="649" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="28" op_0_bw="8">
<![CDATA[
.preheader.preheader:181  %OP1_V_8_3 = zext i8 %win_val_0_val_1_3_load to i28

]]></node>
<StgValue><ssdm name="OP1_V_8_3"/></StgValue>
</operation>

<operation id="650" st_id="79" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.preheader:182  %r_V_3_3 = mul i28 %OP2_V_7, %OP1_V_8_3

]]></node>
<StgValue><ssdm name="r_V_3_3"/></StgValue>
</operation>

<operation id="651" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="47" op_0_bw="28">
<![CDATA[
.preheader.preheader:183  %OP1_V_9_3_cast = sext i28 %r_V_3_3 to i47

]]></node>
<StgValue><ssdm name="OP1_V_9_3_cast"/></StgValue>
</operation>

<operation id="652" st_id="79" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
.preheader.preheader:184  %p_Val2_6_3 = mul i47 %OP1_V_9_3_cast, %OP2_V_6_cast

]]></node>
<StgValue><ssdm name="p_Val2_6_3"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="653" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:23  %p_Val2_45_cast = sext i47 %p_Val2_19 to i48

]]></node>
<StgValue><ssdm name="p_Val2_45_cast"/></StgValue>
</operation>

<operation id="654" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:29  %p_Val2_4_cast = sext i47 %p_Val2_4 to i48

]]></node>
<StgValue><ssdm name="p_Val2_4_cast"/></StgValue>
</operation>

<operation id="655" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:35  %p_Val2_5_cast = sext i47 %p_Val2_5 to i48

]]></node>
<StgValue><ssdm name="p_Val2_5_cast"/></StgValue>
</operation>

<operation id="656" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:41  %p_Val2_61_cast = sext i47 %p_Val2_24 to i48

]]></node>
<StgValue><ssdm name="p_Val2_61_cast"/></StgValue>
</operation>

<operation id="657" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:42  %tmp56 = add i48 %p_Val2_4_cast, %p_Val2_5_cast

]]></node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="658" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:43  %tmp57 = add i48 %p_Val2_45_cast, %p_Val2_61_cast

]]></node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="659" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:44  %p_Val2_25 = add i48 %tmp57, %tmp56

]]></node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="660" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:45  %signbit = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_25, i32 47)

]]></node>
<StgValue><ssdm name="signbit"/></StgValue>
</operation>

<operation id="661" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:46  %p_Val2_26 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %p_Val2_25, i32 36, i32 43)

]]></node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="662" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_25, i32 35)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="663" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader:48  %tmp_1_i_i = zext i1 %tmp_73 to i8

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="664" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:49  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_25, i32 43)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="665" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:50  %p_Val2_27 = add i8 %p_Val2_26, %tmp_1_i_i

]]></node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="666" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:51  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_27, i32 7)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="667" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:52  %tmp_5_i_i = xor i1 %tmp_75, true

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="668" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:53  %carry = and i1 %tmp_74, %tmp_5_i_i

]]></node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="669" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:54  %p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %p_Val2_25, i32 44, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="670" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:55  %Range1_all_ones = icmp eq i4 %p_Result_3_i_i, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="671" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:56  %Range1_all_zeros = icmp eq i4 %p_Result_3_i_i, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="672" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:57  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="673" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:58  %p_38_i_i_i = and i1 %carry, %Range1_all_ones

]]></node>
<StgValue><ssdm name="p_38_i_i_i"/></StgValue>
</operation>

<operation id="674" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:59  %tmp_6_i_i = xor i1 %p_38_i_i_i, true

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="675" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:60  %neg_src_7 = and i1 %signbit, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="neg_src_7"/></StgValue>
</operation>

<operation id="676" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:61  %p_39_demorgan_i_i_i = or i1 %deleted_zeros, %signbit

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_i_i"/></StgValue>
</operation>

<operation id="677" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:62  %signbit_not_i = xor i1 %signbit, true

]]></node>
<StgValue><ssdm name="signbit_not_i"/></StgValue>
</operation>

<operation id="678" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:63  %neg_src_not_i_i = or i1 %p_38_i_i_i, %signbit_not_i

]]></node>
<StgValue><ssdm name="neg_src_not_i_i"/></StgValue>
</operation>

<operation id="679" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:64  %brmerge_i_i_not_i_i = and i1 %p_39_demorgan_i_i_i, %neg_src_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i_i"/></StgValue>
</operation>

<operation id="680" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:65  %p_39_demorgan_i_not_i_i = xor i1 %p_39_demorgan_i_i_i, true

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_not_i_i"/></StgValue>
</operation>

<operation id="681" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:66  %brmerge_i_i = or i1 %neg_src_not_i_i, %p_39_demorgan_i_not_i_i

]]></node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="682" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:67  %p_mux_i_i = select i1 %brmerge_i_i_not_i_i, i8 %p_Val2_27, i8 -1

]]></node>
<StgValue><ssdm name="p_mux_i_i"/></StgValue>
</operation>

<operation id="683" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:68  %p_i_i = select i1 %neg_src_7, i8 0, i8 %p_Val2_27

]]></node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="684" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:69  %p_Val2_38 = select i1 %brmerge_i_i, i8 %p_mux_i_i, i8 %p_i_i

]]></node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="685" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:74  %p_Val2_45_1_cast = sext i47 %p_Val2_45_1 to i48

]]></node>
<StgValue><ssdm name="p_Val2_45_1_cast"/></StgValue>
</operation>

<operation id="686" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:79  %p_Val2_4_1_cast = sext i47 %p_Val2_4_1 to i48

]]></node>
<StgValue><ssdm name="p_Val2_4_1_cast"/></StgValue>
</operation>

<operation id="687" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:84  %p_Val2_5_1_cast = sext i47 %p_Val2_5_1 to i48

]]></node>
<StgValue><ssdm name="p_Val2_5_1_cast"/></StgValue>
</operation>

<operation id="688" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:89  %p_Val2_6_1_cast = sext i47 %p_Val2_6_1 to i48

]]></node>
<StgValue><ssdm name="p_Val2_6_1_cast"/></StgValue>
</operation>

<operation id="689" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:90  %tmp58 = add i48 %p_Val2_4_1_cast, %p_Val2_5_1_cast

]]></node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="690" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:91  %tmp59 = add i48 %p_Val2_45_1_cast, %p_Val2_6_1_cast

]]></node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="691" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:92  %p_Val2_48_1 = add i48 %tmp59, %tmp58

]]></node>
<StgValue><ssdm name="p_Val2_48_1"/></StgValue>
</operation>

<operation id="692" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:93  %signbit_1 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_1, i32 47)

]]></node>
<StgValue><ssdm name="signbit_1"/></StgValue>
</operation>

<operation id="693" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:94  %p_Val2_s_120 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %p_Val2_48_1, i32 36, i32 43)

]]></node>
<StgValue><ssdm name="p_Val2_s_120"/></StgValue>
</operation>

<operation id="694" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:95  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_1, i32 35)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="695" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader:96  %tmp_1_i_i5 = zext i1 %tmp_77 to i8

]]></node>
<StgValue><ssdm name="tmp_1_i_i5"/></StgValue>
</operation>

<operation id="696" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:97  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_1, i32 43)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="697" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:98  %p_Val2_29 = add i8 %p_Val2_s_120, %tmp_1_i_i5

]]></node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="698" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:99  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_29, i32 7)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="699" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:100  %tmp_5_i_i9 = xor i1 %tmp_79, true

]]></node>
<StgValue><ssdm name="tmp_5_i_i9"/></StgValue>
</operation>

<operation id="700" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:101  %carry_1 = and i1 %tmp_78, %tmp_5_i_i9

]]></node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="701" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:102  %p_Result_3_i_i1 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %p_Val2_48_1, i32 44, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_3_i_i1"/></StgValue>
</operation>

<operation id="702" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:103  %Range1_all_ones_1 = icmp eq i4 %p_Result_3_i_i1, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="703" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:104  %Range1_all_zeros_1 = icmp eq i4 %p_Result_3_i_i1, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="704" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:105  %deleted_zeros_1 = select i1 %carry_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="705" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:106  %p_38_i_i_i1 = and i1 %carry_1, %Range1_all_ones_1

]]></node>
<StgValue><ssdm name="p_38_i_i_i1"/></StgValue>
</operation>

<operation id="706" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:107  %tmp_6_i_i1 = xor i1 %p_38_i_i_i1, true

]]></node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>

<operation id="707" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:108  %neg_src_8 = and i1 %signbit_1, %tmp_6_i_i1

]]></node>
<StgValue><ssdm name="neg_src_8"/></StgValue>
</operation>

<operation id="708" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:109  %p_39_demorgan_i_i_i1 = or i1 %deleted_zeros_1, %signbit_1

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_i_i1"/></StgValue>
</operation>

<operation id="709" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:110  %signbit_not_i1 = xor i1 %signbit_1, true

]]></node>
<StgValue><ssdm name="signbit_not_i1"/></StgValue>
</operation>

<operation id="710" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:111  %neg_src_not_i_i1 = or i1 %p_38_i_i_i1, %signbit_not_i1

]]></node>
<StgValue><ssdm name="neg_src_not_i_i1"/></StgValue>
</operation>

<operation id="711" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:112  %brmerge_i_i_not_i_i1 = and i1 %p_39_demorgan_i_i_i1, %neg_src_not_i_i1

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i_i1"/></StgValue>
</operation>

<operation id="712" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:113  %p_39_demorgan_i_not_i_i1 = xor i1 %p_39_demorgan_i_i_i1, true

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_not_i_i1"/></StgValue>
</operation>

<operation id="713" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:114  %brmerge_i_i1 = or i1 %neg_src_not_i_i1, %p_39_demorgan_i_not_i_i1

]]></node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="714" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:115  %p_mux_i_i1 = select i1 %brmerge_i_i_not_i_i1, i8 %p_Val2_29, i8 -1

]]></node>
<StgValue><ssdm name="p_mux_i_i1"/></StgValue>
</operation>

<operation id="715" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:116  %p_i_i1 = select i1 %neg_src_8, i8 0, i8 %p_Val2_29

]]></node>
<StgValue><ssdm name="p_i_i1"/></StgValue>
</operation>

<operation id="716" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:117  %p_Val2_39 = select i1 %brmerge_i_i1, i8 %p_mux_i_i1, i8 %p_i_i1

]]></node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="717" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:122  %p_Val2_45_2_cast = sext i47 %p_Val2_45_2 to i48

]]></node>
<StgValue><ssdm name="p_Val2_45_2_cast"/></StgValue>
</operation>

<operation id="718" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:127  %p_Val2_4_2_cast = sext i47 %p_Val2_4_2 to i48

]]></node>
<StgValue><ssdm name="p_Val2_4_2_cast"/></StgValue>
</operation>

<operation id="719" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:132  %p_Val2_5_2_cast = sext i47 %p_Val2_5_2 to i48

]]></node>
<StgValue><ssdm name="p_Val2_5_2_cast"/></StgValue>
</operation>

<operation id="720" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:137  %p_Val2_6_2_cast = sext i47 %p_Val2_6_2 to i48

]]></node>
<StgValue><ssdm name="p_Val2_6_2_cast"/></StgValue>
</operation>

<operation id="721" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:138  %tmp60 = add i48 %p_Val2_4_2_cast, %p_Val2_5_2_cast

]]></node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="722" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:139  %tmp61 = add i48 %p_Val2_45_2_cast, %p_Val2_6_2_cast

]]></node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="723" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:140  %p_Val2_48_2 = add i48 %tmp61, %tmp60

]]></node>
<StgValue><ssdm name="p_Val2_48_2"/></StgValue>
</operation>

<operation id="724" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:141  %signbit_2 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_2, i32 47)

]]></node>
<StgValue><ssdm name="signbit_2"/></StgValue>
</operation>

<operation id="725" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:142  %p_Val2_31 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %p_Val2_48_2, i32 36, i32 43)

]]></node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="726" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:143  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_2, i32 35)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="727" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader:144  %tmp_1_i_i1 = zext i1 %tmp_81 to i8

]]></node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="728" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:145  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_2, i32 43)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="729" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:146  %p_Val2_32 = add i8 %p_Val2_31, %tmp_1_i_i1

]]></node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="730" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:147  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_32, i32 7)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="731" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:148  %tmp_5_i_i1 = xor i1 %tmp_83, true

]]></node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="732" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:149  %carry_2 = and i1 %tmp_82, %tmp_5_i_i1

]]></node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="733" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:150  %p_Result_3_i_i2 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %p_Val2_48_2, i32 44, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_3_i_i2"/></StgValue>
</operation>

<operation id="734" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:151  %Range1_all_ones_2 = icmp eq i4 %p_Result_3_i_i2, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="735" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:152  %Range1_all_zeros_2 = icmp eq i4 %p_Result_3_i_i2, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="736" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:153  %deleted_zeros_2 = select i1 %carry_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="737" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:154  %p_38_i_i_i2 = and i1 %carry_2, %Range1_all_ones_2

]]></node>
<StgValue><ssdm name="p_38_i_i_i2"/></StgValue>
</operation>

<operation id="738" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:155  %tmp_6_i_i2 = xor i1 %p_38_i_i_i2, true

]]></node>
<StgValue><ssdm name="tmp_6_i_i2"/></StgValue>
</operation>

<operation id="739" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:156  %neg_src = and i1 %signbit_2, %tmp_6_i_i2

]]></node>
<StgValue><ssdm name="neg_src"/></StgValue>
</operation>

<operation id="740" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:157  %p_39_demorgan_i_i_i2 = or i1 %deleted_zeros_2, %signbit_2

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_i_i2"/></StgValue>
</operation>

<operation id="741" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:158  %signbit_not_i2 = xor i1 %signbit_2, true

]]></node>
<StgValue><ssdm name="signbit_not_i2"/></StgValue>
</operation>

<operation id="742" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:159  %neg_src_not_i_i2 = or i1 %p_38_i_i_i2, %signbit_not_i2

]]></node>
<StgValue><ssdm name="neg_src_not_i_i2"/></StgValue>
</operation>

<operation id="743" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:160  %brmerge_i_i_not_i_i2 = and i1 %p_39_demorgan_i_i_i2, %neg_src_not_i_i2

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i_i2"/></StgValue>
</operation>

<operation id="744" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:161  %p_39_demorgan_i_not_i_i2 = xor i1 %p_39_demorgan_i_i_i2, true

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_not_i_i2"/></StgValue>
</operation>

<operation id="745" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:162  %brmerge_i_i2 = or i1 %neg_src_not_i_i2, %p_39_demorgan_i_not_i_i2

]]></node>
<StgValue><ssdm name="brmerge_i_i2"/></StgValue>
</operation>

<operation id="746" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:163  %p_mux_i_i2 = select i1 %brmerge_i_i_not_i_i2, i8 %p_Val2_32, i8 -1

]]></node>
<StgValue><ssdm name="p_mux_i_i2"/></StgValue>
</operation>

<operation id="747" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:164  %p_i_i2 = select i1 %neg_src, i8 0, i8 %p_Val2_32

]]></node>
<StgValue><ssdm name="p_i_i2"/></StgValue>
</operation>

<operation id="748" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:165  %p_Val2_40 = select i1 %brmerge_i_i2, i8 %p_mux_i_i2, i8 %p_i_i2

]]></node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="749" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:170  %p_Val2_45_3_cast = sext i47 %p_Val2_45_3 to i48

]]></node>
<StgValue><ssdm name="p_Val2_45_3_cast"/></StgValue>
</operation>

<operation id="750" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:175  %p_Val2_4_3_cast = sext i47 %p_Val2_4_3 to i48

]]></node>
<StgValue><ssdm name="p_Val2_4_3_cast"/></StgValue>
</operation>

<operation id="751" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:180  %p_Val2_5_3_cast = sext i47 %p_Val2_5_3 to i48

]]></node>
<StgValue><ssdm name="p_Val2_5_3_cast"/></StgValue>
</operation>

<operation id="752" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="48" op_0_bw="47">
<![CDATA[
.preheader.preheader:185  %p_Val2_6_3_cast = sext i47 %p_Val2_6_3 to i48

]]></node>
<StgValue><ssdm name="p_Val2_6_3_cast"/></StgValue>
</operation>

<operation id="753" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:186  %tmp62 = add i48 %p_Val2_4_3_cast, %p_Val2_5_3_cast

]]></node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="754" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:187  %tmp63 = add i48 %p_Val2_45_3_cast, %p_Val2_6_3_cast

]]></node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="755" st_id="80" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader:188  %p_Val2_48_3 = add i48 %tmp63, %tmp62

]]></node>
<StgValue><ssdm name="p_Val2_48_3"/></StgValue>
</operation>

<operation id="756" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:189  %signbit_3 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_3, i32 47)

]]></node>
<StgValue><ssdm name="signbit_3"/></StgValue>
</operation>

<operation id="757" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:190  %p_Val2_34 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %p_Val2_48_3, i32 36, i32 43)

]]></node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:191  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_3, i32 35)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="759" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="8" op_0_bw="1">
<![CDATA[
.preheader.preheader:192  %tmp_1_i_i2 = zext i1 %tmp_85 to i8

]]></node>
<StgValue><ssdm name="tmp_1_i_i2"/></StgValue>
</operation>

<operation id="760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
.preheader.preheader:193  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_48_3, i32 43)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="761" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:194  %p_Val2_35 = add i8 %p_Val2_34, %tmp_1_i_i2

]]></node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.preheader:195  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_35, i32 7)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:196  %tmp_5_i_i2 = xor i1 %tmp_87, true

]]></node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:197  %carry_3 = and i1 %tmp_86, %tmp_5_i_i2

]]></node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="4" op_0_bw="4" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:198  %p_Result_3_i_i3 = call i4 @_ssdm_op_PartSelect.i4.i48.i32.i32(i48 %p_Val2_48_3, i32 44, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_3_i_i3"/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:199  %Range1_all_ones_3 = icmp eq i4 %p_Result_3_i_i3, -1

]]></node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:200  %Range1_all_zeros_3 = icmp eq i4 %p_Result_3_i_i3, 0

]]></node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader.preheader:201  %deleted_zeros_3 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="769" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:202  %p_38_i_i_i3 = and i1 %carry_3, %Range1_all_ones_3

]]></node>
<StgValue><ssdm name="p_38_i_i_i3"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:203  %tmp_6_i_i3 = xor i1 %p_38_i_i_i3, true

]]></node>
<StgValue><ssdm name="tmp_6_i_i3"/></StgValue>
</operation>

<operation id="771" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:204  %neg_src_9 = and i1 %signbit_3, %tmp_6_i_i3

]]></node>
<StgValue><ssdm name="neg_src_9"/></StgValue>
</operation>

<operation id="772" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:205  %p_39_demorgan_i_i_i3 = or i1 %deleted_zeros_3, %signbit_3

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_i_i3"/></StgValue>
</operation>

<operation id="773" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:206  %signbit_not_i3 = xor i1 %signbit_3, true

]]></node>
<StgValue><ssdm name="signbit_not_i3"/></StgValue>
</operation>

<operation id="774" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:207  %neg_src_not_i_i3 = or i1 %p_38_i_i_i3, %signbit_not_i3

]]></node>
<StgValue><ssdm name="neg_src_not_i_i3"/></StgValue>
</operation>

<operation id="775" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:208  %brmerge_i_i_not_i_i3 = and i1 %p_39_demorgan_i_i_i3, %neg_src_not_i_i3

]]></node>
<StgValue><ssdm name="brmerge_i_i_not_i_i3"/></StgValue>
</operation>

<operation id="776" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:209  %p_39_demorgan_i_not_i_i3 = xor i1 %p_39_demorgan_i_i_i3, true

]]></node>
<StgValue><ssdm name="p_39_demorgan_i_not_i_i3"/></StgValue>
</operation>

<operation id="777" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:210  %brmerge_i_i3 = or i1 %neg_src_not_i_i3, %p_39_demorgan_i_not_i_i3

]]></node>
<StgValue><ssdm name="brmerge_i_i3"/></StgValue>
</operation>

<operation id="778" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:211  %p_mux_i_i3 = select i1 %brmerge_i_i_not_i_i3, i8 %p_Val2_35, i8 -1

]]></node>
<StgValue><ssdm name="p_mux_i_i3"/></StgValue>
</operation>

<operation id="779" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:212  %p_i_i3 = select i1 %neg_src_9, i8 0, i8 %p_Val2_35

]]></node>
<StgValue><ssdm name="p_i_i3"/></StgValue>
</operation>

<operation id="780" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:213  %p_Val2_41 = select i1 %brmerge_i_i3, i8 %p_mux_i_i3, i8 %p_i_i3

]]></node>
<StgValue><ssdm name="p_Val2_41"/></StgValue>
</operation>

<operation id="781" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:214  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1828)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="782" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader.preheader:215  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:216  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_38)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:217  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_39)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:218  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_40)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader:219  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_3_V, i8 %p_Val2_41)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:220  %empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1828, i32 %tmp_44)

]]></node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="788" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="brmerge_demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:221  br label %._crit_edge788

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
