
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/ip_repo/rgb10torgb8_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_ov5640/IP/system_AXI_BayerToRGB_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ivr/Downloads/vivado-library-master/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 576.250 ; gain = 86.000
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_AXI_BayerToRGB_0_0/design_1_AXI_BayerToRGB_0_0.dcp' for cell 'design_1_i/AXI_BayerToRGB_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.dcp' for cell 'design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/design_1_mipi_csi2_rx_subsyst_0_1.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/design_1_rgb2dvi_0_0.dcp' for cell 'design_1_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_11cc_r_sync_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_11cc_rx_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_3/bd_11cc_vfb_0_0.dcp' for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/vfb_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 995.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance design_1_i/clk_wiz_1/inst/clkin1_ibufg. Found overlapping instances within the shape: design_1_i/clk_wiz_0/inst/clkin1_ibufg and design_1_i/clk_wiz_1/inst/clkin1_ibufg.
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1727.168 ; gain = 587.953
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_11cc_r_sync_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_11cc_r_sync_0_board.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_11cc_r_sync_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_0/bd_11cc_r_sync_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/r_sync/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_11cc_rx_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_1/bd_11cc_rx_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc:204]
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
WARNING: [Constraints 18-619] A clock with name 'CLK' already exists, overwriting the previous clock with the same name. [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port CLK can not be placed on PACKAGE_PIN K17 because the PACKAGE_PIN is occupied by port CLK [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HSYNC'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VSYNC'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RST'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_hs_clock_clk_p'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:95]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports dphy_hs_clock_clk_p]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:95]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dphy_clk_lp_n'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_clk_lp_p'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_lp_n[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_lp_p[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_lp_n[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_lp_p[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_hs_clock_clk_n'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_hs_clock_clk_p'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_hs_n[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_hs_p[0]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_hs_n[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dphy_data_hs_p[1]'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_clk'. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/constrs_1/imports/new/port.xdc]
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_clocks.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/bd_0/ip/ip_2/bd_11cc_phy_0_clocks.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/design_1_mipi_csi2_rx_subsyst_0_1_impl.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_1/design_1_mipi_csi2_rx_subsyst_0_1_impl.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_clocks.xdc] for cell 'design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_04'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_04'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_array_single_05'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_array_single_05' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_array_single_05 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_array_single_05'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_02'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_02' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_02 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_02'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_03'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_03'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_01'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_01' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_01 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_array_single_01'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_01'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/xpm_arst_03'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_04'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_04'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_05'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_arst_05'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
WARNING: [XPM_CDC_HANDSHAKE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl:19]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_single_frst_p2c'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_single_frst_p2c'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.xpm_single_fifo_rst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.xpm_single_fifo_rst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.xpm_single_fifo_rst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.xpm_single_fifo_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/ecc_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_pulse_02/xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_pulse_02/xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_pulse_02/xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/xpm_pulse_02/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[0].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[0].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[0].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[0].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[1].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[1].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[1].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[1].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[2].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[2].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[2].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[2].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[3].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[3].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[3].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[3].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[4].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[4].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[4].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[4].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[5].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[5].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[5].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[5].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[6].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[6].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[6].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[6].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[7].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[7].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[7].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[7].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[8].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[8].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[8].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[8].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[9].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[9].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[9].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[9].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[10].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[10].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[10].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[10].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[11].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[11].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[11].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[11].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[12].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[12].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[12].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[12].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[13].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[13].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[13].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[13].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[14].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[14].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[14].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[14].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[15].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[15].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[15].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[15].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[16].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[16].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[16].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[16].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[17].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[17].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[17].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[17].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[18].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[18].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[18].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[18].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[19].xpm_single_dl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[19].xpm_single_dl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[19].xpm_single_dl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_DL_ASYNC[19].xpm_single_dl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[0].xpm_single_cl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[0].xpm_single_cl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[0].xpm_single_cl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[0].xpm_single_cl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[1].xpm_single_cl_sb'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[1].xpm_single_cl_sb' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[1].xpm_single_cl_sb 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/PPI_CL_ASYNC[1].xpm_single_cl_sb'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[0].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[1].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[2].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[3].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[4].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[5].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[6].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[7].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[8].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst' of design 'design_1' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[9].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[10].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[11].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[12].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[13].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[14].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[15].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[16].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[17].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[18].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[19].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[20].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[21].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[22].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[23].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[24].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[25].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[26].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[27].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[28].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[29].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[30].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[31].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[32].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[33].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[34].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[35].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'XPM_CDC_SINGLE: TCL 1000' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[36].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[37].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[38].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[39].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[40].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[41].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[42].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[43].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.isr_cdc/HSC2R_CDC[44].hsc2r_bus_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_01'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_01'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_17'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_18'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_18'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_19'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_19'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_20'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_20'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/img_info_cdc/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_08'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_08'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_07'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_07'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[0].xpm_pulse_01/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[0].xpm_pulse_01/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[1].xpm_pulse_01/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[1].xpm_pulse_01/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[2].xpm_pulse_01/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[2].xpm_pulse_01/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[3].xpm_pulse_01/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/LP_CNT_C2R[3].xpm_pulse_01/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_single_frst_c2p'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/xpm_single_frst_c2p'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_05'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_05'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_02'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/xpm_single_02'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/AXI_LITE.reg_inf/gen_spkt_fifo/generic_pkt'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/gen_pkt_fifo/pkt_fifo'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_2.ppi_fifo1/CSI_OPT3_OFF.ppi_fifo'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/RX_1500M.line_buffer/line_buf'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1727.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 64 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

139 Infos, 205 Warnings, 34 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1727.449 ; gain = 1151.199
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.449 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ec8bb51a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.449 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "3a651f28139fd9a0".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1934.660 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 2344e57c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.660 ; gain = 38.547

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 50 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 26db9eda7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1934.660 ; gain = 38.547
INFO: [Opt 31-389] Phase Retarget created 322 cells and removed 988 cells
INFO: [Opt 31-1021] In phase Retarget, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 25abc8648

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1934.660 ; gain = 38.547
INFO: [Opt 31-389] Phase Constant propagation created 232 cells and removed 1297 cells
INFO: [Opt 31-1021] In phase Constant propagation, 470 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 271e158e3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1934.660 ; gain = 38.547
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3588 cells
INFO: [Opt 31-1021] In phase Sweep, 1355 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 243d285ea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1934.660 ; gain = 38.547
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 243d285ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1934.660 ; gain = 38.547
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 243d285ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1934.660 ; gain = 38.547
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 144 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             322  |             988  |                                            193  |
|  Constant propagation         |             232  |            1297  |                                            470  |
|  Sweep                        |               0  |            3588  |                                           1355  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            144  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1934.660 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 262752eb9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1934.660 ; gain = 38.547

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.389 | TNS=-12031.141 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 84 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 143 newly gated: 0 Total Ports: 168
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1976baa4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.972 . Memory (MB): peak = 2453.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1976baa4a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2453.055 ; gain = 518.395

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 13ad3cf13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2453.055 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 13ad3cf13

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2453.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2453.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13ad3cf13

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2453.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 205 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 2453.055 ; gain = 725.605
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2453.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.125 . Memory (MB): peak = 2453.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2453.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ivr/Documents/GitHub/Zybo_mipi/zybo_vdma/zybo_vdma.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2453.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e3f576fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2453.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2453.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-602] IO port 'CLK' is driving multiple buffers. This will lead to unplaceable/unroutable situation.
The buffers connected are:
    design_1_i/clk_wiz_1/inst/clkin1_ibufg {IBUF}
    design_1_i/clk_wiz_0/inst/clkin1_ibufg {IBUF}

ERROR: [Place 30-475] IO terminal CLK with IOStandard LVCMOS18 is not placeable anywhere in the device.
Please check whether the IOSTANDARD is compatible with the target device.
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1 GClock  has only 0 sites available on device, but needs 1 sites.
	Term: CLK


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1 GClock  has only 0 sites available on device, but needs 1 sites.
	Term: CLK


ERROR: [Place 30-475] IO terminal CLK with IOStandard LVCMOS18 is not placeable anywhere in the device.
Please check whether the IOSTANDARD is compatible with the target device.
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: CLK


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: CLK


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.
0. CLK

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    25 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     1 | LVCMOS33(1)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |    24 | LVCMOS33(4)  HSUL_12(6)  LVDS_25(6)  TMDS_33(8)                        |                                          |  +0.60 |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   125 |    25 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | reset_rtl            | LVCMOS33        | IOB_X1Y86            | Y16                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | hdmi_tx_clk_p        | TMDS_33         | IOB_X1Y124           | H16                  |                      |
|        | hdmi_tx_clk_n        | TMDS_33         | IOB_X1Y123           | H17                  |                      |
|        | hdmi_tx_data_p[0]    | TMDS_33         | IOB_X1Y142           | D19                  |                      |
|        | hdmi_tx_data_n[0]    | TMDS_33         | IOB_X1Y141           | D20                  |                      |
|        | hdmi_tx_data_p[1]    | TMDS_33         | IOB_X1Y148           | C20                  |                      |
|        | hdmi_tx_data_n[1]    | TMDS_33         | IOB_X1Y147           | B20                  |                      |
|        | hdmi_tx_data_p[2]    | TMDS_33         | IOB_X1Y146           | B19                  |                      |
|        | hdmi_tx_data_n[2]    | TMDS_33         | IOB_X1Y145           | A20                  |                      |
|        | pi_phy_if_0_clk_hs_p | LVDS_25         | IOB_X1Y122           | J18                  |                      |
|        | pi_phy_if_0_clk_hs_n | LVDS_25         | IOB_X1Y121           | H18                  |                      |
|        | hy_if_0_data_hs_p[0] | LVDS_25         | IOB_X1Y136           | M19                  |                      |
|        | hy_if_0_data_hs_n[0] | LVDS_25         | IOB_X1Y135           | M20                  |                      |
|        | hy_if_0_data_hs_p[1] | LVDS_25         | IOB_X1Y128           | L16                  |                      |
|        | hy_if_0_data_hs_n[1] | LVDS_25         | IOB_X1Y127           | L17                  |                      |
|        | IIC_0_0_scl_io       | LVCMOS33        | IOB_X1Y119           | F20                  |                      |
|        | IIC_0_0_sda_io       | LVCMOS33        | IOB_X1Y120           | F19                  |                      |
|        | cam_gpio[0]          | LVCMOS33        | IOB_X1Y113           | G20                  |                      |
|        | led[0]               | LVCMOS33        | IOB_X1Y104           | M14                  |                      |
|        | pi_phy_if_0_clk_lp_n | HSUL_12         | IOB_X1Y129           | J19                  | VRef=+0.60           |
|        | pi_phy_if_0_clk_lp_p | HSUL_12         | IOB_X1Y115           | H20                  | VRef=+0.60           |
|        | hy_if_0_data_lp_n[0] | HSUL_12         | IOB_X1Y133           | M18                  | VRef=+0.60           |
|        | hy_if_0_data_lp_n[1] | HSUL_12         | IOB_X1Y131           | L20                  | VRef=+0.60           |
|        | hy_if_0_data_lp_p[0] | HSUL_12         | IOB_X1Y132           | L19                  | VRef=+0.60           |
|        | hy_if_0_data_lp_p[1] | HSUL_12         | IOB_X1Y116           | J20                  | VRef=+0.60           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

ERROR: [Place 30-69] Instance design_1_i/clk_wiz_0/inst/clkin1_ibufg (IBUF driven by I/O terminal CLK) is unplaced after IO placer
ERROR: [Place 30-69] Instance design_1_i/clk_wiz_1/inst/clkin1_ibufg (IBUF driven by I/O terminal CLK) is unplaced after IO placer
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1171f71dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2453.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1171f71dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2453.055 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer stopped due to earlier errors. Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 120021a29

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2453.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
199 Infos, 205 Warnings, 34 Critical Warnings and 12 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 19:35:09 2020...
