module data_3to12(input [18:0] address_3, input [11:0] data_12, output reg [2:0] data_3)
	
	always @(address_3, data_12) begin
		case(address_3[1:0]) begin
			0: data_3 = data_12[2:0];
			1: data_3 = data_12[5:3];
			2: data_3 = data_12[8:6];
			3: data_3 = data_12[11:9];
		endcase
	end
	
endmodule