{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378775674828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378775674830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 22:14:34 2013 " "Processing started: Mon Sep 09 22:14:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378775674830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378775674830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloco_dados -c bloco_dados " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloco_dados -c bloco_dados" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378775674830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378775675467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378775676524 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775676524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775676524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ula_descrita " "Found design unit 1: ULA-ula_descrita" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378775676528 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775676528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775676528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378775676532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775676532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775676532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /sites/dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg8b " "Found design unit 1: registrador-reg8b" {  } { { "../registrador/registrador.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378775676536 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "../registrador/registrador.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/registrador/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775676536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775676536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_dados-ligacoes " "Found design unit 1: bloco_dados-ligacoes" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378775676539 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_dados " "Found entity 1: bloco_dados" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775676539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775676539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloco_dados " "Elaborating entity \"bloco_dados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1378775676665 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_B bloco_dados.vhd(106) " "VHDL Process Statement warning at bloco_dados.vhd(106): signal \"s_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1378775676667 "|bloco_dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:RegA " "Elaborating entity \"registrador\" for hierarchy \"registrador:RegA\"" {  } { { "bloco_dados.vhd" "RegA" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775676669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "bloco_dados.vhd" "ULA1" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775676675 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ULA.vhd(36) " "VHDL Process Statement warning at ULA.vhd(36): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378775676680 "|bloco_dados|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_mult ULA.vhd(36) " "VHDL Process Statement warning at ULA.vhd(36): inferring latch(es) for signal or variable \"temp_mult\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378775676680 "|bloco_dados|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULA.vhd(74) " "Inferred latch for \"saida\[0\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULA.vhd(74) " "Inferred latch for \"saida\[1\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULA.vhd(74) " "Inferred latch for \"saida\[2\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULA.vhd(74) " "Inferred latch for \"saida\[3\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULA.vhd(74) " "Inferred latch for \"saida\[4\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULA.vhd(74) " "Inferred latch for \"saida\[5\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULA.vhd(74) " "Inferred latch for \"saida\[6\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULA.vhd(74) " "Inferred latch for \"saida\[7\]\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N ULA.vhd(74) " "Inferred latch for \"N\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ULA.vhd(74) " "Inferred latch for \"Z\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[0\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[0\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[1\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[1\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676681 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[2\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[2\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[3\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[3\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[4\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[4\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[5\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[5\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[6\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[6\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[7\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[7\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[8\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[8\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[9\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[9\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[10\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[10\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[11\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[11\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[12\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[12\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[13\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[13\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[14\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[14\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_mult\[15\] ULA.vhd(36) " "Inferred latch for \"temp_mult\[15\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ULA.vhd(36) " "Inferred latch for \"temp\[0\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676682 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ULA.vhd(36) " "Inferred latch for \"temp\[1\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ULA.vhd(36) " "Inferred latch for \"temp\[2\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ULA.vhd(36) " "Inferred latch for \"temp\[3\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ULA.vhd(36) " "Inferred latch for \"temp\[4\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ULA.vhd(36) " "Inferred latch for \"temp\[5\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ULA.vhd(36) " "Inferred latch for \"temp\[6\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ULA.vhd(36) " "Inferred latch for \"temp\[7\]\" at ULA.vhd(36)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676683 "|bloco_dados|ULA:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM1 " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM1\"" {  } { { "bloco_dados.vhd" "ROM1" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775676685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../ROM/ROM.vhd" "altsyncram_component" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775676758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM1\|altsyncram:altsyncram_component\"" {  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378775676761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_mem.mif " "Parameter \"init_file\" = \"ROM_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775676761 ""}  } { { "../ROM/ROM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ROM/ROM.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378775676761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9v81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9v81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9v81 " "Found entity 1: altsyncram_9v81" {  } { { "db/altsyncram_9v81.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/altsyncram_9v81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775676920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775676920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9v81 ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_9v81:auto_generated " "Elaborating entity \"altsyncram_9v81\" for hierarchy \"ROM:ROM1\|altsyncram:altsyncram_component\|altsyncram_9v81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775676921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM1\"" {  } { { "bloco_dados.vhd" "RAM1" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775676937 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM_IN RAM.vhd(121) " "VHDL Process Statement warning at RAM.vhd(121): signal \"RAM_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1378775676961 "|bloco_dados|RAM:RAM1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_OUT RAM.vhd(114) " "VHDL Process Statement warning at RAM.vhd(114): inferring latch(es) for signal or variable \"RAM_OUT\", which holds its previous value in one or more paths through the process" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378775676962 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[0\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[0\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676963 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[1\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[1\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676963 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[2\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[2\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676963 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[3\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[3\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676963 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[4\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[4\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676966 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[5\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[5\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676966 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[6\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[6\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676966 "|bloco_dados|RAM:RAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_OUT\[7\] RAM.vhd(114) " "Inferred latch for \"RAM_OUT\[7\]\" at RAM.vhd(114)" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378775676966 "|bloco_dados|RAM:RAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "../RAM/RAM.vhd" "altsyncram_component" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775677016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM1\|altsyncram:altsyncram_component\"" {  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378775677021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775677021 ""}  } { { "../RAM/RAM.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/RAM/RAM.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378775677021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h1b1 " "Found entity 1: altsyncram_h1b1" {  } { { "db/altsyncram_h1b1.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/altsyncram_h1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775677218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775677218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h1b1 RAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_h1b1:auto_generated " "Elaborating entity \"altsyncram_h1b1\" for hierarchy \"RAM:RAM1\|altsyncram:altsyncram_component\|altsyncram_h1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1378775677219 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ULA1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ULA1\|Mult0\"" {  } { { "../ULA/ULA.vhd" "Mult0" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1378775678385 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1378775678385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ULA1\|lpm_mult:Mult0\"" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378775678500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA1\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ULA1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678501 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378775678501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_17t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_17t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_17t " "Found entity 1: mult_17t" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775678593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775678593 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 1 " "Used 1 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 1 1 " "Used 1 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 1 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "" 0 -1 1378775678695 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1 1378775678695 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2 " "DSP block output node \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|mac_out2\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 60 -1 0 } } { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 167 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "" 0 -1 1378775678695 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|mac_mult1 " "DSP block multiplier node \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|mac_mult1\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 60 -1 0 } } { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 167 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "" 0 -1 1378775678695 ""}  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 60 -1 0 } } { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 167 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "" 0 -1 1378775678695 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "" 0 -1 1378775678695 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 0 " "Used 0 DSP blocks after DSP block balancing" {  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "" 0 -1 1378775678695 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "" 0 -1 1378775678695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378775678846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 8 " "Parameter \"dataa_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 8 " "Parameter \"datab_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775678847 ""}  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378775678847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_jah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_jah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_jah1 " "Found entity 1: mac_mult_jah1" {  } { { "db/mac_mult_jah1.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mac_mult_jah1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775678937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775678937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dho " "Found entity 1: mult_dho" {  } { { "db/mult_dho.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_dho.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775679036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775679036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1378775679087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"ULA:ULA1\|lpm_mult:Mult0\|mult_17t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 16 " "Parameter \"dataa_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 16 " "Parameter \"output_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1378775679088 ""}  } { { "db/mult_17t.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mult_17t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1378775679088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_ov82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_ov82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_ov82 " "Found entity 1: mac_out_ov82" {  } { { "db/mac_out_ov82.tdf" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/db/mac_out_ov82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378775679212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378775679212 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "116 " "Ignored 116 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "6 " "Ignored 6 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1 1378775679579 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "110 " "Ignored 110 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1378775679579 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1378775679579 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ULA:ULA1\|saida\[7\] ULA:ULA1\|N " "Duplicate LATCH primitive \"ULA:ULA1\|saida\[7\]\" merged with LATCH primitive \"ULA:ULA1\|N\"" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 74 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1378775679597 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1378775679597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[0\] " "Latch ULA:ULA1\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679598 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[1\] " "Latch ULA:ULA1\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679598 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[2\] " "Latch ULA:ULA1\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679599 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[3\] " "Latch ULA:ULA1\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679599 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[4\] " "Latch ULA:ULA1\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679599 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[5\] " "Latch ULA:ULA1\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679599 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[6\] " "Latch ULA:ULA1\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679599 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA1\|temp\[7\] " "Latch ULA:ULA1\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ULA_ctrl\[2\] " "Ports D and ENA on the latch are fed by the same signal ULA_ctrl\[2\]" {  } { { "bloco_dados.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Bloco_dados/bloco_dados.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1378775679600 ""}  } { { "../ULA/ULA.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/ULA/ULA.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1378775679600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1378775680416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1378775685355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1378775685355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1378775685534 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1378775685534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1378775685534 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1378775685534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1378775685534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378775686684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 22:14:46 2013 " "Processing ended: Mon Sep 09 22:14:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378775686684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378775686684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378775686684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378775686684 ""}
