
---------- Begin Simulation Statistics ----------
final_tick                                12514935000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744744                       # Number of bytes of host memory used
host_op_rate                                   229510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.61                       # Real time elapsed on the host
host_tick_rate                              182403172                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      15747029                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012515                       # Number of seconds simulated
sim_ticks                                 12514935000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2095677                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               9265                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            168184                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2630489                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1033541                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2095677                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1062136                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2630489                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  212552                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        88374                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   9885004                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9147385                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            168273                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1224107                       # Number of branches committed
system.cpu.commit.bw_lim_events                449747                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         6562922                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               15747029                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11513181                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.367739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.038340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5971525     51.87%     51.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1880704     16.34%     68.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1290934     11.21%     79.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       994618      8.64%     88.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       271423      2.36%     90.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       354032      3.08%     93.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       254611      2.21%     95.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45587      0.40%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       449747      3.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11513181                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     292526                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               178106                       # Number of function calls committed.
system.cpu.commit.int_insts                  15713886                       # Number of committed integer instructions.
system.cpu.commit.loads                       2665236                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        17918      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11426651     72.56%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              48      0.00%     72.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            25549      0.16%     72.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           6541      0.04%     72.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.01%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             286      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             236      0.00%     72.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2404      0.02%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6489      0.04%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         2163      0.01%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2657469     16.88%     89.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1326877      8.43%     98.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         7767      0.05%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       265391      1.69%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          15747029                       # Class of committed instruction
system.cpu.commit.refs                        4257504                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      15747029                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.251493                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.251493                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2279643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2279643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84040.140317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84040.140317                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87073.882994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87073.882994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2242299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2242299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3138395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3138395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        37344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27071                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27071                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    894510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    894510000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10273                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10273                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1592278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1592278                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 114424.594533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114424.594533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112430.444199                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112430.444199                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1556571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1556571                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4085758997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4085758997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        35707                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35707                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4013541997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4013541997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022419                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35698                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.345455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        16944                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          334                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3871921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3871921                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 98891.924779                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 98891.924779                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106764.090340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106764.090340                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3798870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3798870                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   7224153997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7224153997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018867                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018867                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        73051                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73051                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        27080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4908051997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4908051997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011873                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011873                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        45971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3871921                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3871921                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 98891.924779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 98891.924779                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106764.090340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106764.090340                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3798870                       # number of overall hits
system.cpu.dcache.overall_hits::total         3798870                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   7224153997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7224153997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018867                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018867                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        73051                       # number of overall misses
system.cpu.dcache.overall_misses::total         73051                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        27080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4908051997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4908051997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45971                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  44947                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          979                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             83.636227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7789813                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.760465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             45971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7789813                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1015.760465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3844841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        35647                       # number of writebacks
system.cpu.dcache.writebacks::total             35647                       # number of writebacks
system.cpu.decode.BlockedCycles               7120010                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               24820416                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1578996                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2759406                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 168439                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                827171                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3214337                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         34227                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1675258                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1384                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2630489                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1746480                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10380637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 46119                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15499596                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           971                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  336878                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.210188                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1903854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1246093                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.238488                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           12454022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.097678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.194718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8120473     65.20%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237895      1.91%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   249706      2.01%     69.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   448903      3.60%     72.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   242733      1.95%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   484202      3.89%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   220680      1.77%     80.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   270948      2.18%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2178482     17.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12454022                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    460820                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   240319                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1746480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1746480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73312.737326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73312.737326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73826.959106                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73826.959106                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1743324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1743324                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    231374999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    231374999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         3156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3156                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    194976999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194976999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001512                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2641                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1746480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1746480                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73312.737326                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73312.737326                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73826.959106                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73826.959106                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1743324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1743324                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    231374999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    231374999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001807                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         3156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3156                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          515                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    194976999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194976999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001512                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1746480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1746480                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73312.737326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73312.737326                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73826.959106                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73826.959106                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1743324                       # number of overall hits
system.cpu.icache.overall_hits::total         1743324                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    231374999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    231374999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001807                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         3156                       # number of overall misses
system.cpu.icache.overall_misses::total          3156                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          515                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    194976999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194976999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001512                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2641                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2385                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            661.099962                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3495601                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.684268                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2641                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3495601                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.684268                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1745965                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2385                       # number of writebacks
system.cpu.icache.writebacks::total              2385                       # number of writebacks
system.cpu.idleCycles                           60914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               244288                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1542269                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.557063                       # Inst execution rate
system.cpu.iew.exec_refs                      4890529                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1675237                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1039990                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3595056                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1472                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3173                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1827277                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22309907                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3215292                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            404594                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19486538                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3060                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1808447                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 168439                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1813495                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           286                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           901174                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          909                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       929801                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       235009                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            201                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       182601                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          61687                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24971282                       # num instructions consuming a value
system.cpu.iew.wb_count                      19243807                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.571637                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14274517                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.537667                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19369216                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32156908                       # number of integer regfile reads
system.cpu.int_regfile_writes                15894996                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.799045                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.799045                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             45094      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14654398     73.67%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  228      0.00%     73.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28499      0.14%     74.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               88255      0.44%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1242      0.01%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   22      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  540      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  337      0.00%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2801      0.01%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           72962      0.37%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          14444      0.07%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3192051     16.05%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1442504      7.25%     98.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           82305      0.41%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         265421      1.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19891134                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  528818                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1057350                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       495261                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1009516                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      265382                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013342                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  190730     71.87%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     7      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     40      0.02%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68478     25.80%     97.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5727      2.16%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               378      0.14%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19582604                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51519569                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18748546                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          27863387                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22307187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19891134                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2720                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6562813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             75249                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1989                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     10999447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12454022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.597165                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.060564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6157493     49.44%     49.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1465134     11.76%     61.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1179996      9.47%     70.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1336261     10.73%     81.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              906694      7.28%     88.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              579697      4.65%     93.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              433817      3.48%     96.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              230378      1.85%     98.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              164552      1.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12454022                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.589392                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1746659                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           379                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             80913                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            95618                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3595056                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1827277                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8294252                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                         12514936                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     12514935000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2940540                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21424635                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               22                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 729756                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1940275                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 780672                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  9741                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              65483881                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               23985213                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            30878506                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3205751                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                2682207                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 168439                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4186278                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  9453768                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            721490                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         40023489                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12739                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                904                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   3778741                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            868                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     33373385                       # The number of ROB reads
system.cpu.rob.rob_writes                    45574915                       # The number of ROB writes
system.cpu.timesIdled                            1094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           93                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            93                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66618.268750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66618.268750                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21317846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21317846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            320                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 109784.982935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109784.982935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89905.608755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89905.608755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    160835000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160835000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.555135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.555135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1465                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131442000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131442000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.553998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.553998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1462                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1462                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         35699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110234.120141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110234.120141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90237.610607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90237.610607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   324                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3899532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3899532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.990924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           35375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35375                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3191975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3191975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        35373                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35373                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        10272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109913.849959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109913.849959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89996.559317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89996.559317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    799953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    799953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.708528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.708528                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         7278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    653915000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    653915000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.707360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.707360                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7266                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2365                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2365                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2365                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        35647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35647                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        35647                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35647                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            45971                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48610                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 109784.982935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110179.471549                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110166.372002                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89905.608755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90196.533690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90186.889186                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3318                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4492                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    160835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4699485000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4860320000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.555135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.927824                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907591                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1465                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42653                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44118                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    131442000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3845890000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3977332000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.553998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.927520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44101                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            2639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           45971                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48610                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 109784.982935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110179.471549                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110166.372002                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89905.608755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90196.533690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66618.268750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90017.105558                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1174                       # number of overall hits
system.l2.overall_hits::.cpu.data                3318                       # number of overall hits
system.l2.overall_hits::total                    4492                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    160835000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4699485000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4860320000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.555135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.927824                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907591                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1465                       # number of overall misses
system.l2.overall_misses::.cpu.data             42653                       # number of overall misses
system.l2.overall_misses::total                 44118                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    131442000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3845890000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21317846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3998649846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.553998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.927520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44421                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              423                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 426                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          40765                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4054                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.142618                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   812141                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      69.449326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.982523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3819.517242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.796942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.932499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.003857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981627                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     44861                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    812141                       # Number of tag accesses
system.l2.tags.tagsinuse                  4020.746033                       # Cycle average of tags in use
system.l2.tags.total_refs                       96120                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        66                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               32086                       # number of writebacks
system.l2.writebacks::total                     32086                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     163384.62                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                38879.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     32086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     20129.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       227.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    227.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       163.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      7476507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7476507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           7476507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218051152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      1636445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             227164104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164084272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7476507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218051152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      1636445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            391248376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164084272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164084272                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         9279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.470633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.727923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   418.387987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2377     25.62%     25.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1417     15.27%     40.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          597      6.43%     47.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          523      5.64%     52.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          225      2.42%     55.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          387      4.17%     59.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          267      2.88%     62.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          289      3.11%     65.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3197     34.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9279                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2842432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2842944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2051968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2053504                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        93568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         93568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          93568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2728896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2842944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2053504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2053504                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1462                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38535.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38907.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35761.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        93568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2728384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7476507.069353536703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218010241.363618761301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1636444.775781895733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56338250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1658967000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11443744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        32086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   9066095.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2051968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 163961538.753497332335                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 290894746500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1993                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              120044                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30159                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1993                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               44421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        32086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32086                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    87.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2152                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.002610247750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.280983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.453319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.966757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1963     98.49%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      1.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   41555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     44421                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44421                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       44421                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.14                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    37815                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  222065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   12500067000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1726748994                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    894005244                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081623                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.451909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1912     95.94%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               74      3.71%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    32086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32086                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      32086                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                91.57                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   29381                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            626503530                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 31501680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1274997660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            379.244320                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     28644250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     165880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7517711250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    761802000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1245147500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2795750000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             24408960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 16743540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       292541280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               154845180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         392140320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1848879600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4746218010                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          10925126750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               82815300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            551044080                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 34750380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1900526490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            427.780409                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     58719000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     232440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5495403750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1540994250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1019444248                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4167933752                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             38677920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 18470265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       591750240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               162263640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         549488160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1421430900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             5353644015                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          11197047752                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               84548340                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       129020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       129020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4896448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4896448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4896448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           212952990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          234634508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44421                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44421    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44421                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        40179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               9048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32086                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8092                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35373                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35373                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       136889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                144554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       321536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5223552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5545088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12514935000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          172008000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7924998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137913000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2053632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            89849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  89134     99.20%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    715      0.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              89849                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47332                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          681                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        95944                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            681                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           41239                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             12913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2385                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17979                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              472                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2641                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10272                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
