#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e822c99e20 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v000001e822d0ff30_0 .var "clk", 0 0;
v000001e822d0f7b0_0 .var "reset", 0 0;
v000001e822d0f3f0_0 .net "writedata", 31 0, L_000001e822d6b7f0;  1 drivers
S_000001e822c1afe0 .scope module, "dut" "mips" 2 8, 3 3 0, S_000001e822c99e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v000001e822d0d200_0 .net "aluen", 0 0, L_000001e822d6ba70;  1 drivers
v000001e822d0df20_0 .net "alufunc", 3 0, L_000001e822d6bf70;  1 drivers
v000001e822d0d2a0_0 .net "aluout", 31 0, v000001e822d02740_0;  1 drivers
v000001e822d0e600_0 .net "alusel1", 0 0, L_000001e822d6b610;  1 drivers
v000001e822d0d480_0 .net "alusel2", 0 0, L_000001e822d6be30;  1 drivers
v000001e822d0e9c0_0 .net "branch", 0 0, L_000001e822d6bb10;  1 drivers
v000001e822d0dfc0_0 .net "clk", 0 0, v000001e822d0ff30_0;  1 drivers
v000001e822d0ef60_0 .net "irout", 31 0, v000001e822d09e90_0;  1 drivers
v000001e822d0de80_0 .net "ldA", 0 0, L_000001e822d6b1b0;  1 drivers
v000001e822d0e7e0_0 .net "ldB", 0 0, L_000001e822d6b9d0;  1 drivers
v000001e822d0d7a0_0 .net "ldaluout", 0 0, L_000001e822d6c510;  1 drivers
v000001e822d0e2e0_0 .net "ldimm", 0 0, L_000001e822d6c5b0;  1 drivers
v000001e822d0dc00_0 .net "ldir", 0 0, L_000001e822d6c3d0;  1 drivers
v000001e822d0e880_0 .net "ldlmd", 0 0, L_000001e822d6cd30;  1 drivers
v000001e822d0eb00_0 .net "ldnpc", 0 0, L_000001e822d6b930;  1 drivers
v000001e822d0eba0_0 .net "ldpc", 0 0, L_000001e822d6b6b0;  1 drivers
v000001e822d0ee20_0 .net "opcond", 1 0, L_000001e822d6c650;  1 drivers
v000001e822d0eec0_0 .net "readdmem", 0 0, L_000001e822d6c0b0;  1 drivers
v000001e822d0d8e0_0 .net "readim", 0 0, L_000001e822d6b890;  1 drivers
v000001e822d0d980_0 .net "regwrite", 0 0, L_000001e822d6bed0;  1 drivers
v000001e822d0db60_0 .net "reset", 0 0, v000001e822d0f7b0_0;  1 drivers
v000001e822d0dca0_0 .net "seldest", 0 0, L_000001e822d6cc90;  1 drivers
v000001e822d0dd40_0 .net "selwb", 0 0, L_000001e822d6b570;  1 drivers
v000001e822d0f350_0 .net "writedata", 31 0, L_000001e822d6b7f0;  alias, 1 drivers
v000001e822d0f850_0 .net "writedmem", 0 0, L_000001e822d6c010;  1 drivers
S_000001e822c1b170 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_000001e822c1afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_000001e822c1b300 .param/l "EX" 0 4 14, C4<010>;
P_000001e822c1b338 .param/l "HLT" 0 4 14, C4<101>;
P_000001e822c1b370 .param/l "ID" 0 4 14, C4<001>;
P_000001e822c1b3a8 .param/l "IF" 0 4 14, C4<000>;
P_000001e822c1b3e0 .param/l "MEM" 0 4 14, C4<011>;
P_000001e822c1b418 .param/l "WB" 0 4 14, C4<100>;
v000001e822c83aa0_0 .net *"_ivl_22", 23 0, v000001e822d03aa0_0;  1 drivers
v000001e822c84860_0 .net "aluen", 0 0, L_000001e822d6ba70;  alias, 1 drivers
v000001e822c84900_0 .net "alufunc", 3 0, L_000001e822d6bf70;  alias, 1 drivers
v000001e822c778e0_0 .net "alusel1", 0 0, L_000001e822d6b610;  alias, 1 drivers
v000001e822c781a0_0 .net "alusel2", 0 0, L_000001e822d6be30;  alias, 1 drivers
v000001e822c77f20_0 .net "branch", 0 0, L_000001e822d6bb10;  alias, 1 drivers
v000001e822d02100_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d03aa0_0 .var "control_signals", 23 0;
v000001e822d03140_0 .net "irout", 31 0, v000001e822d09e90_0;  alias, 1 drivers
v000001e822d031e0_0 .net "ldA", 0 0, L_000001e822d6b1b0;  alias, 1 drivers
v000001e822d03b40_0 .net "ldB", 0 0, L_000001e822d6b9d0;  alias, 1 drivers
v000001e822d03d20_0 .net "ldaluout", 0 0, L_000001e822d6c510;  alias, 1 drivers
v000001e822d02ce0_0 .net "ldimm", 0 0, L_000001e822d6c5b0;  alias, 1 drivers
v000001e822d03960_0 .net "ldir", 0 0, L_000001e822d6c3d0;  alias, 1 drivers
v000001e822d02240_0 .net "ldlmd", 0 0, L_000001e822d6cd30;  alias, 1 drivers
v000001e822d03820_0 .net "ldnpc", 0 0, L_000001e822d6b930;  alias, 1 drivers
v000001e822d03460_0 .net "ldpc", 0 0, L_000001e822d6b6b0;  alias, 1 drivers
v000001e822d03500_0 .net "opcond", 1 0, L_000001e822d6c650;  alias, 1 drivers
v000001e822d03320_0 .net "readdmem", 0 0, L_000001e822d6c0b0;  alias, 1 drivers
v000001e822d02d80_0 .net "readim", 0 0, L_000001e822d6b890;  alias, 1 drivers
v000001e822d030a0_0 .net "regwrite", 0 0, L_000001e822d6bed0;  alias, 1 drivers
v000001e822d035a0_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
v000001e822d033c0_0 .net "seldest", 0 0, L_000001e822d6cc90;  alias, 1 drivers
v000001e822d024c0_0 .net "selwb", 0 0, L_000001e822d6b570;  alias, 1 drivers
v000001e822d03be0_0 .var "state", 2 0;
v000001e822d02a60_0 .net "writedmem", 0 0, L_000001e822d6c010;  alias, 1 drivers
E_000001e822c9a8d0/0 .event negedge, v000001e822d035a0_0;
E_000001e822c9a8d0/1 .event posedge, v000001e822d02100_0;
E_000001e822c9a8d0 .event/or E_000001e822c9a8d0/0, E_000001e822c9a8d0/1;
L_000001e822d6b890 .part v000001e822d03aa0_0, 23, 1;
L_000001e822d6c3d0 .part v000001e822d03aa0_0, 22, 1;
L_000001e822d6b930 .part v000001e822d03aa0_0, 21, 1;
L_000001e822d6b1b0 .part v000001e822d03aa0_0, 20, 1;
L_000001e822d6b9d0 .part v000001e822d03aa0_0, 19, 1;
L_000001e822d6c5b0 .part v000001e822d03aa0_0, 18, 1;
L_000001e822d6c650 .part v000001e822d03aa0_0, 16, 2;
L_000001e822d6b610 .part v000001e822d03aa0_0, 15, 1;
L_000001e822d6be30 .part v000001e822d03aa0_0, 14, 1;
L_000001e822d6ba70 .part v000001e822d03aa0_0, 13, 1;
L_000001e822d6c510 .part v000001e822d03aa0_0, 12, 1;
L_000001e822d6bf70 .part v000001e822d03aa0_0, 8, 4;
L_000001e822d6cc90 .part v000001e822d03aa0_0, 7, 1;
L_000001e822d6bed0 .part v000001e822d03aa0_0, 6, 1;
L_000001e822d6c010 .part v000001e822d03aa0_0, 5, 1;
L_000001e822d6c0b0 .part v000001e822d03aa0_0, 4, 1;
L_000001e822d6cd30 .part v000001e822d03aa0_0, 3, 1;
L_000001e822d6b570 .part v000001e822d03aa0_0, 2, 1;
L_000001e822d6bb10 .part v000001e822d03aa0_0, 1, 1;
L_000001e822d6b6b0 .part v000001e822d03aa0_0, 0, 1;
S_000001e822bbd4a0 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_000001e822c1afe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v000001e822d0b790_0 .net "Ain", 31 0, L_000001e822c8bed0;  1 drivers
v000001e822d0ce10_0 .net "Aout", 31 0, v000001e822d03dc0_0;  1 drivers
v000001e822d0bdd0_0 .net "Bin", 31 0, L_000001e822c8c020;  1 drivers
v000001e822d0b510_0 .net "Bout", 31 0, v000001e822d02e20_0;  1 drivers
L_000001e822d11170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e822d0c4b0_0 .net/2u *"_ivl_10", 1 0, L_000001e822d11170;  1 drivers
L_000001e822d111b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e822d0c910_0 .net/2u *"_ivl_14", 26 0, L_000001e822d111b8;  1 drivers
v000001e822d0bf10_0 .net *"_ivl_17", 4 0, L_000001e822d10110;  1 drivers
L_000001e822d11200 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e822d0c9b0_0 .net/2u *"_ivl_20", 26 0, L_000001e822d11200;  1 drivers
v000001e822d0b970_0 .net *"_ivl_23", 4 0, L_000001e822d0f530;  1 drivers
v000001e822d0cf50_0 .net *"_ivl_5", 0 0, L_000001e822d0f8f0;  1 drivers
v000001e822d0c190_0 .net *"_ivl_6", 3 0, L_000001e822d0fad0;  1 drivers
v000001e822d0b830_0 .net *"_ivl_9", 25 0, L_000001e822d10930;  1 drivers
v000001e822d0c550_0 .net "aluen", 0 0, L_000001e822d6ba70;  alias, 1 drivers
v000001e822d0b8d0_0 .net "alufunc", 3 0, L_000001e822d6bf70;  alias, 1 drivers
v000001e822d0be70_0 .net "aluin1", 31 0, L_000001e822d10a70;  1 drivers
v000001e822d0bbf0_0 .net "aluin2", 31 0, L_000001e822d10bb0;  1 drivers
v000001e822d0b0b0_0 .net "aluout", 31 0, v000001e822d02740_0;  alias, 1 drivers
v000001e822d0ca50_0 .net "alusel1", 0 0, L_000001e822d6b610;  alias, 1 drivers
v000001e822d0b150_0 .net "alusel2", 0 0, L_000001e822d6be30;  alias, 1 drivers
v000001e822d0bc90_0 .net "branch", 0 0, L_000001e822d6bb10;  alias, 1 drivers
v000001e822d0bd30_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d0bfb0_0 .net "destadd", 31 0, L_000001e822d10250;  1 drivers
v000001e822d0c230_0 .net "dmemout", 31 0, L_000001e822d10e30;  1 drivers
v000001e822d0caf0_0 .net "imm", 31 0, L_000001e822d102f0;  1 drivers
v000001e822d0c2d0_0 .net "immout", 31 0, v000001e822d086d0_0;  1 drivers
v000001e822d0cb90_0 .net "instr", 31 0, L_000001e822d0f490;  1 drivers
v000001e822d0d160_0 .net "irout", 31 0, v000001e822d09e90_0;  alias, 1 drivers
v000001e822d0d660_0 .net "ldA", 0 0, L_000001e822d6b1b0;  alias, 1 drivers
v000001e822d0e560_0 .net "ldB", 0 0, L_000001e822d6b9d0;  alias, 1 drivers
v000001e822d0d5c0_0 .net "ldaluout", 0 0, L_000001e822d6c510;  alias, 1 drivers
v000001e822d0e380_0 .net "ldimm", 0 0, L_000001e822d6c5b0;  alias, 1 drivers
v000001e822d0dde0_0 .net "ldir", 0 0, L_000001e822d6c3d0;  alias, 1 drivers
v000001e822d0e100_0 .net "ldlmd", 0 0, L_000001e822d6cd30;  alias, 1 drivers
v000001e822d0e4c0_0 .net "ldnpc", 0 0, L_000001e822d6b930;  alias, 1 drivers
v000001e822d0e420_0 .net "ldpc", 0 0, L_000001e822d6b6b0;  alias, 1 drivers
v000001e822d0d520_0 .net "lmdout", 31 0, v000001e822d09350_0;  1 drivers
v000001e822d0da20_0 .net "memmuxout", 31 0, L_000001e822d0f0d0;  1 drivers
v000001e822d0d3e0_0 .net "npcout", 31 0, v000001e822d09850_0;  1 drivers
v000001e822d0e6a0_0 .net "opcond", 1 0, L_000001e822d6c650;  alias, 1 drivers
v000001e822d0ece0_0 .net "pcbranch", 31 0, L_000001e822d0f5d0;  1 drivers
v000001e822d0d700_0 .net "pcnext", 31 0, L_000001e822d10f70;  1 drivers
v000001e822d0ea60_0 .net "pcout", 31 0, v000001e822d09b70_0;  1 drivers
v000001e822d0e1a0_0 .net "pcplus4", 31 0, L_000001e822d0fcb0;  1 drivers
v000001e822d0e920_0 .net "readdmem", 0 0, L_000001e822d6c0b0;  alias, 1 drivers
v000001e822d0ec40_0 .net "readim", 0 0, L_000001e822d6b890;  alias, 1 drivers
v000001e822d0dac0_0 .net "regwrite", 0 0, L_000001e822d6bed0;  alias, 1 drivers
v000001e822d0d0c0_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
v000001e822d0d340_0 .net "result", 31 0, L_000001e822c8b840;  1 drivers
v000001e822d0d840_0 .net "seldest", 0 0, L_000001e822d6cc90;  alias, 1 drivers
v000001e822d0ed80_0 .net "selmem", 0 0, L_000001e822c8c250;  1 drivers
v000001e822d0e240_0 .net "selwb", 0 0, L_000001e822d6b570;  alias, 1 drivers
v000001e822d0e060_0 .net "writedata", 31 0, L_000001e822d6b7f0;  alias, 1 drivers
v000001e822d0e740_0 .net "writedmem", 0 0, L_000001e822d6c010;  alias, 1 drivers
L_000001e822d0fdf0 .part v000001e822d09b70_0, 2, 6;
L_000001e822d0f8f0 .part v000001e822d09e90_0, 25, 1;
L_000001e822d0fad0 .concat [ 1 1 1 1], L_000001e822d0f8f0, L_000001e822d0f8f0, L_000001e822d0f8f0, L_000001e822d0f8f0;
L_000001e822d10930 .part v000001e822d09e90_0, 0, 26;
L_000001e822d0fe90 .concat [ 2 26 4 0], L_000001e822d11170, L_000001e822d10930, L_000001e822d0fad0;
L_000001e822d10110 .part v000001e822d09e90_0, 11, 5;
L_000001e822d0f710 .concat [ 5 27 0 0], L_000001e822d10110, L_000001e822d111b8;
L_000001e822d0f530 .part v000001e822d09e90_0, 16, 5;
L_000001e822d0f170 .concat [ 5 27 0 0], L_000001e822d0f530, L_000001e822d11200;
L_000001e822d0fa30 .part v000001e822d09e90_0, 21, 5;
L_000001e822d101b0 .part v000001e822d09e90_0, 16, 5;
L_000001e822d109d0 .part L_000001e822d10250, 0, 5;
L_000001e822d10610 .part L_000001e822d0f490, 0, 16;
S_000001e822cbee20 .scope module, "A" "register" 5 48, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d021a0_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d03000_0 .net/s "din", 31 0, L_000001e822c8bed0;  alias, 1 drivers
v000001e822d03dc0_0 .var/s "dout", 31 0;
v000001e822d02420_0 .net "ld", 0 0, L_000001e822d6b1b0;  alias, 1 drivers
v000001e822d03640_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
E_000001e822c9a990 .event posedge, v000001e822d02100_0;
S_000001e822c059f0 .scope module, "B" "register" 5 49, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d03280_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d036e0_0 .net/s "din", 31 0, L_000001e822c8c020;  alias, 1 drivers
v000001e822d02e20_0 .var/s "dout", 31 0;
v000001e822d022e0_0 .net "ld", 0 0, L_000001e822d6b9d0;  alias, 1 drivers
v000001e822d03780_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822c05b80 .scope module, "addpc" "adder" 5 39, 7 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001e822d038c0_0 .net "a", 31 0, v000001e822d09b70_0;  alias, 1 drivers
L_000001e822d11128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e822d03a00_0 .net "b", 31 0, L_000001e822d11128;  1 drivers
v000001e822d02380_0 .net "out", 31 0, L_000001e822d0fcb0;  alias, 1 drivers
L_000001e822d0fcb0 .arith/sum 32, v000001e822d09b70_0, L_000001e822d11128;
S_000001e822c534f0 .scope module, "alu" "ALU" 5 56, 8 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_000001e822c8b840 .functor BUFZ 32, v000001e822d03c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e822d03c80_0 .var/s "ALUout", 31 0;
v000001e822d03e60_0 .net "en", 0 0, L_000001e822d6ba70;  alias, 1 drivers
v000001e822d03f00_0 .net "mode", 3 0, L_000001e822d6bf70;  alias, 1 drivers
v000001e822d02060_0 .net/s "operand1", 31 0, L_000001e822d10a70;  alias, 1 drivers
v000001e822d02ec0_0 .net/s "operand2", 31 0, L_000001e822d10bb0;  alias, 1 drivers
v000001e822d02560_0 .net/s "out", 31 0, L_000001e822c8b840;  alias, 1 drivers
E_000001e822c9ae50 .event anyedge, v000001e822c84860_0, v000001e822c84900_0, v000001e822d02060_0, v000001e822d02ec0_0;
S_000001e822c53680 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d026a0_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d02600_0 .net/s "din", 31 0, L_000001e822c8b840;  alias, 1 drivers
v000001e822d02740_0 .var/s "dout", 31 0;
v000001e822d027e0_0 .net "ld", 0 0, L_000001e822d6c510;  alias, 1 drivers
v000001e822d02880_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822c49ea0 .scope module, "bradd" "adder" 5 41, 7 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v000001e822d02920_0 .net "a", 31 0, v000001e822d09850_0;  alias, 1 drivers
v000001e822d029c0_0 .net "b", 31 0, L_000001e822d0fe90;  1 drivers
v000001e822d02b00_0 .net "out", 31 0, L_000001e822d0f5d0;  alias, 1 drivers
L_000001e822d0f5d0 .arith/sum 32, v000001e822d09850_0, L_000001e822d0fe90;
S_000001e822c4a030 .scope module, "cond" "condition" 5 53, 9 11 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_000001e822c8ba70 .functor NOT 1, L_000001e822d10430, C4<0>, C4<0>, C4<0>;
L_000001e822c8bbc0 .functor NOT 1, L_000001e822d10390, C4<0>, C4<0>, C4<0>;
L_000001e822c8bca0 .functor AND 1, L_000001e822c8ba70, L_000001e822c8bbc0, C4<1>, C4<1>;
L_000001e822c8b920 .functor AND 1, L_000001e822c8bca0, L_000001e822d0fc10, C4<1>, C4<1>;
L_000001e822c8b6f0 .functor NOT 1, L_000001e822d104d0, C4<0>, C4<0>, C4<0>;
L_000001e822c8c410 .functor AND 1, L_000001e822c8b6f0, L_000001e822d106b0, C4<1>, C4<1>;
L_000001e822c8b680 .functor AND 1, L_000001e822c8c410, L_000001e822d0fb70, C4<1>, C4<1>;
L_000001e822c8c100 .functor OR 1, L_000001e822c8b920, L_000001e822c8b680, C4<0>, C4<0>;
L_000001e822c8bd10 .functor NOT 1, L_000001e822d107f0, C4<0>, C4<0>, C4<0>;
L_000001e822c8c170 .functor AND 1, L_000001e822d10750, L_000001e822c8bd10, C4<1>, C4<1>;
L_000001e822c8b760 .functor AND 1, L_000001e822c8c170, L_000001e822d0fd50, C4<1>, C4<1>;
L_000001e822c8b990 .functor OR 1, L_000001e822c8c100, L_000001e822c8b760, C4<0>, C4<0>;
L_000001e822c8c1e0 .functor AND 1, L_000001e822d10890, L_000001e822d10b10, C4<1>, C4<1>;
L_000001e822d11320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e822c8bd80 .functor AND 1, L_000001e822c8c1e0, L_000001e822d11320, C4<1>, C4<1>;
L_000001e822c8c250 .functor OR 1, L_000001e822c8b990, L_000001e822c8bd80, C4<0>, C4<0>;
v000001e822d04bb0_0 .net *"_ivl_10", 0 0, L_000001e822c8bca0;  1 drivers
v000001e822d04750_0 .net *"_ivl_12", 0 0, L_000001e822c8b920;  1 drivers
v000001e822d05330_0 .net *"_ivl_15", 0 0, L_000001e822d104d0;  1 drivers
v000001e822d05650_0 .net *"_ivl_16", 0 0, L_000001e822c8b6f0;  1 drivers
v000001e822d04ed0_0 .net *"_ivl_19", 0 0, L_000001e822d106b0;  1 drivers
v000001e822d04390_0 .net *"_ivl_20", 0 0, L_000001e822c8c410;  1 drivers
v000001e822d05a10_0 .net *"_ivl_22", 0 0, L_000001e822c8b680;  1 drivers
v000001e822d049d0_0 .net *"_ivl_24", 0 0, L_000001e822c8c100;  1 drivers
v000001e822d04b10_0 .net *"_ivl_27", 0 0, L_000001e822d10750;  1 drivers
v000001e822d05e70_0 .net *"_ivl_29", 0 0, L_000001e822d107f0;  1 drivers
v000001e822d05f10_0 .net *"_ivl_3", 0 0, L_000001e822d10430;  1 drivers
v000001e822d04c50_0 .net *"_ivl_30", 0 0, L_000001e822c8bd10;  1 drivers
v000001e822d04250_0 .net *"_ivl_32", 0 0, L_000001e822c8c170;  1 drivers
v000001e822d04cf0_0 .net *"_ivl_34", 0 0, L_000001e822c8b760;  1 drivers
v000001e822d04d90_0 .net *"_ivl_36", 0 0, L_000001e822c8b990;  1 drivers
v000001e822d04070_0 .net *"_ivl_39", 0 0, L_000001e822d10890;  1 drivers
v000001e822d05150_0 .net *"_ivl_4", 0 0, L_000001e822c8ba70;  1 drivers
v000001e822d04930_0 .net *"_ivl_41", 0 0, L_000001e822d10b10;  1 drivers
v000001e822d047f0_0 .net *"_ivl_42", 0 0, L_000001e822c8c1e0;  1 drivers
v000001e822d04110_0 .net/2u *"_ivl_44", 0 0, L_000001e822d11320;  1 drivers
v000001e822d05bf0_0 .net *"_ivl_46", 0 0, L_000001e822c8bd80;  1 drivers
v000001e822d04890_0 .net *"_ivl_7", 0 0, L_000001e822d10390;  1 drivers
v000001e822d04e30_0 .net *"_ivl_8", 0 0, L_000001e822c8bbc0;  1 drivers
v000001e822d04610_0 .net "a", 31 0, v000001e822d03dc0_0;  alias, 1 drivers
v000001e822d05790_0 .net "eq", 0 0, L_000001e822d0fd50;  1 drivers
v000001e822d05b50_0 .net "gt", 0 0, L_000001e822d0fc10;  1 drivers
v000001e822d05ab0_0 .net "lt", 0 0, L_000001e822d0fb70;  1 drivers
v000001e822d044d0_0 .net "opcond", 1 0, L_000001e822d6c650;  alias, 1 drivers
v000001e822d04430_0 .net "y", 0 0, L_000001e822c8c250;  alias, 1 drivers
L_000001e822d10430 .part L_000001e822d6c650, 1, 1;
L_000001e822d10390 .part L_000001e822d6c650, 0, 1;
L_000001e822d104d0 .part L_000001e822d6c650, 1, 1;
L_000001e822d106b0 .part L_000001e822d6c650, 0, 1;
L_000001e822d10750 .part L_000001e822d6c650, 1, 1;
L_000001e822d107f0 .part L_000001e822d6c650, 0, 1;
L_000001e822d10890 .part L_000001e822d6c650, 1, 1;
L_000001e822d10b10 .part L_000001e822d6c650, 0, 1;
S_000001e822c0be80 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_000001e822c4a030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v000001e822d02ba0_0 .net/s "data1", 31 0, v000001e822d03dc0_0;  alias, 1 drivers
L_000001e822d112d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e822d02f60_0 .net/s "data2", 31 0, L_000001e822d112d8;  1 drivers
v000001e822d02c40_0 .net "eq", 0 0, L_000001e822d0fd50;  alias, 1 drivers
v000001e822d055b0_0 .net "gt", 0 0, L_000001e822d0fc10;  alias, 1 drivers
v000001e822d05010_0 .net "lt", 0 0, L_000001e822d0fb70;  alias, 1 drivers
L_000001e822d0fb70 .cmp/gt.s 32, L_000001e822d112d8, v000001e822d03dc0_0;
L_000001e822d0fc10 .cmp/gt.s 32, v000001e822d03dc0_0, L_000001e822d112d8;
L_000001e822d0fd50 .cmp/eq 32, v000001e822d03dc0_0, L_000001e822d112d8;
S_000001e822c0c010 .scope module, "destmux" "mux" 5 45, 10 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e822c9a350 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e822d056f0_0 .net/s "a", 31 0, L_000001e822d0f710;  1 drivers
v000001e822d04570_0 .net/s "b", 31 0, L_000001e822d0f170;  1 drivers
v000001e822d05830_0 .net/s "out", 31 0, L_000001e822d10250;  alias, 1 drivers
v000001e822d05470_0 .net "s", 0 0, L_000001e822d6cc90;  alias, 1 drivers
L_000001e822d10250 .functor MUXZ 32, L_000001e822d0f710, L_000001e822d0f170, L_000001e822d6cc90, C4<>;
S_000001e822c0e9c0 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v000001e822d041b0_0 .net *"_ivl_0", 31 0, L_000001e822d10d90;  1 drivers
v000001e822d058d0_0 .net *"_ivl_3", 9 0, L_000001e822d10cf0;  1 drivers
v000001e822d046b0_0 .net *"_ivl_4", 11 0, L_000001e822d10ed0;  1 drivers
L_000001e822d11368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e822d04f70_0 .net *"_ivl_7", 1 0, L_000001e822d11368;  1 drivers
L_000001e822d113b0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001e822d04a70_0 .net *"_ivl_8", 31 0, L_000001e822d113b0;  1 drivers
v000001e822d053d0_0 .net "addr", 31 0, v000001e822d02740_0;  alias, 1 drivers
v000001e822d050b0_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d051f0_0 .net "din", 31 0, v000001e822d02e20_0;  alias, 1 drivers
v000001e822d05290 .array/s "dmem", 1023 0, 31 0;
v000001e822d05510_0 .net "dout", 31 0, L_000001e822d10e30;  alias, 1 drivers
v000001e822d05970_0 .var/i "k", 31 0;
v000001e822d042f0_0 .net "read", 0 0, L_000001e822d6c0b0;  alias, 1 drivers
v000001e822d05d30_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
v000001e822d05c90_0 .net "write", 0 0, L_000001e822d6c010;  alias, 1 drivers
L_000001e822d10d90 .array/port v000001e822d05290, L_000001e822d10ed0;
L_000001e822d10cf0 .part v000001e822d02740_0, 0, 10;
L_000001e822d10ed0 .concat [ 10 2 0 0], L_000001e822d10cf0, L_000001e822d11368;
L_000001e822d10e30 .functor MUXZ 32, L_000001e822d113b0, L_000001e822d10d90, L_000001e822d6c0b0, C4<>;
S_000001e822c0eb50 .scope module, "ext" "signext" 5 47, 12 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v000001e822d05dd0_0 .net *"_ivl_1", 0 0, L_000001e822d10070;  1 drivers
v000001e822d08130_0 .net *"_ivl_2", 15 0, L_000001e822d0f210;  1 drivers
v000001e822d08270_0 .net "a", 15 0, L_000001e822d10610;  1 drivers
v000001e822d09490_0 .net "y", 31 0, L_000001e822d102f0;  alias, 1 drivers
L_000001e822d10070 .part L_000001e822d10610, 15, 1;
LS_000001e822d0f210_0_0 .concat [ 1 1 1 1], L_000001e822d10070, L_000001e822d10070, L_000001e822d10070, L_000001e822d10070;
LS_000001e822d0f210_0_4 .concat [ 1 1 1 1], L_000001e822d10070, L_000001e822d10070, L_000001e822d10070, L_000001e822d10070;
LS_000001e822d0f210_0_8 .concat [ 1 1 1 1], L_000001e822d10070, L_000001e822d10070, L_000001e822d10070, L_000001e822d10070;
LS_000001e822d0f210_0_12 .concat [ 1 1 1 1], L_000001e822d10070, L_000001e822d10070, L_000001e822d10070, L_000001e822d10070;
L_000001e822d0f210 .concat [ 4 4 4 4], LS_000001e822d0f210_0_0, LS_000001e822d0f210_0_4, LS_000001e822d0f210_0_8, LS_000001e822d0f210_0_12;
L_000001e822d102f0 .concat [ 16 16 0 0], L_000001e822d10610, L_000001e822d0f210;
S_000001e822c2f320 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v000001e822d088b0_0 .net "I", 31 0, L_000001e822d0f490;  alias, 1 drivers
v000001e822d08bd0_0 .net *"_ivl_0", 31 0, L_000001e822d0f670;  1 drivers
v000001e822d093f0_0 .net *"_ivl_2", 7 0, L_000001e822d0f2b0;  1 drivers
L_000001e822d11098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e822d08a90_0 .net *"_ivl_5", 1 0, L_000001e822d11098;  1 drivers
L_000001e822d110e0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001e822d09cb0_0 .net *"_ivl_6", 31 0, L_000001e822d110e0;  1 drivers
v000001e822d09d50_0 .net "addr", 5 0, L_000001e822d0fdf0;  1 drivers
v000001e822d084f0 .array "imem", 63 0, 31 0;
v000001e822d08770_0 .net "read", 0 0, L_000001e822d6b890;  alias, 1 drivers
L_000001e822d0f670 .array/port v000001e822d084f0, L_000001e822d0f2b0;
L_000001e822d0f2b0 .concat [ 6 2 0 0], L_000001e822d0fdf0, L_000001e822d11098;
L_000001e822d0f490 .functor MUXZ 32, L_000001e822d110e0, L_000001e822d0f670, L_000001e822d6b890, C4<>;
S_000001e822c2f4b0 .scope module, "immreg" "register" 5 50, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d09c10_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d08b30_0 .net/s "din", 31 0, L_000001e822d102f0;  alias, 1 drivers
v000001e822d086d0_0 .var/s "dout", 31 0;
v000001e822d09df0_0 .net "ld", 0 0, L_000001e822d6c5b0;  alias, 1 drivers
v000001e822d090d0_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822d0a0a0 .scope module, "irreg" "register" 5 38, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d09530_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d08c70_0 .net/s "din", 31 0, L_000001e822d0f490;  alias, 1 drivers
v000001e822d09e90_0 .var/s "dout", 31 0;
v000001e822d08d10_0 .net "ld", 0 0, L_000001e822d6c3d0;  alias, 1 drivers
v000001e822d08db0_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822d0a870 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d08090_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d08e50_0 .net/s "din", 31 0, L_000001e822d10e30;  alias, 1 drivers
v000001e822d09350_0 .var/s "dout", 31 0;
v000001e822d08810_0 .net "ld", 0 0, L_000001e822d6cd30;  alias, 1 drivers
v000001e822d09210_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822d0a550 .scope module, "memmux" "mux" 5 62, 10 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e822c9abd0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e822d08950_0 .net/s "a", 31 0, v000001e822d09850_0;  alias, 1 drivers
v000001e822d08310_0 .net/s "b", 31 0, v000001e822d02740_0;  alias, 1 drivers
v000001e822d09030_0 .net/s "out", 31 0, L_000001e822d0f0d0;  alias, 1 drivers
v000001e822d083b0_0 .net "s", 0 0, L_000001e822c8c250;  alias, 1 drivers
L_000001e822d0f0d0 .functor MUXZ 32, v000001e822d09850_0, v000001e822d02740_0, L_000001e822c8c250, C4<>;
S_000001e822d0a6e0 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e822c9b150 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e822d08ef0_0 .net/s "a", 31 0, v000001e822d09850_0;  alias, 1 drivers
v000001e822d089f0_0 .net/s "b", 31 0, v000001e822d03dc0_0;  alias, 1 drivers
v000001e822d08f90_0 .net/s "out", 31 0, L_000001e822d10a70;  alias, 1 drivers
v000001e822d09170_0 .net "s", 0 0, L_000001e822d6b610;  alias, 1 drivers
L_000001e822d10a70 .functor MUXZ 32, v000001e822d09850_0, v000001e822d03dc0_0, L_000001e822d6b610, C4<>;
S_000001e822d0a230 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e822c9ac10 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e822d09f30_0 .net/s "a", 31 0, v000001e822d02e20_0;  alias, 1 drivers
v000001e822d092b0_0 .net/s "b", 31 0, v000001e822d086d0_0;  alias, 1 drivers
v000001e822d08630_0 .net/s "out", 31 0, L_000001e822d10bb0;  alias, 1 drivers
v000001e822d095d0_0 .net "s", 0 0, L_000001e822d6be30;  alias, 1 drivers
L_000001e822d10bb0 .functor MUXZ 32, v000001e822d02e20_0, v000001e822d086d0_0, L_000001e822d6be30, C4<>;
S_000001e822d0a3c0 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e822c9ad50 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e822d08450_0 .net/s "a", 31 0, L_000001e822d0f0d0;  alias, 1 drivers
v000001e822d09670_0 .net/s "b", 31 0, L_000001e822d0f5d0;  alias, 1 drivers
v000001e822d08590_0 .net/s "out", 31 0, L_000001e822d10f70;  alias, 1 drivers
v000001e822d081d0_0 .net "s", 0 0, L_000001e822d6bb10;  alias, 1 drivers
L_000001e822d10f70 .functor MUXZ 32, L_000001e822d0f0d0, L_000001e822d0f5d0, L_000001e822d6bb10, C4<>;
S_000001e822d0ab90 .scope module, "npcreg" "register" 5 40, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d09710_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d097b0_0 .net/s "din", 31 0, L_000001e822d0fcb0;  alias, 1 drivers
v000001e822d09850_0 .var/s "dout", 31 0;
v000001e822d098f0_0 .net "ld", 0 0, L_000001e822d6b930;  alias, 1 drivers
v000001e822d09990_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822d0aa00 .scope module, "pcreg" "register" 5 36, 6 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v000001e822d09a30_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d09ad0_0 .net/s "din", 31 0, L_000001e822d10f70;  alias, 1 drivers
v000001e822d09b70_0 .var/s "dout", 31 0;
v000001e822d0c690_0 .net "ld", 0 0, L_000001e822d6b6b0;  alias, 1 drivers
v000001e822d0ba10_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
S_000001e822d0ad20 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_000001e822c8bed0 .functor BUFZ 32, L_000001e822d10570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e822c8c020 .functor BUFZ 32, L_000001e822d10c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e822d0c7d0_0 .net *"_ivl_0", 31 0, L_000001e822d10570;  1 drivers
v000001e822d0c5f0_0 .net *"_ivl_10", 6 0, L_000001e822d0f990;  1 drivers
L_000001e822d11290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e822d0b1f0_0 .net *"_ivl_13", 1 0, L_000001e822d11290;  1 drivers
v000001e822d0b470_0 .net *"_ivl_2", 6 0, L_000001e822d0ffd0;  1 drivers
L_000001e822d11248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e822d0b6f0_0 .net *"_ivl_5", 1 0, L_000001e822d11248;  1 drivers
v000001e822d0b3d0_0 .net *"_ivl_8", 31 0, L_000001e822d10c50;  1 drivers
v000001e822d0cc30_0 .net "clk", 0 0, v000001e822d0ff30_0;  alias, 1 drivers
v000001e822d0c050_0 .net "dr", 4 0, L_000001e822d109d0;  1 drivers
v000001e822d0c730_0 .var/i "k", 31 0;
v000001e822d0c370_0 .net/s "rData1", 31 0, L_000001e822c8bed0;  alias, 1 drivers
v000001e822d0c870_0 .net/s "rData2", 31 0, L_000001e822c8c020;  alias, 1 drivers
v000001e822d0c0f0 .array/s "regfile", 31 0, 31 0;
v000001e822d0b5b0_0 .net "reset", 0 0, v000001e822d0f7b0_0;  alias, 1 drivers
v000001e822d0b650_0 .net "sr1", 4 0, L_000001e822d0fa30;  1 drivers
v000001e822d0bab0_0 .net "sr2", 4 0, L_000001e822d101b0;  1 drivers
v000001e822d0ceb0_0 .net/s "wrData", 31 0, L_000001e822d6b7f0;  alias, 1 drivers
v000001e822d0b290_0 .net "write", 0 0, L_000001e822d6bed0;  alias, 1 drivers
L_000001e822d10570 .array/port v000001e822d0c0f0, L_000001e822d0ffd0;
L_000001e822d0ffd0 .concat [ 5 2 0 0], L_000001e822d0fa30, L_000001e822d11248;
L_000001e822d10c50 .array/port v000001e822d0c0f0, L_000001e822d0f990;
L_000001e822d0f990 .concat [ 5 2 0 0], L_000001e822d101b0, L_000001e822d11290;
S_000001e822d0aeb0 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_000001e822bbd4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e822c9ac50 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v000001e822d0c410_0 .net/s "a", 31 0, v000001e822d09350_0;  alias, 1 drivers
v000001e822d0bb50_0 .net/s "b", 31 0, v000001e822d02740_0;  alias, 1 drivers
v000001e822d0ccd0_0 .net/s "out", 31 0, L_000001e822d6b7f0;  alias, 1 drivers
v000001e822d0cd70_0 .net "s", 0 0, L_000001e822d6b570;  alias, 1 drivers
L_000001e822d6b7f0 .functor MUXZ 32, v000001e822d09350_0, v000001e822d02740_0, L_000001e822d6b570, C4<>;
    .scope S_000001e822d0aa00;
T_0 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d0ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d09b70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e822d0c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e822d09ad0_0;
    %assign/vec4 v000001e822d09b70_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e822d0a0a0;
T_1 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d08db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d09e90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e822d08d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e822d08c70_0;
    %assign/vec4 v000001e822d09e90_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e822d0ab90;
T_2 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d09990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d09850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e822d098f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e822d097b0_0;
    %assign/vec4 v000001e822d09850_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e822d0ad20;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e822d0c0f0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001e822d0ad20;
T_4 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d0b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e822d0c730_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e822d0c730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e822d0c730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e822d0c0f0, 0, 4;
    %load/vec4 v000001e822d0c730_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e822d0c730_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e822d0b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e822d0c050_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001e822d0c050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e822d0c0f0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001e822d0ceb0_0;
    %load/vec4 v000001e822d0c050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e822d0c0f0, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e822cbee20;
T_5 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d03640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d03dc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e822d02420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e822d03000_0;
    %assign/vec4 v000001e822d03dc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e822c059f0;
T_6 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d03780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d02e20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e822d022e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001e822d036e0_0;
    %assign/vec4 v000001e822d02e20_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e822c2f4b0;
T_7 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d090d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d086d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e822d09df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e822d08b30_0;
    %assign/vec4 v000001e822d086d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e822c534f0;
T_8 ;
    %wait E_000001e822c9ae50;
    %load/vec4 v000001e822d03e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e822d03f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %add;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %sub;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %and;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %or;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %xor;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v000001e822d02060_0;
    %inv;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001e822d02060_0;
    %load/vec4 v000001e822d02ec0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v000001e822d03c80_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e822c53680;
T_9 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d02880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d02740_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e822d027e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001e822d02600_0;
    %assign/vec4 v000001e822d02740_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e822c0e9c0;
T_10 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d05d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e822d05970_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001e822d05970_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e822d05970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e822d05290, 0, 4;
    %load/vec4 v000001e822d05970_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e822d05970_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e822d05c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v000001e822d051f0_0;
    %load/vec4 v000001e822d053d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e822d05290, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e822d0a870;
T_11 ;
    %wait E_000001e822c9a990;
    %load/vec4 v000001e822d09210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e822d09350_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001e822d08810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001e822d08e50_0;
    %assign/vec4 v000001e822d09350_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001e822c1b170;
T_12 ;
    %wait E_000001e822c9a8d0;
    %load/vec4 v000001e822d035a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e822d03aa0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e822d03be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v000001e822d03140_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e822d03aa0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v000001e822d03140_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v000001e822d03140_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v000001e822d03140_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e822d03aa0_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e822d03aa0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e822d03be0_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e822c99e20;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001e822d0ff30_0;
    %inv;
    %store/vec4 v000001e822d0ff30_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e822c99e20;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e822d0ff30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e822d0f7b0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e822d0f7b0_0, 0, 1;
    %vpi_call 2 25 "$readmemh", "sorting_test.txt", v000001e822d084f0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_000001e822c99e20;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e822c99e20 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e822d05290, 4, 0;
    %vpi_call 2 58 "$monitor", $time, " Array: %d %d %d %d %d %d %d %d %d %d ", &A<v000001e822d05290, 100>, &A<v000001e822d05290, 101>, &A<v000001e822d05290, 102>, &A<v000001e822d05290, 103>, &A<v000001e822d05290, 104>, &A<v000001e822d05290, 105>, &A<v000001e822d05290, 106>, &A<v000001e822d05290, 107>, &A<v000001e822d05290, 108>, &A<v000001e822d05290, 109> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
