<stg><name>conv1</name>


<trans_list>

<trans id="386" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="13" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="16" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="21" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="29" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="30" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="33" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_34, i32 0, i32 0, void @empty_30, i32 4294967295, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %store_ln30 = store i7 0, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:5 %br_ln30 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %n_1 = load i7 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.body:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %n_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:2 %br_ln30 = br i1 %tmp, void %for.body.split, void %for.end278

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:0 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:2 %br_ln33 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0">
<![CDATA[
for.end278:0 %ret_ln113 = ret

]]></Node>
<StgValue><ssdm name="ret_ln113"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body5:0 %h = phi i9 0, void %for.body.split, i9 %add_ln34, void %for.inc273

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="9">
<![CDATA[
for.body5:1 %zext_ln33 = zext i9 %h

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5:2 %icmp_ln33 = icmp_ult  i9 %h, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5:3 %br_ln33 = br i1 %icmp_ln33, void %for.inc276, void %for.body5.split

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body5.split:0 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.split:1 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5.split:2 %add_ln34 = add i9 %h, i9 32

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body5.split:3 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln34, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="9">
<![CDATA[
for.body5.split:4 %trunc_ln34 = trunc i9 %h

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body5.split:5 %xor_ln34 = xor i8 %trunc_ln34, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body5.split:6 %tH = select i1 %tmp_5, i8 %xor_ln34, i8 32

]]></Node>
<StgValue><ssdm name="tH"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
for.body5.split:7 %zext_ln34 = zext i8 %tH

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body5.split:8 %sub66 = add i9 %zext_ln34, i9 8

]]></Node>
<StgValue><ssdm name="sub66"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.body5.split:9 %br_ln36 = br void %for.body27.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc276:0 %add_ln31 = add i7 %n_1, i7 8

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc276:1 %store_ln30 = store i7 %add_ln31, i7 %n

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
for.inc276:2 %br_ln30 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.body27.lr.ph:0 %w = phi i9 0, void %for.body5.split, i9 %add_ln37, void %for.inc270

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
for.body27.lr.ph:1 %zext_ln36 = zext i9 %w

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body27.lr.ph:2 %icmp_ln36 = icmp_ult  i9 %w, i9 255

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body27.lr.ph:3 %br_ln36 = br i1 %icmp_ln36, void %for.inc273, void %for.body27.lr.ph.split

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body27.lr.ph.split:0 %speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln36"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body27.lr.ph.split:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body27.lr.ph.split:2 %add_ln37 = add i9 %w, i9 32

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body27.lr.ph.split:3 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln37, i32 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="9">
<![CDATA[
for.body27.lr.ph.split:4 %trunc_ln37 = trunc i9 %w

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="8">
<![CDATA[
for.body27.lr.ph.split:5 %zext_ln37 = zext i8 %trunc_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body27.lr.ph.split:6 %xor_ln37 = xor i8 %trunc_ln37, i8 255

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body27.lr.ph.split:7 %tW = select i1 %tmp_6, i8 %xor_ln37, i8 32

]]></Node>
<StgValue><ssdm name="tW"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
for.body27.lr.ph.split:8 %zext_ln37_1 = zext i8 %tW

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
for.body27.lr.ph.split:9 %br_ln41 = br void %VITIS_LOOP_43_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
for.inc273:0 %br_ln33 = br void %for.body5

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_43_1:0 %tn = phi i4 %add_ln41, void %for.inc46.loopexit, i4 0, void %for.body27.lr.ph.split

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_43_1:1 %trunc_ln45 = trunc i4 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_43_1:2 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_43_1:3 %icmp_ln41 = icmp_eq  i4 %tn, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_43_1:4 %add_ln41 = add i4 %tn, i4 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_43_1:5 %br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_43_1.split, void %tileAccumulation

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_43_1.split:2 %trunc_ln42 = trunc i4 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_43_1.split:3 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %n_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_43_1.split:4 %add_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_4, i3 %trunc_ln42

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_1.split:5 %zext_ln42 = zext i6 %add_ln

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_43_1.split:6 %conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_1.split:7 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
tileAccumulation:0 %sub74 = add i9 %zext_ln37_1, i9 8

]]></Node>
<StgValue><ssdm name="sub74"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
tileAccumulation:1 %br_ln58 = br void %VITIS_LOOP_60_4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_43_1.split:0 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_1.split:1 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
VITIS_LOOP_43_1.split:7 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_43_1.split:8 %b = bitcast i32 %conv1_biases_load

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_43_1.split:9 %br_ln43 = br void %VITIS_LOOP_44_2

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_44_2:0 %th = phi i8 %add_ln43, void %for.inc43.loopexit, i8 0, void %VITIS_LOOP_43_1.split

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_2:1 %add_ln45 = add i8 %tmp_cast, i8 %th

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_44_2:2 %tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln45, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_2:3 %icmp_ln43 = icmp_eq  i8 %th, i8 %tH

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_44_2:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_44_2:5 %add_ln43 = add i8 %th, i8 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_44_2:6 %br_ln43 = br i1 %icmp_ln43, void %VITIS_LOOP_44_2.split, void %for.inc46.loopexit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_44_2.split:0 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_44_2.split:1 %br_ln44 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.loopexit:0 %br_ln41 = br void %VITIS_LOOP_43_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc:0 %tw = phi i8 %add_ln44, void %for.inc.split, i8 0, void %VITIS_LOOP_44_2.split

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="8">
<![CDATA[
for.inc:1 %zext_ln45 = zext i8 %tw

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:2 %add_ln45_1 = add i13 %tmp_3, i13 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="13">
<![CDATA[
for.inc:3 %zext_ln45_1 = zext i13 %add_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc:4 %out_tile_addr = getelementptr i32 %out_tile, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="out_tile_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:5 %icmp_ln44 = icmp_eq  i8 %tw, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:7 %add_ln44 = add i8 %tw, i8 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln44 = br i1 %icmp_ln44, void %for.inc.split, void %for.inc43.loopexit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc.split:1 %store_ln45 = store i32 %b, i13 %out_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:2 %br_ln44 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc43.loopexit:0 %br_ln43 = br void %VITIS_LOOP_44_2

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
VITIS_LOOP_60_4:0 %ih = phi i9 %add_ln58, void %for.inc97.loopexit, i9 0, void %tileAccumulation

]]></Node>
<StgValue><ssdm name="ih"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_60_4:1 %trunc_ln62 = trunc i9 %ih

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="9">
<![CDATA[
VITIS_LOOP_60_4:2 %trunc_ln62_1 = trunc i9 %ih

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_60_4:3 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln62_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_60_4:4 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln62, i3 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_60_4:5 %add_ln62 = add i11 %tmp_s, i11 %tmp_2

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_60_4:6 %zext_ln58 = zext i9 %ih

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_60_4:7 %icmp_ln58 = icmp_eq  i9 %ih, i9 %sub66

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_60_4:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 263, i64 131

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_60_4:9 %add_ln58 = add i9 %ih, i9 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_60_4:10 %br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_60_4.split, void %VITIS_LOOP_70_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_4.split:0 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_60_4.split:1 %add_ln59 = add i10 %zext_ln58, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_60_4.split:2 %sext_ln59 = sext i10 %add_ln59

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_60_4.split:3 %add_ln59_1 = add i11 %sext_ln59, i11 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
VITIS_LOOP_60_4.split:4 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln59_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_60_4.split:5 %icmp_ln11 = icmp_sgt  i11 %add_ln59_1, i11 254

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:6 %add_ln11_2 = add i8 %trunc_ln62, i8 252

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:7 %add_ln11 = add i8 %add_ln11_2, i8 %trunc_ln34

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:8 %select_ln10 = select i1 %tmp_7, i8 0, i8 254

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_60_4.split:9 %or_ln10 = or i1 %tmp_7, i1 %icmp_ln11

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:10 %gy = select i1 %or_ln10, i8 %select_ln10, i8 %add_ln11

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:11 %zext_ln62 = zext i8 %gy

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_60_4.split:12 %tmp_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %gy, i8 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_60_4.split:13 %sub_ln62 = sub i16 %tmp_8, i16 %zext_ln62

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_60_4.split:14 %br_ln60 = br void %for.inc94

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_70_5.preheader:0 %br_ln73 = br void %VITIS_LOOP_70_5

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
for.inc94:0 %iw = phi i9 %add_ln60, void %for.inc94.split, i9 0, void %VITIS_LOOP_60_4.split

]]></Node>
<StgValue><ssdm name="iw"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="9">
<![CDATA[
for.inc94:1 %zext_ln62_1 = zext i9 %iw

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94:2 %add_ln62_1 = add i11 %add_ln62, i11 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
for.inc94:3 %zext_ln62_2 = zext i11 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94:4 %in_tile_0_addr = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="in_tile_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="9">
<![CDATA[
for.inc94:5 %zext_ln60 = zext i9 %iw

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc94:6 %icmp_ln60 = icmp_eq  i9 %iw, i9 %sub74

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc94:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 263, i64 131

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc94:8 %add_ln60 = add i9 %iw, i9 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc94:9 %br_ln60 = br i1 %icmp_ln60, void %for.inc94.split, void %for.inc97.loopexit

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc94.split:1 %add_ln61 = add i10 %zext_ln60, i10 1020

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="10">
<![CDATA[
for.inc94.split:2 %sext_ln61 = sext i10 %add_ln61

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94.split:3 %add_ln61_1 = add i11 %sext_ln61, i11 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc94.split:4 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94.split:5 %icmp_ln11_1 = icmp_sgt  i11 %add_ln61_1, i11 254

]]></Node>
<StgValue><ssdm name="icmp_ln11_1"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc94.split:6 %add_ln11_1 = add i11 %sext_ln61, i11 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc94.split:7 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln61_1, i32 10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc94.split:8 %select_ln10_2 = select i1 %tmp_12, i11 0, i11 254

]]></Node>
<StgValue><ssdm name="select_ln10_2"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc94.split:9 %or_ln10_1 = or i1 %tmp_11, i1 %icmp_ln11_1

]]></Node>
<StgValue><ssdm name="or_ln10_1"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc94.split:10 %gx = select i1 %or_ln10_1, i11 %select_ln10_2, i11 %add_ln11_1

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="11">
<![CDATA[
for.inc94.split:11 %sext_ln62 = sext i11 %gx

]]></Node>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc94.split:12 %add_ln62_2 = add i16 %sub_ln62, i16 %sext_ln62

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="16">
<![CDATA[
for.inc94.split:13 %zext_ln62_3 = zext i16 %add_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc94.split:14 %input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="input_ftmap_addr"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="16">
<![CDATA[
for.inc94.split:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc97.loopexit:0 %br_ln58 = br void %VITIS_LOOP_60_4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc94.split:0 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="16">
<![CDATA[
for.inc94.split:15 %input_ftmap_load = load i16 %input_ftmap_addr

]]></Node>
<StgValue><ssdm name="input_ftmap_load"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc94.split:16 %bitcast_ln62 = bitcast i32 %input_ftmap_load

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
for.inc94.split:17 %store_ln62 = store i32 %bitcast_ln62, i11 %in_tile_0_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
for.inc94.split:18 %br_ln60 = br void %for.inc94

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_70_5:0 %tn_1 = phi i4 %add_ln69, void %for.inc148, i4 0, void %VITIS_LOOP_70_5.preheader

]]></Node>
<StgValue><ssdm name="tn_1"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_5:1 %zext_ln73 = zext i4 %tn_1

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_70_5:2 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_70_5:3 %zext_ln73_1 = zext i7 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_70_5:4 %add_ln73 = add i8 %zext_ln73_1, i8 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_70_5:5 %zext_ln69 = zext i4 %tn_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_5:6 %icmp_ln69 = icmp_eq  i4 %tn_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_70_5:7 %add_ln69 = add i4 %tn_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_70_5:8 %br_ln69 = br i1 %icmp_ln69, void %VITIS_LOOP_70_5.split, void %VITIS_LOOP_83_8.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_70_5.split:0 %speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln69"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_70_5.split:1 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_70_5.split:2 %trunc_ln30 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_70_5.split:3 %empty = add i6 %zext_ln69, i6 %trunc_ln30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_70_5.split:4 %zext_ln74 = zext i6 %empty

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_70_5.split:5 %tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_70_5.split:6 %zext_ln74_1 = zext i9 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_70_5.split:7 %add_ln74 = add i10 %zext_ln74_1, i10 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_70_5.split:8 %br_ln71 = br void %VITIS_LOOP_72_7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_8.preheader:0 %br_ln85 = br void %VITIS_LOOP_83_8

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_72_7:0 %kh = phi i4 %add_ln71, void %for.inc142, i4 0, void %VITIS_LOOP_70_5.split

]]></Node>
<StgValue><ssdm name="kh"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="4">
<![CDATA[
VITIS_LOOP_72_7:1 %zext_ln73_2 = zext i4 %kh

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_72_7:2 %zext_ln73_3 = zext i4 %kh

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_72_7:3 %add_ln73_1 = add i8 %add_ln73, i8 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_72_7:4 %zext_ln73_4 = zext i8 %add_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_72_7:5 %trunc_ln73 = trunc i8 %add_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_72_7:6 %p_shl6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln73, i3 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_72_7:7 %add_ln73_2 = add i10 %p_shl6, i10 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_72_7:8 %add_ln74_1 = add i10 %add_ln74, i10 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="10">
<![CDATA[
VITIS_LOOP_72_7:9 %zext_ln74_2 = zext i10 %add_ln74_1

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
VITIS_LOOP_72_7:10 %p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln74_1, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_72_7:11 %add_ln74_2 = add i13 %p_shl5, i13 %zext_ln74_2

]]></Node>
<StgValue><ssdm name="add_ln74_2"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_7:12 %icmp_ln71 = icmp_eq  i4 %kh, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_72_7:13 %add_ln71 = add i4 %kh, i4 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_7:14 %br_ln71 = br i1 %icmp_ln71, void %VITIS_LOOP_72_7.split, void %for.inc148

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_72_7.split:0 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_7.split:1 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_72_7.split:2 %br_ln72 = br void %for.inc139

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
for.inc148:0 %br_ln69 = br void %VITIS_LOOP_70_5

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc139:0 %kw = phi i4 %add_ln72, void %for.inc139.split, i4 0, void %VITIS_LOOP_72_7.split

]]></Node>
<StgValue><ssdm name="kw"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="4">
<![CDATA[
for.inc139:1 %zext_ln73_5 = zext i4 %kw

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="4">
<![CDATA[
for.inc139:2 %zext_ln73_6 = zext i4 %kw

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc139:3 %add_ln73_3 = add i10 %add_ln73_2, i10 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
for.inc139:4 %zext_ln73_7 = zext i10 %add_ln73_3

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc139:5 %w_tile_0_addr = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="w_tile_0_addr"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc139:6 %add_ln74_3 = add i13 %add_ln74_2, i13 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln74_3"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="13">
<![CDATA[
for.inc139:7 %zext_ln74_3 = zext i13 %add_ln74_3

]]></Node>
<StgValue><ssdm name="zext_ln74_3"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc139:8 %conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln74_3

]]></Node>
<StgValue><ssdm name="conv1_weights_addr"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc139:9 %icmp_ln72 = icmp_eq  i4 %kw, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc139:10 %add_ln72 = add i4 %kw, i4 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc139:11 %br_ln72 = br i1 %icmp_ln72, void %for.inc139.split, void %for.inc142

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
for.inc139.split:2 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
for.inc142:0 %br_ln71 = br void %VITIS_LOOP_72_7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc139.split:0 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc139.split:1 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="13">
<![CDATA[
for.inc139.split:2 %conv1_weights_load = load i13 %conv1_weights_addr

]]></Node>
<StgValue><ssdm name="conv1_weights_load"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
for.inc139.split:3 %bitcast_ln74 = bitcast i32 %conv1_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln74"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc139.split:4 %store_ln73 = store i32 %bitcast_ln74, i10 %w_tile_0_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.inc139.split:5 %br_ln72 = br void %for.inc139

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_83_8:0 %tn_2 = phi i4 %add_ln82, void %for.inc225.loopexit, i4 0, void %VITIS_LOOP_83_8.preheader

]]></Node>
<StgValue><ssdm name="tn_2"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_83_8:1 %zext_ln85 = zext i4 %tn_2

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_83_8:2 %trunc_ln85 = trunc i4 %tn_2

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_83_8:3 %tmp_23_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln85, i5 0

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
VITIS_LOOP_83_8:4 %tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tn_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_83_8:5 %zext_ln91 = zext i7 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_83_8:6 %add_ln91 = add i8 %zext_ln91, i8 %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_83_8:7 %icmp_ln82 = icmp_eq  i4 %tn_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_83_8:8 %add_ln82 = add i4 %tn_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_83_8:9 %br_ln82 = br i1 %icmp_ln82, void %VITIS_LOOP_83_8.split, void %VITIS_LOOP_104_13.preheader

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_83_8.split:0 %speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln82"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_83_8.split:1 %specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln82"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_83_8.split:2 %br_ln83 = br void %VITIS_LOOP_84_9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_104_13.preheader:0 %br_ln106 = br void %VITIS_LOOP_104_13

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_84_9:0 %th_1 = phi i8 %add_ln83, void %for.inc222.loopexit, i8 0, void %VITIS_LOOP_83_8.split

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_9:1 %add_ln85 = add i8 %tmp_23_cast, i8 %th_1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_84_9:2 %tmp_14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln85, i5 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="8">
<![CDATA[
VITIS_LOOP_84_9:3 %trunc_ln83 = trunc i8 %th_1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_9:4 %icmp_ln83 = icmp_eq  i8 %th_1, i8 %tH

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_84_9:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_84_9:6 %add_ln83 = add i8 %th_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_84_9:7 %br_ln83 = br i1 %icmp_ln83, void %VITIS_LOOP_84_9.split, void %for.inc225.loopexit

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_84_9.split:0 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_84_9.split:1 %br_ln84 = br void %VITIS_LOOP_86_10

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
for.inc225.loopexit:0 %br_ln82 = br void %VITIS_LOOP_83_8

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_86_10:0 %tw_1 = phi i8 %add_ln84, void %for.inc219, i8 0, void %VITIS_LOOP_84_9.split

]]></Node>
<StgValue><ssdm name="tw_1"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="8">
<![CDATA[
VITIS_LOOP_86_10:1 %zext_ln85_1 = zext i8 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_86_10:2 %add_ln85_1 = add i13 %tmp_14, i13 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_10:3 %zext_ln85_2 = zext i13 %add_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_86_10:4 %out_tile_addr_1 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln85_2

]]></Node>
<StgValue><ssdm name="out_tile_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_86_10:5 %zext_ln84 = zext i8 %tw_1

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_86_10:6 %icmp_ln84 = icmp_eq  i8 %tw_1, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_86_10:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_86_10:8 %add_ln84 = add i8 %tw_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_86_10:9 %br_ln84 = br i1 %icmp_ln84, void %VITIS_LOOP_86_10.split, void %for.inc222.loopexit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_10.split:1 %acc = load i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
for.inc222.loopexit:0 %br_ln83 = br void %VITIS_LOOP_84_9

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_86_10.split:0 %specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln84"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="13">
<![CDATA[
VITIS_LOOP_86_10.split:1 %acc = load i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_86_10.split:2 %br_ln87 = br void %VITIS_LOOP_89_12

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_89_12:0 %kh_1 = phi i4 %add_ln87, void %for.inc207, i4 0, void %VITIS_LOOP_86_10.split

]]></Node>
<StgValue><ssdm name="kh_1"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_89_12:1 %acc_7 = phi i32 %acc_8, void %for.inc207, i32 %acc, void %VITIS_LOOP_86_10.split

]]></Node>
<StgValue><ssdm name="acc_7"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="4">
<![CDATA[
VITIS_LOOP_89_12:2 %zext_ln91_1 = zext i4 %kh_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_89_12:3 %add_ln91_1 = add i8 %add_ln91, i8 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_89_12:4 %zext_ln91_2 = zext i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="8">
<![CDATA[
VITIS_LOOP_89_12:5 %trunc_ln91 = trunc i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_89_12:6 %p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln91, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_89_12:7 %add_ln91_2 = add i10 %p_shl8, i10 %zext_ln91_2

]]></Node>
<StgValue><ssdm name="add_ln91_2"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_89_12:8 %zext_ln87 = zext i4 %kh_1

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_89_12:9 %icmp_ln87 = icmp_eq  i4 %kh_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_89_12:10 %add_ln87 = add i4 %kh_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_89_12:11 %br_ln87 = br i1 %icmp_ln87, void %VITIS_LOOP_89_12.split, void %for.inc219

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_89_12.split:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_89_12.split:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_89_12.split:2 %empty_44 = add i6 %zext_ln87, i6 %trunc_ln83

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_89_12.split:3 %tmp_17 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_44, i5 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_89_12.split:4 %tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_44, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_89_12.split:5 %zext_ln92 = zext i9 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_89_12.split:6 %add_ln92_1 = add i11 %tmp_17, i11 %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_89_12.split:7 %br_ln89 = br void %for.inc204

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc219:0 %store_ln96 = store i32 %acc_7, i13 %out_tile_addr_1

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
for.inc219:1 %br_ln84 = br void %VITIS_LOOP_86_10

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc204:0 %kw_1 = phi i4 %add_ln89, void %for.inc204.split, i4 0, void %VITIS_LOOP_89_12.split

]]></Node>
<StgValue><ssdm name="kw_1"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc204:1 %acc_8 = phi i32 %acc_6, void %for.inc204.split, i32 %acc_7, void %VITIS_LOOP_89_12.split

]]></Node>
<StgValue><ssdm name="acc_8"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="4">
<![CDATA[
for.inc204:2 %zext_ln91_3 = zext i4 %kw_1

]]></Node>
<StgValue><ssdm name="zext_ln91_3"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc204:3 %add_ln91_3 = add i10 %add_ln91_2, i10 %zext_ln91_3

]]></Node>
<StgValue><ssdm name="add_ln91_3"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
for.inc204:4 %zext_ln91_4 = zext i10 %add_ln91_3

]]></Node>
<StgValue><ssdm name="zext_ln91_4"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc204:5 %w_tile_0_addr_1 = getelementptr i32 %w_tile_0, i64 0, i64 %zext_ln91_4

]]></Node>
<StgValue><ssdm name="w_tile_0_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="4">
<![CDATA[
for.inc204:6 %zext_ln89 = zext i4 %kw_1

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc204:7 %icmp_ln89 = icmp_eq  i4 %kw_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc204:8 %add_ln89 = add i4 %kw_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc204:9 %br_ln89 = br i1 %icmp_ln89, void %for.inc204.split, void %for.inc207

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc204.split:2 %w_tile_0_load = load i10 %w_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="w_tile_0_load"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc204.split:3 %add_ln92 = add i9 %zext_ln89, i9 %zext_ln84

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="11" op_0_bw="9">
<![CDATA[
for.inc204.split:4 %zext_ln92_1 = zext i9 %add_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc204.split:5 %add_ln92_2 = add i11 %add_ln92_1, i11 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="11">
<![CDATA[
for.inc204.split:6 %zext_ln92_2 = zext i11 %add_ln92_2

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc204.split:7 %in_tile_0_addr_1 = getelementptr i32 %in_tile_0, i64 0, i64 %zext_ln92_2

]]></Node>
<StgValue><ssdm name="in_tile_0_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
for.inc204.split:8 %in_tile_0_load = load i11 %in_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="in_tile_0_load"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
for.inc207:0 %br_ln87 = br void %VITIS_LOOP_89_12

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="317" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="10">
<![CDATA[
for.inc204.split:2 %w_tile_0_load = load i10 %w_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="w_tile_0_load"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
for.inc204.split:8 %in_tile_0_load = load i11 %in_tile_0_addr_1

]]></Node>
<StgValue><ssdm name="in_tile_0_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="319" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="320" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="321" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:9 %mul = fmul i32 %w_tile_0_load, i32 %in_tile_0_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="322" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="323" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="324" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="325" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc204.split:0 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="326" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc204.split:1 %specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="327" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc204.split:10 %acc_6 = fadd i32 %acc_8, i32 %mul

]]></Node>
<StgValue><ssdm name="acc_6"/></StgValue>
</operation>

<operation id="328" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
for.inc204.split:11 %br_ln89 = br void %for.inc204

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_104_13:0 %tn_3 = phi i4 %add_ln103, void %for.inc267.loopexit, i4 0, void %VITIS_LOOP_104_13.preheader

]]></Node>
<StgValue><ssdm name="tn_3"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_104_13:1 %trunc_ln106 = trunc i4 %tn_3

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
VITIS_LOOP_104_13:2 %tmp_27_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln106, i5 0

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_104_13:3 %zext_ln103 = zext i4 %tn_3

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_104_13:4 %icmp_ln103 = icmp_eq  i4 %tn_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_104_13:5 %add_ln103 = add i4 %tn_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_104_13:6 %br_ln103 = br i1 %icmp_ln103, void %VITIS_LOOP_104_13.split, void %for.inc270

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_104_13.split:0 %speclooptripcount_ln103 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln103"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_104_13.split:1 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_104_13.split:2 %trunc_ln30_1 = trunc i7 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_104_13.split:3 %empty_45 = add i6 %zext_ln103, i6 %trunc_ln30_1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="6">
<![CDATA[
VITIS_LOOP_104_13.split:4 %zext_ln106 = zext i6 %empty_45

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
VITIS_LOOP_104_13.split:5 %tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %empty_45, i8 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="14">
<![CDATA[
VITIS_LOOP_104_13.split:6 %zext_ln106_1 = zext i14 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln106_1"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_104_13.split:7 %sub_ln106 = sub i15 %zext_ln106_1, i15 %zext_ln106

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="15">
<![CDATA[
VITIS_LOOP_104_13.split:8 %sext_ln104 = sext i15 %sub_ln106

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_104_13.split:9 %br_ln104 = br void %VITIS_LOOP_105_14

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
for.inc270:0 %br_ln36 = br void %for.body27.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
VITIS_LOOP_105_14:0 %th_2 = phi i8 %add_ln104, void %for.inc264.loopexit, i8 0, void %VITIS_LOOP_104_13.split

]]></Node>
<StgValue><ssdm name="th_2"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_14:1 %add_ln106_1 = add i8 %tmp_27_cast, i8 %th_2

]]></Node>
<StgValue><ssdm name="add_ln106_1"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
VITIS_LOOP_105_14:2 %tmp_16 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %add_ln106_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_105_14:3 %zext_ln104 = zext i8 %th_2

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_14:4 %icmp_ln104 = icmp_eq  i8 %th_2, i8 %tH

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_105_14:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_105_14:6 %add_ln104 = add i8 %th_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_105_14:7 %br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_105_14.split, void %for.inc267.loopexit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_105_14.split:0 %specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln104"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_105_14.split:1 %empty_46 = add i9 %zext_ln104, i9 %h

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="9">
<![CDATA[
VITIS_LOOP_105_14.split:2 %zext_ln106_2 = zext i9 %empty_46

]]></Node>
<StgValue><ssdm name="zext_ln106_2"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_105_14.split:3 %add_ln106_2 = add i16 %sext_ln104, i16 %zext_ln106_2

]]></Node>
<StgValue><ssdm name="add_ln106_2"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="22" op_0_bw="16">
<![CDATA[
VITIS_LOOP_105_14.split:4 %sext_ln106 = sext i16 %add_ln106_2

]]></Node>
<StgValue><ssdm name="sext_ln106"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="16">
<![CDATA[
VITIS_LOOP_105_14.split:5 %trunc_ln106_1 = trunc i16 %add_ln106_2

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
VITIS_LOOP_105_14.split:6 %p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln106_1, i8 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_105_14.split:7 %sub_ln106_1 = sub i22 %p_shl, i22 %sext_ln106

]]></Node>
<StgValue><ssdm name="sub_ln106_1"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_105_14.split:8 %br_ln105 = br void %for.inc261

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
for.inc267.loopexit:0 %br_ln103 = br void %VITIS_LOOP_104_13

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
for.inc261:0 %tw_2 = phi i8 %add_ln105, void %for.inc261.split, i8 0, void %VITIS_LOOP_105_14.split

]]></Node>
<StgValue><ssdm name="tw_2"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="8">
<![CDATA[
for.inc261:1 %zext_ln106_3 = zext i8 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln106_3"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc261:2 %add_ln106_3 = add i13 %tmp_16, i13 %zext_ln106_3

]]></Node>
<StgValue><ssdm name="add_ln106_3"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="13">
<![CDATA[
for.inc261:3 %zext_ln106_4 = zext i13 %add_ln106_3

]]></Node>
<StgValue><ssdm name="zext_ln106_4"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc261:4 %out_tile_addr_2 = getelementptr i32 %out_tile, i64 0, i64 %zext_ln106_4

]]></Node>
<StgValue><ssdm name="out_tile_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="8">
<![CDATA[
for.inc261:5 %zext_ln105 = zext i8 %tw_2

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc261:6 %icmp_ln105 = icmp_eq  i8 %tw_2, i8 %tW

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc261:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 255, i64 127

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc261:8 %add_ln105 = add i8 %tw_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc261:9 %br_ln105 = br i1 %icmp_ln105, void %for.inc261.split, void %for.inc264.loopexit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="13">
<![CDATA[
for.inc261.split:1 %out_tile_load = load i13 %out_tile_addr_2

]]></Node>
<StgValue><ssdm name="out_tile_load"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc261.split:2 %add_ln106 = add i9 %zext_ln105, i9 %w

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="22" op_0_bw="9">
<![CDATA[
for.inc261.split:3 %zext_ln106_5 = zext i9 %add_ln106

]]></Node>
<StgValue><ssdm name="zext_ln106_5"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc261.split:4 %add_ln106_4 = add i22 %sub_ln106_1, i22 %zext_ln106_5

]]></Node>
<StgValue><ssdm name="add_ln106_4"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
for.inc264.loopexit:0 %br_ln104 = br void %VITIS_LOOP_105_14

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc261.split:0 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="13">
<![CDATA[
for.inc261.split:1 %out_tile_load = load i13 %out_tile_addr_2

]]></Node>
<StgValue><ssdm name="out_tile_load"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="22">
<![CDATA[
for.inc261.split:5 %zext_ln106_6 = zext i22 %add_ln106_4

]]></Node>
<StgValue><ssdm name="zext_ln106_6"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="22" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc261.split:6 %feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln106_6

]]></Node>
<StgValue><ssdm name="feat1_addr"/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="22">
<![CDATA[
for.inc261.split:7 %store_ln106 = store i32 %out_tile_load, i22 %feat1_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
for.inc261.split:8 %br_ln105 = br void %for.inc261

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="443" name="input_ftmap" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="444" name="conv1_weights" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="445" name="conv1_biases" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="446" name="out_tile" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_tile"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="447" name="in_tile_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="448" name="w_tile_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_tile_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="449" name="feat1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="feat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="451" from="StgValue_450" to="n" fromId="450" toId="34">
</dataflow>
<dataflow id="453" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="35">
</dataflow>
<dataflow id="454" from="conv1_biases" to="specinterface_ln0" fromId="445" toId="35">
</dataflow>
<dataflow id="456" from="empty_34" to="specinterface_ln0" fromId="455" toId="35">
</dataflow>
<dataflow id="458" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="459" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="461" from="empty_30" to="specinterface_ln0" fromId="460" toId="35">
</dataflow>
<dataflow id="463" from="StgValue_462" to="specinterface_ln0" fromId="462" toId="35">
</dataflow>
<dataflow id="464" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="465" from="empty_30" to="specinterface_ln0" fromId="460" toId="35">
</dataflow>
<dataflow id="466" from="empty_30" to="specinterface_ln0" fromId="460" toId="35">
</dataflow>
<dataflow id="467" from="empty_30" to="specinterface_ln0" fromId="460" toId="35">
</dataflow>
<dataflow id="468" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="469" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="470" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="471" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="472" from="empty_30" to="specinterface_ln0" fromId="460" toId="35">
</dataflow>
<dataflow id="473" from="empty_30" to="specinterface_ln0" fromId="460" toId="35">
</dataflow>
<dataflow id="474" from="StgValue_462" to="specinterface_ln0" fromId="462" toId="35">
</dataflow>
<dataflow id="475" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="35">
</dataflow>
<dataflow id="476" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="36">
</dataflow>
<dataflow id="477" from="conv1_weights" to="specinterface_ln0" fromId="444" toId="36">
</dataflow>
<dataflow id="478" from="empty_34" to="specinterface_ln0" fromId="455" toId="36">
</dataflow>
<dataflow id="479" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="480" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="481" from="empty_30" to="specinterface_ln0" fromId="460" toId="36">
</dataflow>
<dataflow id="482" from="StgValue_462" to="specinterface_ln0" fromId="462" toId="36">
</dataflow>
<dataflow id="483" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="484" from="empty_30" to="specinterface_ln0" fromId="460" toId="36">
</dataflow>
<dataflow id="485" from="empty_30" to="specinterface_ln0" fromId="460" toId="36">
</dataflow>
<dataflow id="486" from="empty_30" to="specinterface_ln0" fromId="460" toId="36">
</dataflow>
<dataflow id="487" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="488" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="489" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="490" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="491" from="empty_30" to="specinterface_ln0" fromId="460" toId="36">
</dataflow>
<dataflow id="492" from="empty_30" to="specinterface_ln0" fromId="460" toId="36">
</dataflow>
<dataflow id="493" from="StgValue_462" to="specinterface_ln0" fromId="462" toId="36">
</dataflow>
<dataflow id="494" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="36">
</dataflow>
<dataflow id="495" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="452" toId="37">
</dataflow>
<dataflow id="496" from="input_ftmap" to="specinterface_ln0" fromId="443" toId="37">
</dataflow>
<dataflow id="497" from="empty_34" to="specinterface_ln0" fromId="455" toId="37">
</dataflow>
<dataflow id="498" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="499" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="500" from="empty_30" to="specinterface_ln0" fromId="460" toId="37">
</dataflow>
<dataflow id="501" from="StgValue_462" to="specinterface_ln0" fromId="462" toId="37">
</dataflow>
<dataflow id="502" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="503" from="empty_30" to="specinterface_ln0" fromId="460" toId="37">
</dataflow>
<dataflow id="504" from="empty_30" to="specinterface_ln0" fromId="460" toId="37">
</dataflow>
<dataflow id="505" from="empty_30" to="specinterface_ln0" fromId="460" toId="37">
</dataflow>
<dataflow id="506" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="507" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="508" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="509" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="510" from="empty_30" to="specinterface_ln0" fromId="460" toId="37">
</dataflow>
<dataflow id="511" from="empty_30" to="specinterface_ln0" fromId="460" toId="37">
</dataflow>
<dataflow id="512" from="StgValue_462" to="specinterface_ln0" fromId="462" toId="37">
</dataflow>
<dataflow id="513" from="StgValue_457" to="specinterface_ln0" fromId="457" toId="37">
</dataflow>
<dataflow id="515" from="StgValue_514" to="store_ln30" fromId="514" toId="38">
</dataflow>
<dataflow id="516" from="n" to="store_ln30" fromId="34" toId="38">
</dataflow>
<dataflow id="517" from="n" to="n_1" fromId="34" toId="40">
</dataflow>
<dataflow id="519" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="518" toId="41">
</dataflow>
<dataflow id="520" from="n_1" to="tmp" fromId="40" toId="41">
</dataflow>
<dataflow id="522" from="StgValue_521" to="tmp" fromId="521" toId="41">
</dataflow>
<dataflow id="523" from="tmp" to="br_ln30" fromId="41" toId="42">
</dataflow>
<dataflow id="525" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="524" toId="43">
</dataflow>
<dataflow id="527" from="StgValue_526" to="speclooptripcount_ln30" fromId="526" toId="43">
</dataflow>
<dataflow id="528" from="StgValue_526" to="speclooptripcount_ln30" fromId="526" toId="43">
</dataflow>
<dataflow id="529" from="StgValue_526" to="speclooptripcount_ln30" fromId="526" toId="43">
</dataflow>
<dataflow id="531" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="530" toId="44">
</dataflow>
<dataflow id="533" from="empty_20" to="specloopname_ln30" fromId="532" toId="44">
</dataflow>
<dataflow id="535" from="StgValue_534" to="h" fromId="534" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="536" from="br_ln33" to="h" fromId="45" toId="47">
</dataflow>
<dataflow id="537" from="add_ln34" to="h" fromId="53" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="538" from="br_ln33" to="h" fromId="78" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="539" from="h" to="zext_ln33" fromId="47" toId="48">
</dataflow>
<dataflow id="540" from="h" to="icmp_ln33" fromId="47" toId="49">
</dataflow>
<dataflow id="542" from="StgValue_541" to="icmp_ln33" fromId="541" toId="49">
</dataflow>
<dataflow id="543" from="icmp_ln33" to="br_ln33" fromId="49" toId="50">
</dataflow>
<dataflow id="544" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln33" fromId="524" toId="51">
</dataflow>
<dataflow id="545" from="StgValue_526" to="speclooptripcount_ln33" fromId="526" toId="51">
</dataflow>
<dataflow id="546" from="StgValue_526" to="speclooptripcount_ln33" fromId="526" toId="51">
</dataflow>
<dataflow id="547" from="StgValue_526" to="speclooptripcount_ln33" fromId="526" toId="51">
</dataflow>
<dataflow id="548" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="530" toId="52">
</dataflow>
<dataflow id="550" from="empty_9" to="specloopname_ln33" fromId="549" toId="52">
</dataflow>
<dataflow id="551" from="h" to="add_ln34" fromId="47" toId="53">
</dataflow>
<dataflow id="553" from="StgValue_552" to="add_ln34" fromId="552" toId="53">
</dataflow>
<dataflow id="555" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_5" fromId="554" toId="54">
</dataflow>
<dataflow id="556" from="add_ln34" to="tmp_5" fromId="53" toId="54">
</dataflow>
<dataflow id="558" from="StgValue_557" to="tmp_5" fromId="557" toId="54">
</dataflow>
<dataflow id="559" from="h" to="trunc_ln34" fromId="47" toId="55">
</dataflow>
<dataflow id="560" from="trunc_ln34" to="xor_ln34" fromId="55" toId="56">
</dataflow>
<dataflow id="562" from="StgValue_561" to="xor_ln34" fromId="561" toId="56">
</dataflow>
<dataflow id="563" from="tmp_5" to="tH" fromId="54" toId="57">
</dataflow>
<dataflow id="564" from="xor_ln34" to="tH" fromId="56" toId="57">
</dataflow>
<dataflow id="566" from="StgValue_565" to="tH" fromId="565" toId="57">
</dataflow>
<dataflow id="567" from="tH" to="zext_ln34" fromId="57" toId="58">
</dataflow>
<dataflow id="568" from="zext_ln34" to="sub66" fromId="58" toId="59">
</dataflow>
<dataflow id="570" from="StgValue_569" to="sub66" fromId="569" toId="59">
</dataflow>
<dataflow id="571" from="n_1" to="add_ln31" fromId="40" toId="61">
</dataflow>
<dataflow id="573" from="StgValue_572" to="add_ln31" fromId="572" toId="61">
</dataflow>
<dataflow id="574" from="add_ln31" to="store_ln30" fromId="61" toId="62">
</dataflow>
<dataflow id="575" from="n" to="store_ln30" fromId="34" toId="62">
</dataflow>
<dataflow id="576" from="StgValue_534" to="w" fromId="534" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="577" from="br_ln36" to="w" fromId="60" toId="64">
</dataflow>
<dataflow id="578" from="add_ln37" to="w" fromId="70" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="579" from="br_ln36" to="w" fromId="346" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="580" from="w" to="zext_ln36" fromId="64" toId="65">
</dataflow>
<dataflow id="581" from="w" to="icmp_ln36" fromId="64" toId="66">
</dataflow>
<dataflow id="582" from="StgValue_541" to="icmp_ln36" fromId="541" toId="66">
</dataflow>
<dataflow id="583" from="icmp_ln36" to="br_ln36" fromId="66" toId="67">
</dataflow>
<dataflow id="584" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln36" fromId="524" toId="68">
</dataflow>
<dataflow id="585" from="StgValue_526" to="speclooptripcount_ln36" fromId="526" toId="68">
</dataflow>
<dataflow id="586" from="StgValue_526" to="speclooptripcount_ln36" fromId="526" toId="68">
</dataflow>
<dataflow id="587" from="StgValue_526" to="speclooptripcount_ln36" fromId="526" toId="68">
</dataflow>
<dataflow id="588" from="_ssdm_op_SpecLoopName" to="specloopname_ln36" fromId="530" toId="69">
</dataflow>
<dataflow id="590" from="empty_18" to="specloopname_ln36" fromId="589" toId="69">
</dataflow>
<dataflow id="591" from="w" to="add_ln37" fromId="64" toId="70">
</dataflow>
<dataflow id="592" from="StgValue_552" to="add_ln37" fromId="552" toId="70">
</dataflow>
<dataflow id="593" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp_6" fromId="554" toId="71">
</dataflow>
<dataflow id="594" from="add_ln37" to="tmp_6" fromId="70" toId="71">
</dataflow>
<dataflow id="595" from="StgValue_557" to="tmp_6" fromId="557" toId="71">
</dataflow>
<dataflow id="596" from="w" to="trunc_ln37" fromId="64" toId="72">
</dataflow>
<dataflow id="597" from="trunc_ln37" to="zext_ln37" fromId="72" toId="73">
</dataflow>
<dataflow id="598" from="trunc_ln37" to="xor_ln37" fromId="72" toId="74">
</dataflow>
<dataflow id="599" from="StgValue_561" to="xor_ln37" fromId="561" toId="74">
</dataflow>
<dataflow id="600" from="tmp_6" to="tW" fromId="71" toId="75">
</dataflow>
<dataflow id="601" from="xor_ln37" to="tW" fromId="74" toId="75">
</dataflow>
<dataflow id="602" from="StgValue_565" to="tW" fromId="565" toId="75">
</dataflow>
<dataflow id="603" from="tW" to="zext_ln37_1" fromId="75" toId="76">
</dataflow>
<dataflow id="604" from="add_ln41" to="tn" fromId="83" toId="79">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="605" from="br_ln41" to="tn" fromId="107" toId="79">
<BackEdge/>
</dataflow>
<dataflow id="607" from="StgValue_606" to="tn" fromId="606" toId="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="608" from="br_ln41" to="tn" fromId="77" toId="79">
</dataflow>
<dataflow id="609" from="tn" to="trunc_ln45" fromId="79" toId="80">
</dataflow>
<dataflow id="611" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_cast" fromId="610" toId="81">
</dataflow>
<dataflow id="612" from="trunc_ln45" to="tmp_cast" fromId="80" toId="81">
</dataflow>
<dataflow id="614" from="StgValue_613" to="tmp_cast" fromId="613" toId="81">
</dataflow>
<dataflow id="615" from="tn" to="icmp_ln41" fromId="79" toId="82">
</dataflow>
<dataflow id="617" from="StgValue_616" to="icmp_ln41" fromId="616" toId="82">
</dataflow>
<dataflow id="618" from="tn" to="add_ln41" fromId="79" toId="83">
</dataflow>
<dataflow id="620" from="StgValue_619" to="add_ln41" fromId="619" toId="83">
</dataflow>
<dataflow id="621" from="icmp_ln41" to="br_ln41" fromId="82" toId="84">
</dataflow>
<dataflow id="622" from="tn" to="trunc_ln42" fromId="79" toId="85">
</dataflow>
<dataflow id="624" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="tmp_4" fromId="623" toId="86">
</dataflow>
<dataflow id="625" from="n_1" to="tmp_4" fromId="40" toId="86">
</dataflow>
<dataflow id="627" from="StgValue_626" to="tmp_4" fromId="626" toId="86">
</dataflow>
<dataflow id="629" from="StgValue_628" to="tmp_4" fromId="628" toId="86">
</dataflow>
<dataflow id="631" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="add_ln" fromId="630" toId="87">
</dataflow>
<dataflow id="632" from="tmp_4" to="add_ln" fromId="86" toId="87">
</dataflow>
<dataflow id="633" from="trunc_ln42" to="add_ln" fromId="85" toId="87">
</dataflow>
<dataflow id="634" from="add_ln" to="zext_ln42" fromId="87" toId="88">
</dataflow>
<dataflow id="635" from="conv1_biases" to="conv1_biases_addr" fromId="445" toId="89">
</dataflow>
<dataflow id="637" from="StgValue_636" to="conv1_biases_addr" fromId="636" toId="89">
</dataflow>
<dataflow id="638" from="zext_ln42" to="conv1_biases_addr" fromId="88" toId="89">
</dataflow>
<dataflow id="639" from="conv1_biases_addr" to="conv1_biases_load" fromId="89" toId="90">
</dataflow>
<dataflow id="640" from="zext_ln37_1" to="sub74" fromId="76" toId="91">
</dataflow>
<dataflow id="641" from="StgValue_569" to="sub74" fromId="569" toId="91">
</dataflow>
<dataflow id="642" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln41" fromId="524" toId="93">
</dataflow>
<dataflow id="643" from="StgValue_526" to="speclooptripcount_ln41" fromId="526" toId="93">
</dataflow>
<dataflow id="644" from="StgValue_526" to="speclooptripcount_ln41" fromId="526" toId="93">
</dataflow>
<dataflow id="645" from="StgValue_526" to="speclooptripcount_ln41" fromId="526" toId="93">
</dataflow>
<dataflow id="646" from="_ssdm_op_SpecLoopName" to="specloopname_ln41" fromId="530" toId="94">
</dataflow>
<dataflow id="648" from="empty" to="specloopname_ln41" fromId="647" toId="94">
</dataflow>
<dataflow id="649" from="conv1_biases_addr" to="conv1_biases_load" fromId="89" toId="95">
</dataflow>
<dataflow id="650" from="conv1_biases_load" to="b" fromId="95" toId="96">
</dataflow>
<dataflow id="651" from="add_ln43" to="th" fromId="103" toId="98">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="652" from="br_ln43" to="th" fromId="120" toId="98">
<BackEdge/>
</dataflow>
<dataflow id="654" from="StgValue_653" to="th" fromId="653" toId="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="655" from="br_ln43" to="th" fromId="97" toId="98">
</dataflow>
<dataflow id="656" from="tmp_cast" to="add_ln45" fromId="81" toId="99">
</dataflow>
<dataflow id="657" from="th" to="add_ln45" fromId="98" toId="99">
</dataflow>
<dataflow id="659" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_3" fromId="658" toId="100">
</dataflow>
<dataflow id="660" from="add_ln45" to="tmp_3" fromId="99" toId="100">
</dataflow>
<dataflow id="661" from="StgValue_613" to="tmp_3" fromId="613" toId="100">
</dataflow>
<dataflow id="662" from="th" to="icmp_ln43" fromId="98" toId="101">
</dataflow>
<dataflow id="663" from="tH" to="icmp_ln43" fromId="57" toId="101">
</dataflow>
<dataflow id="664" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="102">
</dataflow>
<dataflow id="666" from="StgValue_665" to="speclooptripcount_ln0" fromId="665" toId="102">
</dataflow>
<dataflow id="668" from="StgValue_667" to="speclooptripcount_ln0" fromId="667" toId="102">
</dataflow>
<dataflow id="670" from="StgValue_669" to="speclooptripcount_ln0" fromId="669" toId="102">
</dataflow>
<dataflow id="671" from="th" to="add_ln43" fromId="98" toId="103">
</dataflow>
<dataflow id="673" from="StgValue_672" to="add_ln43" fromId="672" toId="103">
</dataflow>
<dataflow id="674" from="icmp_ln43" to="br_ln43" fromId="101" toId="104">
</dataflow>
<dataflow id="675" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="530" toId="105">
</dataflow>
<dataflow id="677" from="empty_3" to="specloopname_ln43" fromId="676" toId="105">
</dataflow>
<dataflow id="678" from="add_ln44" to="tw" fromId="115" toId="108">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="679" from="br_ln44" to="tw" fromId="119" toId="108">
<BackEdge/>
</dataflow>
<dataflow id="680" from="StgValue_653" to="tw" fromId="653" toId="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="681" from="br_ln44" to="tw" fromId="106" toId="108">
</dataflow>
<dataflow id="682" from="tw" to="zext_ln45" fromId="108" toId="109">
</dataflow>
<dataflow id="683" from="tmp_3" to="add_ln45_1" fromId="100" toId="110">
</dataflow>
<dataflow id="684" from="zext_ln45" to="add_ln45_1" fromId="109" toId="110">
</dataflow>
<dataflow id="685" from="add_ln45_1" to="zext_ln45_1" fromId="110" toId="111">
</dataflow>
<dataflow id="686" from="out_tile" to="out_tile_addr" fromId="446" toId="112">
</dataflow>
<dataflow id="687" from="StgValue_636" to="out_tile_addr" fromId="636" toId="112">
</dataflow>
<dataflow id="688" from="zext_ln45_1" to="out_tile_addr" fromId="111" toId="112">
</dataflow>
<dataflow id="689" from="tw" to="icmp_ln44" fromId="108" toId="113">
</dataflow>
<dataflow id="690" from="tW" to="icmp_ln44" fromId="75" toId="113">
</dataflow>
<dataflow id="691" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="114">
</dataflow>
<dataflow id="692" from="StgValue_665" to="speclooptripcount_ln0" fromId="665" toId="114">
</dataflow>
<dataflow id="693" from="StgValue_667" to="speclooptripcount_ln0" fromId="667" toId="114">
</dataflow>
<dataflow id="694" from="StgValue_669" to="speclooptripcount_ln0" fromId="669" toId="114">
</dataflow>
<dataflow id="695" from="tw" to="add_ln44" fromId="108" toId="115">
</dataflow>
<dataflow id="696" from="StgValue_672" to="add_ln44" fromId="672" toId="115">
</dataflow>
<dataflow id="697" from="icmp_ln44" to="br_ln44" fromId="113" toId="116">
</dataflow>
<dataflow id="698" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="530" toId="117">
</dataflow>
<dataflow id="700" from="empty_2" to="specloopname_ln44" fromId="699" toId="117">
</dataflow>
<dataflow id="701" from="b" to="store_ln45" fromId="96" toId="118">
</dataflow>
<dataflow id="702" from="out_tile_addr" to="store_ln45" fromId="112" toId="118">
</dataflow>
<dataflow id="703" from="add_ln58" to="ih" fromId="130" toId="121">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="704" from="br_ln58" to="ih" fromId="173" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="705" from="StgValue_534" to="ih" fromId="534" toId="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="706" from="br_ln58" to="ih" fromId="92" toId="121">
</dataflow>
<dataflow id="707" from="ih" to="trunc_ln62" fromId="121" toId="122">
</dataflow>
<dataflow id="708" from="ih" to="trunc_ln62_1" fromId="121" toId="123">
</dataflow>
<dataflow id="710" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_s" fromId="709" toId="124">
</dataflow>
<dataflow id="711" from="trunc_ln62_1" to="tmp_s" fromId="123" toId="124">
</dataflow>
<dataflow id="712" from="StgValue_613" to="tmp_s" fromId="613" toId="124">
</dataflow>
<dataflow id="714" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="tmp_2" fromId="713" toId="125">
</dataflow>
<dataflow id="715" from="trunc_ln62" to="tmp_2" fromId="122" toId="125">
</dataflow>
<dataflow id="717" from="StgValue_716" to="tmp_2" fromId="716" toId="125">
</dataflow>
<dataflow id="718" from="tmp_s" to="add_ln62" fromId="124" toId="126">
</dataflow>
<dataflow id="719" from="tmp_2" to="add_ln62" fromId="125" toId="126">
</dataflow>
<dataflow id="720" from="ih" to="zext_ln58" fromId="121" toId="127">
</dataflow>
<dataflow id="721" from="ih" to="icmp_ln58" fromId="121" toId="128">
</dataflow>
<dataflow id="722" from="sub66" to="icmp_ln58" fromId="59" toId="128">
</dataflow>
<dataflow id="723" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="129">
</dataflow>
<dataflow id="725" from="StgValue_724" to="speclooptripcount_ln0" fromId="724" toId="129">
</dataflow>
<dataflow id="727" from="StgValue_726" to="speclooptripcount_ln0" fromId="726" toId="129">
</dataflow>
<dataflow id="729" from="StgValue_728" to="speclooptripcount_ln0" fromId="728" toId="129">
</dataflow>
<dataflow id="730" from="ih" to="add_ln58" fromId="121" toId="130">
</dataflow>
<dataflow id="732" from="StgValue_731" to="add_ln58" fromId="731" toId="130">
</dataflow>
<dataflow id="733" from="icmp_ln58" to="br_ln58" fromId="128" toId="131">
</dataflow>
<dataflow id="734" from="_ssdm_op_SpecLoopName" to="specloopname_ln58" fromId="530" toId="132">
</dataflow>
<dataflow id="736" from="empty_6" to="specloopname_ln58" fromId="735" toId="132">
</dataflow>
<dataflow id="737" from="zext_ln58" to="add_ln59" fromId="127" toId="133">
</dataflow>
<dataflow id="739" from="StgValue_738" to="add_ln59" fromId="738" toId="133">
</dataflow>
<dataflow id="740" from="add_ln59" to="sext_ln59" fromId="133" toId="134">
</dataflow>
<dataflow id="741" from="sext_ln59" to="add_ln59_1" fromId="134" toId="135">
</dataflow>
<dataflow id="742" from="zext_ln33" to="add_ln59_1" fromId="48" toId="135">
</dataflow>
<dataflow id="744" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_7" fromId="743" toId="136">
</dataflow>
<dataflow id="745" from="add_ln59_1" to="tmp_7" fromId="135" toId="136">
</dataflow>
<dataflow id="747" from="StgValue_746" to="tmp_7" fromId="746" toId="136">
</dataflow>
<dataflow id="748" from="add_ln59_1" to="icmp_ln11" fromId="135" toId="137">
</dataflow>
<dataflow id="750" from="StgValue_749" to="icmp_ln11" fromId="749" toId="137">
</dataflow>
<dataflow id="751" from="trunc_ln62" to="add_ln11_2" fromId="122" toId="138">
</dataflow>
<dataflow id="753" from="StgValue_752" to="add_ln11_2" fromId="752" toId="138">
</dataflow>
<dataflow id="754" from="add_ln11_2" to="add_ln11" fromId="138" toId="139">
</dataflow>
<dataflow id="755" from="trunc_ln34" to="add_ln11" fromId="55" toId="139">
</dataflow>
<dataflow id="756" from="tmp_7" to="select_ln10" fromId="136" toId="140">
</dataflow>
<dataflow id="757" from="StgValue_653" to="select_ln10" fromId="653" toId="140">
</dataflow>
<dataflow id="759" from="StgValue_758" to="select_ln10" fromId="758" toId="140">
</dataflow>
<dataflow id="760" from="tmp_7" to="or_ln10" fromId="136" toId="141">
</dataflow>
<dataflow id="761" from="icmp_ln11" to="or_ln10" fromId="137" toId="141">
</dataflow>
<dataflow id="762" from="or_ln10" to="gy" fromId="141" toId="142">
</dataflow>
<dataflow id="763" from="select_ln10" to="gy" fromId="140" toId="142">
</dataflow>
<dataflow id="764" from="add_ln11" to="gy" fromId="139" toId="142">
</dataflow>
<dataflow id="765" from="gy" to="zext_ln62" fromId="142" toId="143">
</dataflow>
<dataflow id="767" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="tmp_8" fromId="766" toId="144">
</dataflow>
<dataflow id="768" from="gy" to="tmp_8" fromId="142" toId="144">
</dataflow>
<dataflow id="769" from="StgValue_653" to="tmp_8" fromId="653" toId="144">
</dataflow>
<dataflow id="770" from="tmp_8" to="sub_ln62" fromId="144" toId="145">
</dataflow>
<dataflow id="771" from="zext_ln62" to="sub_ln62" fromId="143" toId="145">
</dataflow>
<dataflow id="772" from="add_ln60" to="iw" fromId="156" toId="148">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="773" from="br_ln60" to="iw" fromId="178" toId="148">
<BackEdge/>
</dataflow>
<dataflow id="774" from="StgValue_534" to="iw" fromId="534" toId="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="775" from="br_ln60" to="iw" fromId="146" toId="148">
</dataflow>
<dataflow id="776" from="iw" to="zext_ln62_1" fromId="148" toId="149">
</dataflow>
<dataflow id="777" from="add_ln62" to="add_ln62_1" fromId="126" toId="150">
</dataflow>
<dataflow id="778" from="zext_ln62_1" to="add_ln62_1" fromId="149" toId="150">
</dataflow>
<dataflow id="779" from="add_ln62_1" to="zext_ln62_2" fromId="150" toId="151">
</dataflow>
<dataflow id="780" from="in_tile_0" to="in_tile_0_addr" fromId="447" toId="152">
</dataflow>
<dataflow id="781" from="StgValue_636" to="in_tile_0_addr" fromId="636" toId="152">
</dataflow>
<dataflow id="782" from="zext_ln62_2" to="in_tile_0_addr" fromId="151" toId="152">
</dataflow>
<dataflow id="783" from="iw" to="zext_ln60" fromId="148" toId="153">
</dataflow>
<dataflow id="784" from="iw" to="icmp_ln60" fromId="148" toId="154">
</dataflow>
<dataflow id="785" from="sub74" to="icmp_ln60" fromId="91" toId="154">
</dataflow>
<dataflow id="786" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="155">
</dataflow>
<dataflow id="787" from="StgValue_724" to="speclooptripcount_ln0" fromId="724" toId="155">
</dataflow>
<dataflow id="788" from="StgValue_726" to="speclooptripcount_ln0" fromId="726" toId="155">
</dataflow>
<dataflow id="789" from="StgValue_728" to="speclooptripcount_ln0" fromId="728" toId="155">
</dataflow>
<dataflow id="790" from="iw" to="add_ln60" fromId="148" toId="156">
</dataflow>
<dataflow id="791" from="StgValue_731" to="add_ln60" fromId="731" toId="156">
</dataflow>
<dataflow id="792" from="icmp_ln60" to="br_ln60" fromId="154" toId="157">
</dataflow>
<dataflow id="793" from="zext_ln60" to="add_ln61" fromId="153" toId="158">
</dataflow>
<dataflow id="794" from="StgValue_738" to="add_ln61" fromId="738" toId="158">
</dataflow>
<dataflow id="795" from="add_ln61" to="sext_ln61" fromId="158" toId="159">
</dataflow>
<dataflow id="796" from="sext_ln61" to="add_ln61_1" fromId="159" toId="160">
</dataflow>
<dataflow id="797" from="zext_ln36" to="add_ln61_1" fromId="65" toId="160">
</dataflow>
<dataflow id="798" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_11" fromId="743" toId="161">
</dataflow>
<dataflow id="799" from="add_ln61_1" to="tmp_11" fromId="160" toId="161">
</dataflow>
<dataflow id="800" from="StgValue_746" to="tmp_11" fromId="746" toId="161">
</dataflow>
<dataflow id="801" from="add_ln61_1" to="icmp_ln11_1" fromId="160" toId="162">
</dataflow>
<dataflow id="802" from="StgValue_749" to="icmp_ln11_1" fromId="749" toId="162">
</dataflow>
<dataflow id="803" from="sext_ln61" to="add_ln11_1" fromId="159" toId="163">
</dataflow>
<dataflow id="804" from="zext_ln37" to="add_ln11_1" fromId="73" toId="163">
</dataflow>
<dataflow id="805" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_12" fromId="743" toId="164">
</dataflow>
<dataflow id="806" from="add_ln61_1" to="tmp_12" fromId="160" toId="164">
</dataflow>
<dataflow id="807" from="StgValue_746" to="tmp_12" fromId="746" toId="164">
</dataflow>
<dataflow id="808" from="tmp_12" to="select_ln10_2" fromId="164" toId="165">
</dataflow>
<dataflow id="810" from="StgValue_809" to="select_ln10_2" fromId="809" toId="165">
</dataflow>
<dataflow id="811" from="StgValue_749" to="select_ln10_2" fromId="749" toId="165">
</dataflow>
<dataflow id="812" from="tmp_11" to="or_ln10_1" fromId="161" toId="166">
</dataflow>
<dataflow id="813" from="icmp_ln11_1" to="or_ln10_1" fromId="162" toId="166">
</dataflow>
<dataflow id="814" from="or_ln10_1" to="gx" fromId="166" toId="167">
</dataflow>
<dataflow id="815" from="select_ln10_2" to="gx" fromId="165" toId="167">
</dataflow>
<dataflow id="816" from="add_ln11_1" to="gx" fromId="163" toId="167">
</dataflow>
<dataflow id="817" from="gx" to="sext_ln62" fromId="167" toId="168">
</dataflow>
<dataflow id="818" from="sub_ln62" to="add_ln62_2" fromId="145" toId="169">
</dataflow>
<dataflow id="819" from="sext_ln62" to="add_ln62_2" fromId="168" toId="169">
</dataflow>
<dataflow id="820" from="add_ln62_2" to="zext_ln62_3" fromId="169" toId="170">
</dataflow>
<dataflow id="821" from="input_ftmap" to="input_ftmap_addr" fromId="443" toId="171">
</dataflow>
<dataflow id="822" from="StgValue_636" to="input_ftmap_addr" fromId="636" toId="171">
</dataflow>
<dataflow id="823" from="zext_ln62_3" to="input_ftmap_addr" fromId="170" toId="171">
</dataflow>
<dataflow id="824" from="input_ftmap_addr" to="input_ftmap_load" fromId="171" toId="172">
</dataflow>
<dataflow id="825" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="530" toId="174">
</dataflow>
<dataflow id="827" from="empty_5" to="specloopname_ln60" fromId="826" toId="174">
</dataflow>
<dataflow id="828" from="input_ftmap_addr" to="input_ftmap_load" fromId="171" toId="175">
</dataflow>
<dataflow id="829" from="input_ftmap_load" to="bitcast_ln62" fromId="175" toId="176">
</dataflow>
<dataflow id="830" from="bitcast_ln62" to="store_ln62" fromId="176" toId="177">
</dataflow>
<dataflow id="831" from="in_tile_0_addr" to="store_ln62" fromId="152" toId="177">
</dataflow>
<dataflow id="832" from="add_ln69" to="tn_1" fromId="186" toId="179">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="833" from="br_ln69" to="tn_1" fromId="216" toId="179">
<BackEdge/>
</dataflow>
<dataflow id="834" from="StgValue_606" to="tn_1" fromId="606" toId="179">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="835" from="br_ln73" to="tn_1" fromId="147" toId="179">
</dataflow>
<dataflow id="836" from="tn_1" to="zext_ln73" fromId="179" toId="180">
</dataflow>
<dataflow id="838" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_9" fromId="837" toId="181">
</dataflow>
<dataflow id="839" from="tn_1" to="tmp_9" fromId="179" toId="181">
</dataflow>
<dataflow id="840" from="StgValue_716" to="tmp_9" fromId="716" toId="181">
</dataflow>
<dataflow id="841" from="tmp_9" to="zext_ln73_1" fromId="181" toId="182">
</dataflow>
<dataflow id="842" from="zext_ln73_1" to="add_ln73" fromId="182" toId="183">
</dataflow>
<dataflow id="843" from="zext_ln73" to="add_ln73" fromId="180" toId="183">
</dataflow>
<dataflow id="844" from="tn_1" to="zext_ln69" fromId="179" toId="184">
</dataflow>
<dataflow id="845" from="tn_1" to="icmp_ln69" fromId="179" toId="185">
</dataflow>
<dataflow id="846" from="StgValue_616" to="icmp_ln69" fromId="616" toId="185">
</dataflow>
<dataflow id="847" from="tn_1" to="add_ln69" fromId="179" toId="186">
</dataflow>
<dataflow id="848" from="StgValue_619" to="add_ln69" fromId="619" toId="186">
</dataflow>
<dataflow id="849" from="icmp_ln69" to="br_ln69" fromId="185" toId="187">
</dataflow>
<dataflow id="850" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln69" fromId="524" toId="188">
</dataflow>
<dataflow id="851" from="StgValue_526" to="speclooptripcount_ln69" fromId="526" toId="188">
</dataflow>
<dataflow id="852" from="StgValue_526" to="speclooptripcount_ln69" fromId="526" toId="188">
</dataflow>
<dataflow id="853" from="StgValue_526" to="speclooptripcount_ln69" fromId="526" toId="188">
</dataflow>
<dataflow id="854" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="530" toId="189">
</dataflow>
<dataflow id="856" from="empty_4" to="specloopname_ln69" fromId="855" toId="189">
</dataflow>
<dataflow id="857" from="n_1" to="trunc_ln30" fromId="40" toId="190">
</dataflow>
<dataflow id="858" from="zext_ln69" to="empty" fromId="184" toId="191">
</dataflow>
<dataflow id="859" from="trunc_ln30" to="empty" fromId="190" toId="191">
</dataflow>
<dataflow id="860" from="empty" to="zext_ln74" fromId="191" toId="192">
</dataflow>
<dataflow id="862" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_10" fromId="861" toId="193">
</dataflow>
<dataflow id="863" from="empty" to="tmp_10" fromId="191" toId="193">
</dataflow>
<dataflow id="864" from="StgValue_716" to="tmp_10" fromId="716" toId="193">
</dataflow>
<dataflow id="865" from="tmp_10" to="zext_ln74_1" fromId="193" toId="194">
</dataflow>
<dataflow id="866" from="zext_ln74_1" to="add_ln74" fromId="194" toId="195">
</dataflow>
<dataflow id="867" from="zext_ln74" to="add_ln74" fromId="192" toId="195">
</dataflow>
<dataflow id="868" from="add_ln71" to="kh" fromId="211" toId="198">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="869" from="br_ln71" to="kh" fromId="230" toId="198">
<BackEdge/>
</dataflow>
<dataflow id="870" from="StgValue_606" to="kh" fromId="606" toId="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="871" from="br_ln71" to="kh" fromId="196" toId="198">
</dataflow>
<dataflow id="872" from="kh" to="zext_ln73_2" fromId="198" toId="199">
</dataflow>
<dataflow id="873" from="kh" to="zext_ln73_3" fromId="198" toId="200">
</dataflow>
<dataflow id="874" from="add_ln73" to="add_ln73_1" fromId="183" toId="201">
</dataflow>
<dataflow id="875" from="zext_ln73_3" to="add_ln73_1" fromId="200" toId="201">
</dataflow>
<dataflow id="876" from="add_ln73_1" to="zext_ln73_4" fromId="201" toId="202">
</dataflow>
<dataflow id="877" from="add_ln73_1" to="trunc_ln73" fromId="201" toId="203">
</dataflow>
<dataflow id="879" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="p_shl6" fromId="878" toId="204">
</dataflow>
<dataflow id="880" from="trunc_ln73" to="p_shl6" fromId="203" toId="204">
</dataflow>
<dataflow id="881" from="StgValue_716" to="p_shl6" fromId="716" toId="204">
</dataflow>
<dataflow id="882" from="p_shl6" to="add_ln73_2" fromId="204" toId="205">
</dataflow>
<dataflow id="883" from="zext_ln73_4" to="add_ln73_2" fromId="202" toId="205">
</dataflow>
<dataflow id="884" from="add_ln74" to="add_ln74_1" fromId="195" toId="206">
</dataflow>
<dataflow id="885" from="zext_ln73_2" to="add_ln74_1" fromId="199" toId="206">
</dataflow>
<dataflow id="886" from="add_ln74_1" to="zext_ln74_2" fromId="206" toId="207">
</dataflow>
<dataflow id="888" from="_ssdm_op_BitConcatenate.i13.i10.i3" to="p_shl5" fromId="887" toId="208">
</dataflow>
<dataflow id="889" from="add_ln74_1" to="p_shl5" fromId="206" toId="208">
</dataflow>
<dataflow id="890" from="StgValue_716" to="p_shl5" fromId="716" toId="208">
</dataflow>
<dataflow id="891" from="p_shl5" to="add_ln74_2" fromId="208" toId="209">
</dataflow>
<dataflow id="892" from="zext_ln74_2" to="add_ln74_2" fromId="207" toId="209">
</dataflow>
<dataflow id="893" from="kh" to="icmp_ln71" fromId="198" toId="210">
</dataflow>
<dataflow id="895" from="StgValue_894" to="icmp_ln71" fromId="894" toId="210">
</dataflow>
<dataflow id="896" from="kh" to="add_ln71" fromId="198" toId="211">
</dataflow>
<dataflow id="897" from="StgValue_619" to="add_ln71" fromId="619" toId="211">
</dataflow>
<dataflow id="898" from="icmp_ln71" to="br_ln71" fromId="210" toId="212">
</dataflow>
<dataflow id="899" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln71" fromId="524" toId="213">
</dataflow>
<dataflow id="900" from="StgValue_724" to="speclooptripcount_ln71" fromId="724" toId="213">
</dataflow>
<dataflow id="901" from="StgValue_724" to="speclooptripcount_ln71" fromId="724" toId="213">
</dataflow>
<dataflow id="902" from="StgValue_724" to="speclooptripcount_ln71" fromId="724" toId="213">
</dataflow>
<dataflow id="903" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="530" toId="214">
</dataflow>
<dataflow id="905" from="empty_8" to="specloopname_ln71" fromId="904" toId="214">
</dataflow>
<dataflow id="906" from="add_ln72" to="kw" fromId="227" toId="217">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="907" from="br_ln72" to="kw" fromId="236" toId="217">
<BackEdge/>
</dataflow>
<dataflow id="908" from="StgValue_606" to="kw" fromId="606" toId="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="909" from="br_ln72" to="kw" fromId="215" toId="217">
</dataflow>
<dataflow id="910" from="kw" to="zext_ln73_5" fromId="217" toId="218">
</dataflow>
<dataflow id="911" from="kw" to="zext_ln73_6" fromId="217" toId="219">
</dataflow>
<dataflow id="912" from="add_ln73_2" to="add_ln73_3" fromId="205" toId="220">
</dataflow>
<dataflow id="913" from="zext_ln73_6" to="add_ln73_3" fromId="219" toId="220">
</dataflow>
<dataflow id="914" from="add_ln73_3" to="zext_ln73_7" fromId="220" toId="221">
</dataflow>
<dataflow id="915" from="w_tile_0" to="w_tile_0_addr" fromId="448" toId="222">
</dataflow>
<dataflow id="916" from="StgValue_636" to="w_tile_0_addr" fromId="636" toId="222">
</dataflow>
<dataflow id="917" from="zext_ln73_7" to="w_tile_0_addr" fromId="221" toId="222">
</dataflow>
<dataflow id="918" from="add_ln74_2" to="add_ln74_3" fromId="209" toId="223">
</dataflow>
<dataflow id="919" from="zext_ln73_5" to="add_ln74_3" fromId="218" toId="223">
</dataflow>
<dataflow id="920" from="add_ln74_3" to="zext_ln74_3" fromId="223" toId="224">
</dataflow>
<dataflow id="921" from="conv1_weights" to="conv1_weights_addr" fromId="444" toId="225">
</dataflow>
<dataflow id="922" from="StgValue_636" to="conv1_weights_addr" fromId="636" toId="225">
</dataflow>
<dataflow id="923" from="zext_ln74_3" to="conv1_weights_addr" fromId="224" toId="225">
</dataflow>
<dataflow id="924" from="kw" to="icmp_ln72" fromId="217" toId="226">
</dataflow>
<dataflow id="925" from="StgValue_894" to="icmp_ln72" fromId="894" toId="226">
</dataflow>
<dataflow id="926" from="kw" to="add_ln72" fromId="217" toId="227">
</dataflow>
<dataflow id="927" from="StgValue_619" to="add_ln72" fromId="619" toId="227">
</dataflow>
<dataflow id="928" from="icmp_ln72" to="br_ln72" fromId="226" toId="228">
</dataflow>
<dataflow id="929" from="conv1_weights_addr" to="conv1_weights_load" fromId="225" toId="229">
</dataflow>
<dataflow id="930" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln72" fromId="524" toId="231">
</dataflow>
<dataflow id="931" from="StgValue_724" to="speclooptripcount_ln72" fromId="724" toId="231">
</dataflow>
<dataflow id="932" from="StgValue_724" to="speclooptripcount_ln72" fromId="724" toId="231">
</dataflow>
<dataflow id="933" from="StgValue_724" to="speclooptripcount_ln72" fromId="724" toId="231">
</dataflow>
<dataflow id="934" from="_ssdm_op_SpecLoopName" to="specloopname_ln72" fromId="530" toId="232">
</dataflow>
<dataflow id="936" from="empty_7" to="specloopname_ln72" fromId="935" toId="232">
</dataflow>
<dataflow id="937" from="conv1_weights_addr" to="conv1_weights_load" fromId="225" toId="233">
</dataflow>
<dataflow id="938" from="conv1_weights_load" to="bitcast_ln74" fromId="233" toId="234">
</dataflow>
<dataflow id="939" from="bitcast_ln74" to="store_ln73" fromId="234" toId="235">
</dataflow>
<dataflow id="940" from="w_tile_0_addr" to="store_ln73" fromId="222" toId="235">
</dataflow>
<dataflow id="941" from="add_ln82" to="tn_2" fromId="245" toId="237">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="942" from="br_ln82" to="tn_2" fromId="261" toId="237">
<BackEdge/>
</dataflow>
<dataflow id="943" from="StgValue_606" to="tn_2" fromId="606" toId="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="944" from="br_ln85" to="tn_2" fromId="197" toId="237">
</dataflow>
<dataflow id="945" from="tn_2" to="zext_ln85" fromId="237" toId="238">
</dataflow>
<dataflow id="946" from="tn_2" to="trunc_ln85" fromId="237" toId="239">
</dataflow>
<dataflow id="947" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_23_cast" fromId="610" toId="240">
</dataflow>
<dataflow id="948" from="trunc_ln85" to="tmp_23_cast" fromId="239" toId="240">
</dataflow>
<dataflow id="949" from="StgValue_613" to="tmp_23_cast" fromId="613" toId="240">
</dataflow>
<dataflow id="950" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_13" fromId="837" toId="241">
</dataflow>
<dataflow id="951" from="tn_2" to="tmp_13" fromId="237" toId="241">
</dataflow>
<dataflow id="952" from="StgValue_716" to="tmp_13" fromId="716" toId="241">
</dataflow>
<dataflow id="953" from="tmp_13" to="zext_ln91" fromId="241" toId="242">
</dataflow>
<dataflow id="954" from="zext_ln91" to="add_ln91" fromId="242" toId="243">
</dataflow>
<dataflow id="955" from="zext_ln85" to="add_ln91" fromId="238" toId="243">
</dataflow>
<dataflow id="956" from="tn_2" to="icmp_ln82" fromId="237" toId="244">
</dataflow>
<dataflow id="957" from="StgValue_616" to="icmp_ln82" fromId="616" toId="244">
</dataflow>
<dataflow id="958" from="tn_2" to="add_ln82" fromId="237" toId="245">
</dataflow>
<dataflow id="959" from="StgValue_619" to="add_ln82" fromId="619" toId="245">
</dataflow>
<dataflow id="960" from="icmp_ln82" to="br_ln82" fromId="244" toId="246">
</dataflow>
<dataflow id="961" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln82" fromId="524" toId="247">
</dataflow>
<dataflow id="962" from="StgValue_526" to="speclooptripcount_ln82" fromId="526" toId="247">
</dataflow>
<dataflow id="963" from="StgValue_526" to="speclooptripcount_ln82" fromId="526" toId="247">
</dataflow>
<dataflow id="964" from="StgValue_526" to="speclooptripcount_ln82" fromId="526" toId="247">
</dataflow>
<dataflow id="965" from="_ssdm_op_SpecLoopName" to="specloopname_ln82" fromId="530" toId="248">
</dataflow>
<dataflow id="967" from="empty_14" to="specloopname_ln82" fromId="966" toId="248">
</dataflow>
<dataflow id="968" from="add_ln83" to="th_1" fromId="257" toId="251">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln84" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="969" from="br_ln83" to="th_1" fromId="273" toId="251">
<BackEdge/>
</dataflow>
<dataflow id="970" from="StgValue_653" to="th_1" fromId="653" toId="251">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="971" from="br_ln83" to="th_1" fromId="249" toId="251">
</dataflow>
<dataflow id="972" from="tmp_23_cast" to="add_ln85" fromId="240" toId="252">
</dataflow>
<dataflow id="973" from="th_1" to="add_ln85" fromId="251" toId="252">
</dataflow>
<dataflow id="974" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_14" fromId="658" toId="253">
</dataflow>
<dataflow id="975" from="add_ln85" to="tmp_14" fromId="252" toId="253">
</dataflow>
<dataflow id="976" from="StgValue_613" to="tmp_14" fromId="613" toId="253">
</dataflow>
<dataflow id="977" from="th_1" to="trunc_ln83" fromId="251" toId="254">
</dataflow>
<dataflow id="978" from="th_1" to="icmp_ln83" fromId="251" toId="255">
</dataflow>
<dataflow id="979" from="tH" to="icmp_ln83" fromId="57" toId="255">
</dataflow>
<dataflow id="980" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="256">
</dataflow>
<dataflow id="981" from="StgValue_665" to="speclooptripcount_ln0" fromId="665" toId="256">
</dataflow>
<dataflow id="982" from="StgValue_667" to="speclooptripcount_ln0" fromId="667" toId="256">
</dataflow>
<dataflow id="983" from="StgValue_669" to="speclooptripcount_ln0" fromId="669" toId="256">
</dataflow>
<dataflow id="984" from="th_1" to="add_ln83" fromId="251" toId="257">
</dataflow>
<dataflow id="985" from="StgValue_672" to="add_ln83" fromId="672" toId="257">
</dataflow>
<dataflow id="986" from="icmp_ln83" to="br_ln83" fromId="255" toId="258">
</dataflow>
<dataflow id="987" from="_ssdm_op_SpecLoopName" to="specloopname_ln83" fromId="530" toId="259">
</dataflow>
<dataflow id="989" from="empty_13" to="specloopname_ln83" fromId="988" toId="259">
</dataflow>
<dataflow id="990" from="add_ln84" to="tw_1" fromId="270" toId="262">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="991" from="br_ln84" to="tw_1" fromId="298" toId="262">
<BackEdge/>
</dataflow>
<dataflow id="992" from="StgValue_653" to="tw_1" fromId="653" toId="262">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="993" from="br_ln84" to="tw_1" fromId="260" toId="262">
</dataflow>
<dataflow id="994" from="tw_1" to="zext_ln85_1" fromId="262" toId="263">
</dataflow>
<dataflow id="995" from="tmp_14" to="add_ln85_1" fromId="253" toId="264">
</dataflow>
<dataflow id="996" from="zext_ln85_1" to="add_ln85_1" fromId="263" toId="264">
</dataflow>
<dataflow id="997" from="add_ln85_1" to="zext_ln85_2" fromId="264" toId="265">
</dataflow>
<dataflow id="998" from="out_tile" to="out_tile_addr_1" fromId="446" toId="266">
</dataflow>
<dataflow id="999" from="StgValue_636" to="out_tile_addr_1" fromId="636" toId="266">
</dataflow>
<dataflow id="1000" from="zext_ln85_2" to="out_tile_addr_1" fromId="265" toId="266">
</dataflow>
<dataflow id="1001" from="tw_1" to="zext_ln84" fromId="262" toId="267">
</dataflow>
<dataflow id="1002" from="tw_1" to="icmp_ln84" fromId="262" toId="268">
</dataflow>
<dataflow id="1003" from="tW" to="icmp_ln84" fromId="75" toId="268">
</dataflow>
<dataflow id="1004" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="269">
</dataflow>
<dataflow id="1005" from="StgValue_665" to="speclooptripcount_ln0" fromId="665" toId="269">
</dataflow>
<dataflow id="1006" from="StgValue_667" to="speclooptripcount_ln0" fromId="667" toId="269">
</dataflow>
<dataflow id="1007" from="StgValue_669" to="speclooptripcount_ln0" fromId="669" toId="269">
</dataflow>
<dataflow id="1008" from="tw_1" to="add_ln84" fromId="262" toId="270">
</dataflow>
<dataflow id="1009" from="StgValue_672" to="add_ln84" fromId="672" toId="270">
</dataflow>
<dataflow id="1010" from="icmp_ln84" to="br_ln84" fromId="268" toId="271">
</dataflow>
<dataflow id="1011" from="out_tile_addr_1" to="acc" fromId="266" toId="272">
</dataflow>
<dataflow id="1012" from="_ssdm_op_SpecLoopName" to="specloopname_ln84" fromId="530" toId="274">
</dataflow>
<dataflow id="1014" from="empty_12" to="specloopname_ln84" fromId="1013" toId="274">
</dataflow>
<dataflow id="1015" from="out_tile_addr_1" to="acc" fromId="266" toId="275">
</dataflow>
<dataflow id="1016" from="add_ln87" to="kh_1" fromId="287" toId="277">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1017" from="br_ln87" to="kh_1" fromId="316" toId="277">
<BackEdge/>
</dataflow>
<dataflow id="1018" from="StgValue_606" to="kh_1" fromId="606" toId="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1019" from="br_ln87" to="kh_1" fromId="276" toId="277">
</dataflow>
<dataflow id="1020" from="acc_8" to="acc_7" fromId="300" toId="278">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1021" from="br_ln87" to="acc_7" fromId="316" toId="278">
<BackEdge/>
</dataflow>
<dataflow id="1022" from="acc" to="acc_7" fromId="275" toId="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1023" from="br_ln87" to="acc_7" fromId="276" toId="278">
</dataflow>
<dataflow id="1024" from="kh_1" to="zext_ln91_1" fromId="277" toId="279">
</dataflow>
<dataflow id="1025" from="add_ln91" to="add_ln91_1" fromId="243" toId="280">
</dataflow>
<dataflow id="1026" from="zext_ln91_1" to="add_ln91_1" fromId="279" toId="280">
</dataflow>
<dataflow id="1027" from="add_ln91_1" to="zext_ln91_2" fromId="280" toId="281">
</dataflow>
<dataflow id="1028" from="add_ln91_1" to="trunc_ln91" fromId="280" toId="282">
</dataflow>
<dataflow id="1029" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="p_shl8" fromId="878" toId="283">
</dataflow>
<dataflow id="1030" from="trunc_ln91" to="p_shl8" fromId="282" toId="283">
</dataflow>
<dataflow id="1031" from="StgValue_716" to="p_shl8" fromId="716" toId="283">
</dataflow>
<dataflow id="1032" from="p_shl8" to="add_ln91_2" fromId="283" toId="284">
</dataflow>
<dataflow id="1033" from="zext_ln91_2" to="add_ln91_2" fromId="281" toId="284">
</dataflow>
<dataflow id="1034" from="kh_1" to="zext_ln87" fromId="277" toId="285">
</dataflow>
<dataflow id="1035" from="kh_1" to="icmp_ln87" fromId="277" toId="286">
</dataflow>
<dataflow id="1036" from="StgValue_894" to="icmp_ln87" fromId="894" toId="286">
</dataflow>
<dataflow id="1037" from="kh_1" to="add_ln87" fromId="277" toId="287">
</dataflow>
<dataflow id="1038" from="StgValue_619" to="add_ln87" fromId="619" toId="287">
</dataflow>
<dataflow id="1039" from="icmp_ln87" to="br_ln87" fromId="286" toId="288">
</dataflow>
<dataflow id="1040" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln85" fromId="524" toId="289">
</dataflow>
<dataflow id="1041" from="StgValue_724" to="speclooptripcount_ln85" fromId="724" toId="289">
</dataflow>
<dataflow id="1042" from="StgValue_724" to="speclooptripcount_ln85" fromId="724" toId="289">
</dataflow>
<dataflow id="1043" from="StgValue_724" to="speclooptripcount_ln85" fromId="724" toId="289">
</dataflow>
<dataflow id="1044" from="_ssdm_op_SpecLoopName" to="specloopname_ln87" fromId="530" toId="290">
</dataflow>
<dataflow id="1046" from="empty_11" to="specloopname_ln87" fromId="1045" toId="290">
</dataflow>
<dataflow id="1047" from="zext_ln87" to="empty_44" fromId="285" toId="291">
</dataflow>
<dataflow id="1048" from="trunc_ln83" to="empty_44" fromId="254" toId="291">
</dataflow>
<dataflow id="1049" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_17" fromId="709" toId="292">
</dataflow>
<dataflow id="1050" from="empty_44" to="tmp_17" fromId="291" toId="292">
</dataflow>
<dataflow id="1051" from="StgValue_613" to="tmp_17" fromId="613" toId="292">
</dataflow>
<dataflow id="1052" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_18" fromId="861" toId="293">
</dataflow>
<dataflow id="1053" from="empty_44" to="tmp_18" fromId="291" toId="293">
</dataflow>
<dataflow id="1054" from="StgValue_716" to="tmp_18" fromId="716" toId="293">
</dataflow>
<dataflow id="1055" from="tmp_18" to="zext_ln92" fromId="293" toId="294">
</dataflow>
<dataflow id="1056" from="tmp_17" to="add_ln92_1" fromId="292" toId="295">
</dataflow>
<dataflow id="1057" from="zext_ln92" to="add_ln92_1" fromId="294" toId="295">
</dataflow>
<dataflow id="1058" from="acc_7" to="store_ln96" fromId="278" toId="297">
</dataflow>
<dataflow id="1059" from="out_tile_addr_1" to="store_ln96" fromId="266" toId="297">
</dataflow>
<dataflow id="1060" from="add_ln89" to="kw_1" fromId="307" toId="299">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1061" from="br_ln89" to="kw_1" fromId="328" toId="299">
<BackEdge/>
</dataflow>
<dataflow id="1062" from="StgValue_606" to="kw_1" fromId="606" toId="299">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1063" from="br_ln89" to="kw_1" fromId="296" toId="299">
</dataflow>
<dataflow id="1064" from="acc_6" to="acc_8" fromId="327" toId="300">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1065" from="br_ln89" to="acc_8" fromId="328" toId="300">
<BackEdge/>
</dataflow>
<dataflow id="1066" from="acc_7" to="acc_8" fromId="278" toId="300">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1067" from="br_ln89" to="acc_8" fromId="296" toId="300">
</dataflow>
<dataflow id="1068" from="kw_1" to="zext_ln91_3" fromId="299" toId="301">
</dataflow>
<dataflow id="1069" from="add_ln91_2" to="add_ln91_3" fromId="284" toId="302">
</dataflow>
<dataflow id="1070" from="zext_ln91_3" to="add_ln91_3" fromId="301" toId="302">
</dataflow>
<dataflow id="1071" from="add_ln91_3" to="zext_ln91_4" fromId="302" toId="303">
</dataflow>
<dataflow id="1072" from="w_tile_0" to="w_tile_0_addr_1" fromId="448" toId="304">
</dataflow>
<dataflow id="1073" from="StgValue_636" to="w_tile_0_addr_1" fromId="636" toId="304">
</dataflow>
<dataflow id="1074" from="zext_ln91_4" to="w_tile_0_addr_1" fromId="303" toId="304">
</dataflow>
<dataflow id="1075" from="kw_1" to="zext_ln89" fromId="299" toId="305">
</dataflow>
<dataflow id="1076" from="kw_1" to="icmp_ln89" fromId="299" toId="306">
</dataflow>
<dataflow id="1077" from="StgValue_894" to="icmp_ln89" fromId="894" toId="306">
</dataflow>
<dataflow id="1078" from="kw_1" to="add_ln89" fromId="299" toId="307">
</dataflow>
<dataflow id="1079" from="StgValue_619" to="add_ln89" fromId="619" toId="307">
</dataflow>
<dataflow id="1080" from="icmp_ln89" to="br_ln89" fromId="306" toId="308">
</dataflow>
<dataflow id="1081" from="w_tile_0_addr_1" to="w_tile_0_load" fromId="304" toId="309">
</dataflow>
<dataflow id="1082" from="zext_ln89" to="add_ln92" fromId="305" toId="310">
</dataflow>
<dataflow id="1083" from="zext_ln84" to="add_ln92" fromId="267" toId="310">
</dataflow>
<dataflow id="1084" from="add_ln92" to="zext_ln92_1" fromId="310" toId="311">
</dataflow>
<dataflow id="1085" from="add_ln92_1" to="add_ln92_2" fromId="295" toId="312">
</dataflow>
<dataflow id="1086" from="zext_ln92_1" to="add_ln92_2" fromId="311" toId="312">
</dataflow>
<dataflow id="1087" from="add_ln92_2" to="zext_ln92_2" fromId="312" toId="313">
</dataflow>
<dataflow id="1088" from="in_tile_0" to="in_tile_0_addr_1" fromId="447" toId="314">
</dataflow>
<dataflow id="1089" from="StgValue_636" to="in_tile_0_addr_1" fromId="636" toId="314">
</dataflow>
<dataflow id="1090" from="zext_ln92_2" to="in_tile_0_addr_1" fromId="313" toId="314">
</dataflow>
<dataflow id="1091" from="in_tile_0_addr_1" to="in_tile_0_load" fromId="314" toId="315">
</dataflow>
<dataflow id="1092" from="w_tile_0_addr_1" to="w_tile_0_load" fromId="304" toId="317">
</dataflow>
<dataflow id="1093" from="in_tile_0_addr_1" to="in_tile_0_load" fromId="314" toId="318">
</dataflow>
<dataflow id="1094" from="w_tile_0_load" to="mul" fromId="317" toId="319">
</dataflow>
<dataflow id="1095" from="in_tile_0_load" to="mul" fromId="318" toId="319">
</dataflow>
<dataflow id="1096" from="w_tile_0_load" to="mul" fromId="317" toId="320">
</dataflow>
<dataflow id="1097" from="in_tile_0_load" to="mul" fromId="318" toId="320">
</dataflow>
<dataflow id="1098" from="w_tile_0_load" to="mul" fromId="317" toId="321">
</dataflow>
<dataflow id="1099" from="in_tile_0_load" to="mul" fromId="318" toId="321">
</dataflow>
<dataflow id="1100" from="acc_8" to="acc_6" fromId="300" toId="322">
</dataflow>
<dataflow id="1101" from="mul" to="acc_6" fromId="321" toId="322">
</dataflow>
<dataflow id="1102" from="acc_8" to="acc_6" fromId="300" toId="323">
</dataflow>
<dataflow id="1103" from="mul" to="acc_6" fromId="321" toId="323">
</dataflow>
<dataflow id="1104" from="acc_8" to="acc_6" fromId="300" toId="324">
</dataflow>
<dataflow id="1105" from="mul" to="acc_6" fromId="321" toId="324">
</dataflow>
<dataflow id="1106" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln85" fromId="524" toId="325">
</dataflow>
<dataflow id="1107" from="StgValue_724" to="speclooptripcount_ln85" fromId="724" toId="325">
</dataflow>
<dataflow id="1108" from="StgValue_724" to="speclooptripcount_ln85" fromId="724" toId="325">
</dataflow>
<dataflow id="1109" from="StgValue_724" to="speclooptripcount_ln85" fromId="724" toId="325">
</dataflow>
<dataflow id="1110" from="_ssdm_op_SpecLoopName" to="specloopname_ln89" fromId="530" toId="326">
</dataflow>
<dataflow id="1112" from="empty_10" to="specloopname_ln89" fromId="1111" toId="326">
</dataflow>
<dataflow id="1113" from="acc_8" to="acc_6" fromId="300" toId="327">
</dataflow>
<dataflow id="1114" from="mul" to="acc_6" fromId="321" toId="327">
</dataflow>
<dataflow id="1115" from="add_ln103" to="tn_3" fromId="334" toId="329">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1116" from="br_ln103" to="tn_3" fromId="364" toId="329">
<BackEdge/>
</dataflow>
<dataflow id="1117" from="StgValue_606" to="tn_3" fromId="606" toId="329">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1118" from="br_ln106" to="tn_3" fromId="250" toId="329">
</dataflow>
<dataflow id="1119" from="tn_3" to="trunc_ln106" fromId="329" toId="330">
</dataflow>
<dataflow id="1120" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_27_cast" fromId="610" toId="331">
</dataflow>
<dataflow id="1121" from="trunc_ln106" to="tmp_27_cast" fromId="330" toId="331">
</dataflow>
<dataflow id="1122" from="StgValue_613" to="tmp_27_cast" fromId="613" toId="331">
</dataflow>
<dataflow id="1123" from="tn_3" to="zext_ln103" fromId="329" toId="332">
</dataflow>
<dataflow id="1124" from="tn_3" to="icmp_ln103" fromId="329" toId="333">
</dataflow>
<dataflow id="1125" from="StgValue_616" to="icmp_ln103" fromId="616" toId="333">
</dataflow>
<dataflow id="1126" from="tn_3" to="add_ln103" fromId="329" toId="334">
</dataflow>
<dataflow id="1127" from="StgValue_619" to="add_ln103" fromId="619" toId="334">
</dataflow>
<dataflow id="1128" from="icmp_ln103" to="br_ln103" fromId="333" toId="335">
</dataflow>
<dataflow id="1129" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln103" fromId="524" toId="336">
</dataflow>
<dataflow id="1130" from="StgValue_526" to="speclooptripcount_ln103" fromId="526" toId="336">
</dataflow>
<dataflow id="1131" from="StgValue_526" to="speclooptripcount_ln103" fromId="526" toId="336">
</dataflow>
<dataflow id="1132" from="StgValue_526" to="speclooptripcount_ln103" fromId="526" toId="336">
</dataflow>
<dataflow id="1133" from="_ssdm_op_SpecLoopName" to="specloopname_ln103" fromId="530" toId="337">
</dataflow>
<dataflow id="1135" from="empty_17" to="specloopname_ln103" fromId="1134" toId="337">
</dataflow>
<dataflow id="1136" from="n_1" to="trunc_ln30_1" fromId="40" toId="338">
</dataflow>
<dataflow id="1137" from="zext_ln103" to="empty_45" fromId="332" toId="339">
</dataflow>
<dataflow id="1138" from="trunc_ln30_1" to="empty_45" fromId="338" toId="339">
</dataflow>
<dataflow id="1139" from="empty_45" to="zext_ln106" fromId="339" toId="340">
</dataflow>
<dataflow id="1141" from="_ssdm_op_BitConcatenate.i14.i6.i8" to="tmp_15" fromId="1140" toId="341">
</dataflow>
<dataflow id="1142" from="empty_45" to="tmp_15" fromId="339" toId="341">
</dataflow>
<dataflow id="1143" from="StgValue_653" to="tmp_15" fromId="653" toId="341">
</dataflow>
<dataflow id="1144" from="tmp_15" to="zext_ln106_1" fromId="341" toId="342">
</dataflow>
<dataflow id="1145" from="zext_ln106_1" to="sub_ln106" fromId="342" toId="343">
</dataflow>
<dataflow id="1146" from="zext_ln106" to="sub_ln106" fromId="340" toId="343">
</dataflow>
<dataflow id="1147" from="sub_ln106" to="sext_ln104" fromId="343" toId="344">
</dataflow>
<dataflow id="1148" from="add_ln104" to="th_2" fromId="353" toId="347">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1149" from="br_ln104" to="th_2" fromId="379" toId="347">
<BackEdge/>
</dataflow>
<dataflow id="1150" from="StgValue_653" to="th_2" fromId="653" toId="347">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1151" from="br_ln104" to="th_2" fromId="345" toId="347">
</dataflow>
<dataflow id="1152" from="tmp_27_cast" to="add_ln106_1" fromId="331" toId="348">
</dataflow>
<dataflow id="1153" from="th_2" to="add_ln106_1" fromId="347" toId="348">
</dataflow>
<dataflow id="1154" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="tmp_16" fromId="658" toId="349">
</dataflow>
<dataflow id="1155" from="add_ln106_1" to="tmp_16" fromId="348" toId="349">
</dataflow>
<dataflow id="1156" from="StgValue_613" to="tmp_16" fromId="613" toId="349">
</dataflow>
<dataflow id="1157" from="th_2" to="zext_ln104" fromId="347" toId="350">
</dataflow>
<dataflow id="1158" from="th_2" to="icmp_ln104" fromId="347" toId="351">
</dataflow>
<dataflow id="1159" from="tH" to="icmp_ln104" fromId="57" toId="351">
</dataflow>
<dataflow id="1160" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="352">
</dataflow>
<dataflow id="1161" from="StgValue_665" to="speclooptripcount_ln0" fromId="665" toId="352">
</dataflow>
<dataflow id="1162" from="StgValue_667" to="speclooptripcount_ln0" fromId="667" toId="352">
</dataflow>
<dataflow id="1163" from="StgValue_669" to="speclooptripcount_ln0" fromId="669" toId="352">
</dataflow>
<dataflow id="1164" from="th_2" to="add_ln104" fromId="347" toId="353">
</dataflow>
<dataflow id="1165" from="StgValue_672" to="add_ln104" fromId="672" toId="353">
</dataflow>
<dataflow id="1166" from="icmp_ln104" to="br_ln104" fromId="351" toId="354">
</dataflow>
<dataflow id="1167" from="_ssdm_op_SpecLoopName" to="specloopname_ln104" fromId="530" toId="355">
</dataflow>
<dataflow id="1169" from="empty_16" to="specloopname_ln104" fromId="1168" toId="355">
</dataflow>
<dataflow id="1170" from="zext_ln104" to="empty_46" fromId="350" toId="356">
</dataflow>
<dataflow id="1171" from="h" to="empty_46" fromId="47" toId="356">
</dataflow>
<dataflow id="1172" from="empty_46" to="zext_ln106_2" fromId="356" toId="357">
</dataflow>
<dataflow id="1173" from="sext_ln104" to="add_ln106_2" fromId="344" toId="358">
</dataflow>
<dataflow id="1174" from="zext_ln106_2" to="add_ln106_2" fromId="357" toId="358">
</dataflow>
<dataflow id="1175" from="add_ln106_2" to="sext_ln106" fromId="358" toId="359">
</dataflow>
<dataflow id="1176" from="add_ln106_2" to="trunc_ln106_1" fromId="358" toId="360">
</dataflow>
<dataflow id="1178" from="_ssdm_op_BitConcatenate.i22.i14.i8" to="p_shl" fromId="1177" toId="361">
</dataflow>
<dataflow id="1179" from="trunc_ln106_1" to="p_shl" fromId="360" toId="361">
</dataflow>
<dataflow id="1180" from="StgValue_653" to="p_shl" fromId="653" toId="361">
</dataflow>
<dataflow id="1181" from="p_shl" to="sub_ln106_1" fromId="361" toId="362">
</dataflow>
<dataflow id="1182" from="sext_ln106" to="sub_ln106_1" fromId="359" toId="362">
</dataflow>
<dataflow id="1183" from="add_ln105" to="tw_2" fromId="373" toId="365">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1184" from="br_ln105" to="tw_2" fromId="385" toId="365">
<BackEdge/>
</dataflow>
<dataflow id="1185" from="StgValue_653" to="tw_2" fromId="653" toId="365">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1186" from="br_ln105" to="tw_2" fromId="363" toId="365">
</dataflow>
<dataflow id="1187" from="tw_2" to="zext_ln106_3" fromId="365" toId="366">
</dataflow>
<dataflow id="1188" from="tmp_16" to="add_ln106_3" fromId="349" toId="367">
</dataflow>
<dataflow id="1189" from="zext_ln106_3" to="add_ln106_3" fromId="366" toId="367">
</dataflow>
<dataflow id="1190" from="add_ln106_3" to="zext_ln106_4" fromId="367" toId="368">
</dataflow>
<dataflow id="1191" from="out_tile" to="out_tile_addr_2" fromId="446" toId="369">
</dataflow>
<dataflow id="1192" from="StgValue_636" to="out_tile_addr_2" fromId="636" toId="369">
</dataflow>
<dataflow id="1193" from="zext_ln106_4" to="out_tile_addr_2" fromId="368" toId="369">
</dataflow>
<dataflow id="1194" from="tw_2" to="zext_ln105" fromId="365" toId="370">
</dataflow>
<dataflow id="1195" from="tw_2" to="icmp_ln105" fromId="365" toId="371">
</dataflow>
<dataflow id="1196" from="tW" to="icmp_ln105" fromId="75" toId="371">
</dataflow>
<dataflow id="1197" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="524" toId="372">
</dataflow>
<dataflow id="1198" from="StgValue_665" to="speclooptripcount_ln0" fromId="665" toId="372">
</dataflow>
<dataflow id="1199" from="StgValue_667" to="speclooptripcount_ln0" fromId="667" toId="372">
</dataflow>
<dataflow id="1200" from="StgValue_669" to="speclooptripcount_ln0" fromId="669" toId="372">
</dataflow>
<dataflow id="1201" from="tw_2" to="add_ln105" fromId="365" toId="373">
</dataflow>
<dataflow id="1202" from="StgValue_672" to="add_ln105" fromId="672" toId="373">
</dataflow>
<dataflow id="1203" from="icmp_ln105" to="br_ln105" fromId="371" toId="374">
</dataflow>
<dataflow id="1204" from="out_tile_addr_2" to="out_tile_load" fromId="369" toId="375">
</dataflow>
<dataflow id="1205" from="zext_ln105" to="add_ln106" fromId="370" toId="376">
</dataflow>
<dataflow id="1206" from="w" to="add_ln106" fromId="64" toId="376">
</dataflow>
<dataflow id="1207" from="add_ln106" to="zext_ln106_5" fromId="376" toId="377">
</dataflow>
<dataflow id="1208" from="sub_ln106_1" to="add_ln106_4" fromId="362" toId="378">
</dataflow>
<dataflow id="1209" from="zext_ln106_5" to="add_ln106_4" fromId="377" toId="378">
</dataflow>
<dataflow id="1210" from="_ssdm_op_SpecLoopName" to="specloopname_ln105" fromId="530" toId="380">
</dataflow>
<dataflow id="1212" from="empty_15" to="specloopname_ln105" fromId="1211" toId="380">
</dataflow>
<dataflow id="1213" from="out_tile_addr_2" to="out_tile_load" fromId="369" toId="381">
</dataflow>
<dataflow id="1214" from="add_ln106_4" to="zext_ln106_6" fromId="378" toId="382">
</dataflow>
<dataflow id="1215" from="feat1" to="feat1_addr" fromId="449" toId="383">
</dataflow>
<dataflow id="1216" from="StgValue_636" to="feat1_addr" fromId="636" toId="383">
</dataflow>
<dataflow id="1217" from="zext_ln106_6" to="feat1_addr" fromId="382" toId="383">
</dataflow>
<dataflow id="1218" from="out_tile_load" to="store_ln106" fromId="381" toId="384">
</dataflow>
<dataflow id="1219" from="feat1_addr" to="store_ln106" fromId="383" toId="384">
</dataflow>
<dataflow id="1220" from="tmp" to="StgValue_2" fromId="41" toId="2">
</dataflow>
<dataflow id="1221" from="icmp_ln33" to="StgValue_3" fromId="49" toId="3">
</dataflow>
<dataflow id="1222" from="icmp_ln36" to="StgValue_4" fromId="66" toId="4">
</dataflow>
<dataflow id="1223" from="icmp_ln41" to="StgValue_5" fromId="82" toId="5">
</dataflow>
<dataflow id="1224" from="icmp_ln43" to="StgValue_7" fromId="101" toId="7">
</dataflow>
<dataflow id="1225" from="icmp_ln44" to="StgValue_8" fromId="113" toId="8">
</dataflow>
<dataflow id="1226" from="icmp_ln58" to="StgValue_9" fromId="128" toId="9">
</dataflow>
<dataflow id="1227" from="icmp_ln60" to="StgValue_10" fromId="154" toId="10">
</dataflow>
<dataflow id="1228" from="icmp_ln69" to="StgValue_12" fromId="185" toId="12">
</dataflow>
<dataflow id="1229" from="icmp_ln71" to="StgValue_13" fromId="210" toId="13">
</dataflow>
<dataflow id="1230" from="icmp_ln72" to="StgValue_14" fromId="226" toId="14">
</dataflow>
<dataflow id="1231" from="icmp_ln82" to="StgValue_16" fromId="244" toId="16">
</dataflow>
<dataflow id="1232" from="icmp_ln83" to="StgValue_17" fromId="255" toId="17">
</dataflow>
<dataflow id="1233" from="icmp_ln84" to="StgValue_18" fromId="268" toId="18">
</dataflow>
<dataflow id="1234" from="icmp_ln87" to="StgValue_20" fromId="286" toId="20">
</dataflow>
<dataflow id="1235" from="icmp_ln89" to="StgValue_21" fromId="306" toId="21">
</dataflow>
<dataflow id="1236" from="icmp_ln103" to="StgValue_30" fromId="333" toId="30">
</dataflow>
<dataflow id="1237" from="icmp_ln104" to="StgValue_31" fromId="351" toId="31">
</dataflow>
<dataflow id="1238" from="icmp_ln105" to="StgValue_32" fromId="371" toId="32">
</dataflow>
</dataflows>


</stg>
