* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Mar 8 2019 19:59:27

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ppm_encoder1.CHOOSE_CHANNEL_fast_RNIINM32Z0Z_2
T_8_22_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g2_5
T_8_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.init_pulses39_2_0_cascade_
T_8_22_wire_logic_cluster/lc_4/ltout
T_8_22_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder1.CHOOSE_CHANNEL_fastZ0Z_1
T_8_21_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g0_7
T_8_22_wire_logic_cluster/lc_4/in_3

T_8_21_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g0_7
T_8_22_wire_logic_cluster/lc_0/in_3

T_8_21_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g0_7
T_8_22_wire_logic_cluster/lc_1/in_0

T_8_21_wire_logic_cluster/lc_7/out
T_7_22_lc_trk_g0_7
T_7_22_wire_logic_cluster/lc_0/in_3

T_8_21_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g1_7
T_8_21_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder1.PPM_STATE_RNIH6OE8_0Z0Z_0
T_8_22_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g1_7
T_8_23_input_2_2
T_8_23_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder1.un14_0_12
T_8_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g2_2
T_8_22_wire_logic_cluster/lc_7/in_3

T_8_22_wire_logic_cluster/lc_2/out
T_7_23_lc_trk_g1_2
T_7_23_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_16
T_8_25_wire_logic_cluster/lc_0/cout
T_8_25_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_17
T_8_25_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g3_1
T_8_25_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder1.CHOOSE_CHANNEL_fastZ0Z_3
T_8_21_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g1_1
T_8_22_input_2_4
T_8_22_wire_logic_cluster/lc_4/in_2

T_8_21_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g1_1
T_8_22_wire_logic_cluster/lc_0/in_0

T_8_21_wire_logic_cluster/lc_1/out
T_7_22_lc_trk_g1_1
T_7_22_input_2_0
T_7_22_wire_logic_cluster/lc_0/in_2

T_8_21_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g1_1
T_8_22_wire_logic_cluster/lc_1/in_3

T_8_21_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g2_1
T_8_21_input_2_1
T_8_21_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_8_25_0_
T_8_25_wire_logic_cluster/carry_in_mux/cout
T_8_25_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_16
T_8_25_wire_logic_cluster/lc_0/out
T_8_25_lc_trk_g1_0
T_8_25_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder1.pulses2count22_0
T_8_22_wire_logic_cluster/lc_0/out
T_7_22_lc_trk_g3_0
T_7_22_wire_logic_cluster/lc_1/in_0

T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_9_24_sp4_v_t_40
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_7/in_0

T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_9_24_sp4_v_t_40
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_3/in_0

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_1/in_0

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_0/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_9_24_sp4_v_t_40
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_6/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_4/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_9_24_sp4_v_t_40
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_6/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_24_lc_trk_g0_5
T_10_24_wire_logic_cluster/lc_2/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_9_24_sp4_v_t_40
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_5/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_9_20_sp4_v_t_44
T_9_24_sp4_v_t_40
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_3/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_11_22_sp4_v_t_40
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_1/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_0
T_12_22_sp4_v_t_37
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_3/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_9_22_sp4_h_l_0
T_12_22_sp4_v_t_37
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_1/in_3

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_5/in_0

T_8_22_wire_logic_cluster/lc_0/out
T_8_22_sp4_h_l_5
T_10_22_lc_trk_g3_0
T_10_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder1.un14_0_i_0_0
T_7_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g0_1
T_8_22_wire_logic_cluster/lc_7/in_0

T_7_22_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_0/in_1

T_7_22_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g0_1
T_7_23_wire_logic_cluster/lc_4/in_1

T_7_22_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g2_1
T_8_23_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder1.CHOOSE_CHANNEL_fastZ0Z_2
T_7_22_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g1_5
T_8_22_input_2_0
T_8_22_wire_logic_cluster/lc_0/in_2

T_7_22_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g1_5
T_8_22_wire_logic_cluster/lc_5/in_3

T_7_22_wire_logic_cluster/lc_5/out
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_5/out
T_8_22_lc_trk_g1_5
T_8_22_wire_logic_cluster/lc_1/in_1

T_7_22_wire_logic_cluster/lc_5/out
T_7_22_lc_trk_g1_5
T_7_22_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder1.PPM_STATEZ0Z_0
T_9_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g3_2
T_8_22_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_1/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_12_22_sp4_v_t_39
T_12_24_lc_trk_g3_2
T_12_24_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_7_22_lc_trk_g0_4
T_7_22_wire_logic_cluster/lc_7/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.PPM_STATEZ0Z_1
T_8_22_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g2_6
T_8_22_wire_logic_cluster/lc_5/in_1

T_8_22_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_1/in_1

T_8_22_wire_logic_cluster/lc_6/out
T_8_21_sp4_v_t_44
T_9_25_sp4_h_l_9
T_10_25_lc_trk_g2_1
T_10_25_wire_logic_cluster/lc_6/in_1

T_8_22_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_40
T_10_24_sp4_h_l_5
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_6/in_1

T_8_22_wire_logic_cluster/lc_6/out
T_7_22_sp12_h_l_0
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_6/in_1

T_8_22_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_4/in_3

T_8_22_wire_logic_cluster/lc_6/out
T_8_21_sp4_v_t_44
T_9_25_sp4_h_l_9
T_10_25_lc_trk_g2_1
T_10_25_input_2_1
T_10_25_wire_logic_cluster/lc_1/in_2

T_8_22_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g2_6
T_7_22_wire_logic_cluster/lc_7/in_1

T_8_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_36
T_9_23_sp4_h_l_1
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_3/in_3

T_8_22_wire_logic_cluster/lc_6/out
T_8_22_lc_trk_g2_6
T_8_22_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder1.CHOOSE_CHANNEL_fastZ0Z_0
T_8_21_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g1_4
T_8_22_wire_logic_cluster/lc_0/in_1

T_8_21_wire_logic_cluster/lc_4/out
T_7_22_lc_trk_g1_4
T_7_22_wire_logic_cluster/lc_0/in_1

T_8_21_wire_logic_cluster/lc_4/out
T_8_22_lc_trk_g1_4
T_8_22_input_2_1
T_8_22_wire_logic_cluster/lc_1/in_2

T_8_21_wire_logic_cluster/lc_4/out
T_8_21_lc_trk_g1_4
T_8_21_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_15
T_8_24_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g1_7
T_7_25_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_14
T_8_24_wire_logic_cluster/lc_6/cout
T_8_24_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_14
T_8_24_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g1_6
T_7_25_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_13
T_8_24_wire_logic_cluster/lc_5/cout
T_8_24_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_18_cascade_
T_8_25_wire_logic_cluster/lc_2/ltout
T_8_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder1.un1_init_pulses_cry_17
T_8_25_wire_logic_cluster/lc_1/cout
T_8_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_13
T_8_24_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g0_5
T_7_25_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_12
T_8_24_wire_logic_cluster/lc_4/cout
T_8_24_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder1.N_355_i
T_8_22_wire_logic_cluster/lc_3/out
T_8_23_lc_trk_g0_3
T_8_23_input_2_1
T_8_23_wire_logic_cluster/lc_1/in_2

T_8_22_wire_logic_cluster/lc_3/out
T_8_23_lc_trk_g0_3
T_8_23_input_2_3
T_8_23_wire_logic_cluster/lc_3/in_2

T_8_22_wire_logic_cluster/lc_3/out
T_8_21_sp4_v_t_38
T_8_24_lc_trk_g0_6
T_8_24_input_2_4
T_8_24_wire_logic_cluster/lc_4/in_2

T_8_22_wire_logic_cluster/lc_3/out
T_8_21_sp4_v_t_38
T_8_24_lc_trk_g0_6
T_8_24_input_2_6
T_8_24_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder1.un14_0_12_cascade_
T_8_22_wire_logic_cluster/lc_2/ltout
T_8_22_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder1.un1_init_pulses_cry_11
T_8_24_wire_logic_cluster/lc_3/cout
T_8_24_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_12
T_8_24_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g0_4
T_8_25_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_10
T_8_24_wire_logic_cluster/lc_2/cout
T_8_24_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_11
T_8_24_wire_logic_cluster/lc_3/out
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_10
T_8_24_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_9
T_8_24_wire_logic_cluster/lc_1/cout
T_8_24_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder1.pulses2countZ0Z_0
T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g1_3
T_12_25_wire_logic_cluster/lc_2/in_0

End 

Net : ppm_encoder1.counter11_0_I_1_c_RNOZ0
T_12_25_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g3_2
T_11_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.un1_PPM_STATE_0_sqmuxa_0_i_g
T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_28_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_27_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

T_12_31_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_26_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder1.un1_PPM_STATE_0_sqmuxa_0_i
T_12_24_wire_logic_cluster/lc_1/out
T_12_21_sp12_v_t_22
T_12_31_lc_trk_g0_5
T_12_31_wire_gbuf/in

End 

Net : ppm_encoder1.counter11_0_N_2_THRU_CO
T_11_25_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_1/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_10_25_lc_trk_g2_2
T_10_25_wire_logic_cluster/lc_1/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_41
T_10_23_lc_trk_g0_4
T_10_23_wire_logic_cluster/lc_3/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_1/in_0

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_21_sp4_v_t_43
T_7_23_lc_trk_g0_6
T_7_23_wire_logic_cluster/lc_0/in_0

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_21_sp4_v_t_43
T_7_23_lc_trk_g0_6
T_7_23_wire_logic_cluster/lc_2/in_0

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_7_25_sp4_h_l_5
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_3/in_0

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_7_25_sp4_h_l_5
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_7/in_0

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_6/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_0/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_21_sp4_v_t_43
T_7_23_lc_trk_g0_6
T_7_23_wire_logic_cluster/lc_7/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_0/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_4/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_21_sp4_v_t_43
T_7_24_lc_trk_g3_3
T_7_24_wire_logic_cluster/lc_5/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_7_25_sp4_h_l_5
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_2/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_7_25_sp4_h_l_5
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_4/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_7_25_sp4_h_l_5
T_7_25_lc_trk_g1_0
T_7_25_wire_logic_cluster/lc_6/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_sp4_h_l_9
T_10_21_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_2/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_25_lc_trk_g1_1
T_8_25_wire_logic_cluster/lc_4/in_0

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_25_lc_trk_g1_1
T_8_25_wire_logic_cluster/lc_7/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_25_lc_trk_g1_1
T_8_25_wire_logic_cluster/lc_5/in_1

T_11_25_wire_logic_cluster/lc_2/out
T_9_25_sp4_h_l_1
T_8_25_lc_trk_g1_1
T_8_25_wire_logic_cluster/lc_3/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder1.counter11_0_N_2
T_11_25_wire_logic_cluster/lc_1/cout
T_11_25_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.counterZ0Z_1
T_11_26_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_wire_logic_cluster/lc_2/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g0_1
T_12_26_wire_logic_cluster/lc_0/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g3_1
T_11_26_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_1
T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g3_1
T_12_25_input_2_2
T_12_25_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder1.counter11_0_I_27_c_RNOZ0
T_11_23_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g1_0
T_11_24_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder1.counterZ0Z_9
T_11_27_wire_logic_cluster/lc_1/out
T_11_16_sp12_v_t_22
T_11_23_lc_trk_g3_2
T_11_23_wire_logic_cluster/lc_0/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g3_1
T_12_26_wire_logic_cluster/lc_6/in_0

T_11_27_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g3_1
T_11_27_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_9
T_8_24_wire_logic_cluster/lc_1/out
T_7_23_lc_trk_g2_1
T_7_23_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_8
T_8_24_wire_logic_cluster/lc_0/cout
T_8_24_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder1.N_46_cascade_
T_7_22_wire_logic_cluster/lc_0/ltout
T_7_22_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder1.counter11_0_I_9_c_RNOZ0
T_11_25_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g1_7
T_11_24_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.counterZ0Z_3
T_11_26_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g0_3
T_11_25_wire_logic_cluster/lc_7/in_0

T_11_26_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g0_3
T_12_26_wire_logic_cluster/lc_6/in_1

T_11_26_wire_logic_cluster/lc_3/out
T_11_26_lc_trk_g1_3
T_11_26_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder1.un14_0_iv_1_12_cascade_
T_8_22_wire_logic_cluster/lc_1/ltout
T_8_22_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder1.pulses2countZ0Z_2
T_10_24_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g2_6
T_11_25_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_3
T_10_24_wire_logic_cluster/lc_4/out
T_11_25_lc_trk_g3_4
T_11_25_input_2_7
T_11_25_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder1.counterZ0Z_0
T_11_26_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g3_0
T_12_25_wire_logic_cluster/lc_2/in_3

T_11_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_4/in_3

T_11_26_wire_logic_cluster/lc_0/out
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.counterZ0Z_8
T_11_27_wire_logic_cluster/lc_0/out
T_11_15_sp12_v_t_23
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_0/in_3

T_11_27_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g3_0
T_12_26_wire_logic_cluster/lc_0/in_3

T_11_27_wire_logic_cluster/lc_0/out
T_11_27_lc_trk_g3_0
T_11_27_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_8_24_0_
T_8_24_wire_logic_cluster/carry_in_mux/cout
T_8_24_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_8
T_8_24_wire_logic_cluster/lc_0/out
T_9_24_lc_trk_g1_0
T_9_24_wire_logic_cluster/lc_4/in_3

End 

Net : ppm_encoder1.counterZ0Z_5
T_11_26_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g3_5
T_10_25_wire_logic_cluster/lc_0/in_0

T_11_26_wire_logic_cluster/lc_5/out
T_12_22_sp4_v_t_46
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_6/in_0

T_11_26_wire_logic_cluster/lc_5/out
T_11_26_lc_trk_g1_5
T_11_26_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder1.counter11_0_I_15_c_RNOZ0
T_10_25_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g3_0
T_11_24_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_5
T_9_25_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g1_3
T_10_25_input_2_0
T_10_25_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder1.pulses2countZ0Z_4
T_9_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g1_6
T_10_25_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.counterZ0Z_2
T_11_26_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g0_2
T_11_25_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_6/in_3

T_11_26_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g1_2
T_11_26_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.counter11_0_I_21_c_RNOZ0
T_11_25_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g0_4
T_11_24_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder1.counterZ0Z_7
T_11_26_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g1_7
T_11_25_wire_logic_cluster/lc_4/in_0

T_11_26_wire_logic_cluster/lc_7/out
T_10_26_lc_trk_g3_7
T_10_26_input_2_6
T_10_26_wire_logic_cluster/lc_6/in_2

T_11_26_wire_logic_cluster/lc_7/out
T_11_26_lc_trk_g3_7
T_11_26_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.counter11_0_I_33_c_RNOZ0
T_11_25_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g1_3
T_11_24_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder1.counterZ0Z_11
T_11_27_wire_logic_cluster/lc_3/out
T_12_24_sp4_v_t_47
T_11_25_lc_trk_g3_7
T_11_25_wire_logic_cluster/lc_3/in_1

T_11_27_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g2_3
T_10_26_wire_logic_cluster/lc_6/in_1

T_11_27_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g1_3
T_11_27_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_7
T_10_24_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g2_2
T_11_25_input_2_4
T_11_25_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder1.pulses2countZ0Z_6
T_10_24_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g2_1
T_11_25_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder1.counterZ0Z_4
T_11_26_wire_logic_cluster/lc_4/out
T_10_25_lc_trk_g3_4
T_10_25_wire_logic_cluster/lc_0/in_3

T_11_26_wire_logic_cluster/lc_4/out
T_11_25_lc_trk_g1_4
T_11_25_wire_logic_cluster/lc_6/in_3

T_11_26_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g3_4
T_11_26_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder1.PPM_STATE_RNIH6OE8Z0Z_0
T_7_23_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g3_4
T_8_24_input_2_5
T_8_24_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder1.counter11_0_I_39_c_RNOZ0
T_10_26_wire_logic_cluster/lc_0/out
T_11_23_sp4_v_t_41
T_11_24_lc_trk_g2_1
T_11_24_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_12
T_10_26_wire_logic_cluster/lc_1/out
T_10_26_lc_trk_g3_1
T_10_26_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder1.pulses2countZ0Z_8
T_10_22_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g2_6
T_11_23_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder1.counterZ0Z_13
T_11_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_0/in_1

T_11_27_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_6/in_3

T_11_27_wire_logic_cluster/lc_5/out
T_11_27_lc_trk_g1_5
T_11_27_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_13
T_9_25_wire_logic_cluster/lc_0/out
T_10_26_lc_trk_g2_0
T_10_26_input_2_0
T_10_26_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder1.counterZ0Z_10
T_11_27_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_44
T_11_25_lc_trk_g2_4
T_11_25_wire_logic_cluster/lc_3/in_3

T_11_27_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g2_2
T_12_26_input_2_6
T_12_26_wire_logic_cluster/lc_6/in_2

T_11_27_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g1_2
T_11_27_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_9
T_10_22_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g3_5
T_11_23_input_2_0
T_11_23_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder1.counterZ0Z_6
T_11_26_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_wire_logic_cluster/lc_4/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_wire_logic_cluster/lc_5/in_0

T_11_26_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g1_6
T_11_26_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder1.un1_init_pulses_cry_6
T_8_23_wire_logic_cluster/lc_6/cout
T_8_23_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_7
T_8_23_wire_logic_cluster/lc_7/out
T_7_23_lc_trk_g2_7
T_7_23_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder1.pulses2countZ0Z_10
T_10_24_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g3_0
T_11_25_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder1.counter11_0_I_45_c_RNOZ0
T_10_25_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g3_5
T_11_24_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.counterZ0Z_15
T_11_27_wire_logic_cluster/lc_7/out
T_11_24_sp4_v_t_38
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_5/in_1

T_11_27_wire_logic_cluster/lc_7/out
T_12_26_lc_trk_g3_7
T_12_26_wire_logic_cluster/lc_0/in_0

T_11_27_wire_logic_cluster/lc_7/out
T_11_27_lc_trk_g3_7
T_11_27_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.counterZ0Z_12
T_11_27_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g3_4
T_10_26_wire_logic_cluster/lc_0/in_3

T_11_27_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_45
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_6/in_0

T_11_27_wire_logic_cluster/lc_4/out
T_11_27_lc_trk_g3_4
T_11_27_wire_logic_cluster/lc_4/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_11
T_10_24_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g2_7
T_11_25_input_2_3
T_11_25_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder1.un1_init_pulses_cry_5
T_8_23_wire_logic_cluster/lc_5/cout
T_8_23_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_6
T_8_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder1.counterZ0Z_14
T_11_27_wire_logic_cluster/lc_6/out
T_11_24_sp4_v_t_36
T_10_25_lc_trk_g2_4
T_10_25_wire_logic_cluster/lc_5/in_3

T_11_27_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g3_6
T_12_26_wire_logic_cluster/lc_4/in_1

T_11_27_wire_logic_cluster/lc_6/out
T_11_27_lc_trk_g1_6
T_11_27_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_5
T_8_23_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g2_5
T_9_24_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_4
T_8_23_wire_logic_cluster/lc_4/cout
T_8_23_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder1.pulses2countZ0Z_14
T_10_24_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g0_3
T_10_25_wire_logic_cluster/lc_5/in_0

End 

Net : ppm_encoder1.pulses2countZ0Z_15
T_9_25_wire_logic_cluster/lc_2/out
T_10_25_lc_trk_g1_2
T_10_25_input_2_5
T_10_25_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_4
T_8_23_wire_logic_cluster/lc_4/out
T_7_24_lc_trk_g0_4
T_7_24_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder1.un1_init_pulses_cry_3
T_8_23_wire_logic_cluster/lc_3/cout
T_8_23_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder1.counterZ0Z_17
T_11_28_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_39
T_10_25_lc_trk_g2_7
T_10_25_wire_logic_cluster/lc_7/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_12_25_sp4_v_t_43
T_9_25_sp4_h_l_6
T_11_25_lc_trk_g3_3
T_11_25_wire_logic_cluster/lc_5/in_3

T_11_28_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g3_1
T_11_28_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.counter11_0_I_51_c_RNOZ0
T_10_25_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g0_7
T_11_25_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.PPM_STATE_r_1_1
T_10_25_wire_logic_cluster/lc_1/out
T_10_22_sp4_v_t_42
T_7_22_sp4_h_l_7
T_8_22_lc_trk_g2_7
T_8_22_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder1.counterZ0Z_16
T_11_28_wire_logic_cluster/lc_0/out
T_11_24_sp4_v_t_37
T_10_25_lc_trk_g2_5
T_10_25_input_2_7
T_10_25_wire_logic_cluster/lc_7/in_2

T_11_28_wire_logic_cluster/lc_0/out
T_11_24_sp4_v_t_37
T_10_26_lc_trk_g0_0
T_10_26_wire_logic_cluster/lc_6/in_0

T_11_28_wire_logic_cluster/lc_0/out
T_11_28_lc_trk_g3_0
T_11_28_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_cascade_
T_12_24_wire_logic_cluster/lc_0/ltout
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_12
T_10_26_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g3_6
T_11_25_wire_logic_cluster/lc_6/in_1

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_16
T_11_25_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g2_6
T_12_24_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_3
T_8_23_wire_logic_cluster/lc_3/out
T_7_23_lc_trk_g2_3
T_7_23_input_2_7
T_7_23_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder1.un1_init_pulses_cry_2
T_8_23_wire_logic_cluster/lc_2/cout
T_8_23_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder1.PPM_STATE_e_1_0
T_10_23_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g2_3
T_9_22_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.counter11_0_I_57_c_RNOZ0
T_10_27_wire_logic_cluster/lc_0/out
T_11_24_sp4_v_t_41
T_11_25_lc_trk_g3_1
T_11_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.counterZ0Z_18
T_11_28_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g3_2
T_10_27_wire_logic_cluster/lc_0/in_3

T_11_28_wire_logic_cluster/lc_2/out
T_12_25_sp4_v_t_45
T_12_26_lc_trk_g3_5
T_12_26_input_2_0
T_12_26_wire_logic_cluster/lc_0/in_2

T_11_28_wire_logic_cluster/lc_2/out
T_11_28_lc_trk_g3_2
T_11_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.pulses2countZ0Z_18
T_9_26_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_15
T_12_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_0
T_12_26_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_45
T_12_24_lc_trk_g2_0
T_12_24_input_2_6
T_12_24_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder1.pulses2countZ0Z_16
T_9_26_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_46
T_10_25_lc_trk_g0_6
T_10_25_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder1.pulses2countZ0Z_17
T_9_25_wire_logic_cluster/lc_7/out
T_10_25_lc_trk_g1_7
T_10_25_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_2
T_8_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_2_cascade_
T_11_25_wire_logic_cluster/lc_5/ltout
T_11_25_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder1.un1_init_pulses_cry_1
T_8_23_wire_logic_cluster/lc_1/cout
T_8_23_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1
T_12_24_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_44
T_10_22_sp4_h_l_3
T_6_22_sp4_h_l_11
T_8_22_lc_trk_g3_6
T_8_22_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_44
T_10_22_sp4_h_l_3
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_2/in_0

T_12_24_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g2_0
T_11_23_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_14
T_12_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_41
T_12_24_lc_trk_g3_1
T_12_24_input_2_0
T_12_24_wire_logic_cluster/lc_0/in_2

End 

Net : ppm_encoder1.un1_counter_13_cry_17
T_11_28_wire_logic_cluster/lc_1/cout
T_11_28_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.N_35_i_i
T_10_25_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g2_6
T_11_26_input_2_0
T_11_26_wire_logic_cluster/lc_0/in_2

T_10_25_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g3_6
T_11_26_wire_logic_cluster/lc_0/in_3

End 

Net : ppm_encoder1.un1_counter_13_cry_16
T_11_28_wire_logic_cluster/lc_0/cout
T_11_28_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder1.PPM_STATE_0_sqmuxa_1_13
T_12_26_wire_logic_cluster/lc_6/out
T_12_23_sp4_v_t_36
T_12_24_lc_trk_g3_4
T_12_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.N_31_i_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_22_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_22_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_22_wire_logic_cluster/lc_6/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_25_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_12_25_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_21_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_21_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_8_21_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_24_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_7_22_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_10_26_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_25_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_25_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_25_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_25_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_25_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_26_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_9_26_wire_logic_cluster/lc_4/cen

End 

Net : ppm_encoder1.N_31_i
T_12_23_wire_logic_cluster/lc_2/out
T_12_13_sp12_v_t_23
T_12_1_sp12_v_t_23
T_12_0_span12_vert_0
T_12_0_lc_trk_g1_0
T_12_0_wire_gbuf/in

End 

Net : ppm_encoder1.N_39
T_11_22_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g3_6
T_12_23_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g0_6
T_10_23_input_2_6
T_10_23_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_11_28_0_
T_11_28_wire_logic_cluster/carry_in_mux/cout
T_11_28_wire_logic_cluster/lc_0/in_3

Net : ppm_encoder1.init_pulses_RNO_0Z0Z_1
T_8_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g1_1
T_9_23_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder1.pulses2count39_0
T_9_23_wire_logic_cluster/lc_4/out
T_10_23_sp4_h_l_8
T_13_23_sp4_v_t_36
T_12_24_lc_trk_g2_4
T_12_24_wire_logic_cluster/lc_1/in_1

T_9_23_wire_logic_cluster/lc_4/out
T_10_23_sp12_h_l_0
T_11_23_lc_trk_g1_4
T_11_23_wire_logic_cluster/lc_6/in_1

End 

Net : uart1.m9_i_o2_0_2
T_10_28_wire_logic_cluster/lc_5/out
T_10_28_lc_trk_g2_5
T_10_28_wire_logic_cluster/lc_4/in_1

End 

Net : uart1.count_pulses_neededZ0Z_6
T_9_28_wire_logic_cluster/lc_6/out
T_10_28_lc_trk_g1_6
T_10_28_wire_logic_cluster/lc_5/in_0

T_9_28_wire_logic_cluster/lc_6/out
T_9_28_lc_trk_g1_6
T_9_28_wire_logic_cluster/lc_6/in_1

End 

Net : uart1.N_29
T_10_28_wire_logic_cluster/lc_4/out
T_10_28_lc_trk_g2_4
T_10_28_wire_logic_cluster/lc_7/in_1

T_10_28_wire_logic_cluster/lc_4/out
T_11_28_sp4_h_l_8
T_12_28_lc_trk_g3_0
T_12_28_input_2_7
T_12_28_wire_logic_cluster/lc_7/in_2

T_10_28_wire_logic_cluster/lc_4/out
T_11_28_sp4_h_l_8
T_12_28_lc_trk_g3_0
T_12_28_wire_logic_cluster/lc_2/in_3

End 

Net : uart1.N_5
T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

T_10_28_wire_logic_cluster/lc_7/out
T_8_28_sp4_h_l_11
T_11_28_sp4_v_t_41
T_8_28_sp4_h_l_4
T_9_28_lc_trk_g2_4
T_9_28_wire_logic_cluster/lc_5/s_r

End 

Net : uart1.count_pulses_neededZ0Z_0
T_9_28_wire_logic_cluster/lc_0/out
T_10_28_lc_trk_g0_0
T_10_28_wire_logic_cluster/lc_5/in_1

T_9_28_wire_logic_cluster/lc_0/out
T_9_28_lc_trk_g1_0
T_9_28_wire_logic_cluster/lc_0/in_1

End 

Net : uart1.count_pulses_neededZ0Z_8
T_9_29_wire_logic_cluster/lc_0/out
T_10_28_lc_trk_g2_0
T_10_28_wire_logic_cluster/lc_5/in_3

T_9_29_wire_logic_cluster/lc_0/out
T_9_29_lc_trk_g1_0
T_9_29_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.un1_init_pulses_cry_0
T_8_23_wire_logic_cluster/lc_0/cout
T_8_23_wire_logic_cluster/lc_1/in_3

Net : uart1.count_pulses_neededZ0Z_4
T_9_28_wire_logic_cluster/lc_4/out
T_10_28_lc_trk_g1_4
T_10_28_wire_logic_cluster/lc_2/in_3

T_9_28_wire_logic_cluster/lc_4/out
T_10_28_lc_trk_g1_4
T_10_28_wire_logic_cluster/lc_1/in_0

T_9_28_wire_logic_cluster/lc_4/out
T_9_28_lc_trk_g3_4
T_9_28_wire_logic_cluster/lc_4/in_1

End 

Net : uart1.m9_i_o2_0
T_10_28_wire_logic_cluster/lc_2/out
T_10_28_lc_trk_g3_2
T_10_28_wire_logic_cluster/lc_4/in_3

End 

Net : uart1.count_pulses_neededZ0Z_7
T_9_28_wire_logic_cluster/lc_7/out
T_10_28_lc_trk_g0_7
T_10_28_wire_logic_cluster/lc_2/in_1

T_9_28_wire_logic_cluster/lc_7/out
T_10_28_lc_trk_g0_7
T_10_28_input_2_1
T_10_28_wire_logic_cluster/lc_1/in_2

T_9_28_wire_logic_cluster/lc_7/out
T_9_28_lc_trk_g3_7
T_9_28_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.un1_counter_13_cry_14
T_11_27_wire_logic_cluster/lc_6/cout
T_11_27_wire_logic_cluster/lc_7/in_3

Net : uart1.m9_i_o2_1_2
T_10_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g2_1
T_10_28_wire_logic_cluster/lc_6/in_3

End 

Net : uart1.un1_position_c2
T_12_27_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g0_4
T_12_27_wire_logic_cluster/lc_3/in_3

End 

Net : uart1.N_23
T_10_28_wire_logic_cluster/lc_6/out
T_10_27_sp4_v_t_44
T_11_27_sp4_h_l_9
T_12_27_lc_trk_g2_1
T_12_27_wire_logic_cluster/lc_4/in_1

T_10_28_wire_logic_cluster/lc_6/out
T_10_28_lc_trk_g3_6
T_10_28_wire_logic_cluster/lc_0/in_3

T_10_28_wire_logic_cluster/lc_6/out
T_9_28_sp12_h_l_0
T_12_28_lc_trk_g1_0
T_12_28_wire_logic_cluster/lc_1/in_0

T_10_28_wire_logic_cluster/lc_6/out
T_10_27_sp4_v_t_44
T_11_27_sp4_h_l_9
T_12_27_lc_trk_g2_1
T_12_27_input_2_1
T_12_27_wire_logic_cluster/lc_1/in_2

T_10_28_wire_logic_cluster/lc_6/out
T_9_28_sp12_h_l_0
T_12_28_lc_trk_g1_0
T_12_28_wire_logic_cluster/lc_7/in_0

T_10_28_wire_logic_cluster/lc_6/out
T_10_27_sp4_v_t_44
T_11_27_sp4_h_l_9
T_12_27_lc_trk_g2_1
T_12_27_wire_logic_cluster/lc_6/in_1

T_10_28_wire_logic_cluster/lc_6/out
T_9_28_sp12_h_l_0
T_12_28_lc_trk_g1_0
T_12_28_wire_logic_cluster/lc_6/in_3

End 

Net : uart1.count_pulses_neededZ0Z_5
T_9_28_wire_logic_cluster/lc_5/out
T_10_28_lc_trk_g1_5
T_10_28_wire_logic_cluster/lc_1/in_1

T_9_28_wire_logic_cluster/lc_5/out
T_10_28_lc_trk_g0_5
T_10_28_wire_logic_cluster/lc_3/in_0

T_9_28_wire_logic_cluster/lc_5/out
T_9_28_lc_trk_g3_5
T_9_28_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder1.un1_counter_13_cry_13
T_11_27_wire_logic_cluster/lc_5/cout
T_11_27_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder1.init_pulsesZ0Z_0
T_9_23_wire_logic_cluster/lc_2/out
T_8_23_lc_trk_g2_2
T_8_23_input_2_0
T_8_23_wire_logic_cluster/lc_0/in_2

T_9_23_wire_logic_cluster/lc_2/out
T_9_23_sp4_h_l_9
T_12_23_sp4_v_t_39
T_12_25_lc_trk_g2_2
T_12_25_wire_logic_cluster/lc_3/in_1

End 

Net : uart1.count_pulses_neededZ0Z_1
T_9_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g1_1
T_10_28_wire_logic_cluster/lc_1/in_3

T_9_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g1_1
T_10_28_wire_logic_cluster/lc_3/in_1

T_9_28_wire_logic_cluster/lc_1/out
T_9_28_lc_trk_g3_1
T_9_28_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.init_pulsesZ0Z_3
T_7_23_wire_logic_cluster/lc_7/out
T_7_23_sp4_h_l_3
T_8_23_lc_trk_g3_3
T_8_23_wire_logic_cluster/lc_3/in_1

T_7_23_wire_logic_cluster/lc_7/out
T_8_20_sp4_v_t_39
T_9_24_sp4_h_l_2
T_10_24_lc_trk_g2_2
T_10_24_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder1.un1_init_pulses_axb_0
T_8_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g1_0
T_9_23_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.init_pulsesZ0Z_1
T_9_23_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g3_1
T_8_23_wire_logic_cluster/lc_1/in_1

T_9_23_wire_logic_cluster/lc_1/out
T_9_21_sp4_v_t_47
T_10_25_sp4_h_l_10
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.un1_counter_13_cry_12
T_11_27_wire_logic_cluster/lc_4/cout
T_11_27_wire_logic_cluster/lc_5/in_3

Net : uart1.un1_state_bus_1_0
T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_3/in_0

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_5/in_0

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_1/in_0

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_7/in_0

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_0/in_3

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_6/in_3

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_4/in_3

T_10_28_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g3_0
T_11_29_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.init_pulsesZ0Z_2
T_9_23_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_2/in_1

T_9_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_40
T_10_24_lc_trk_g0_0
T_10_24_wire_logic_cluster/lc_6/in_0

End 

Net : ppm_encoder1.un1_counter_13_cry_11
T_11_27_wire_logic_cluster/lc_3/cout
T_11_27_wire_logic_cluster/lc_4/in_3

Net : ppm_encoder1.un1_counter_13_cry_10
T_11_27_wire_logic_cluster/lc_2/cout
T_11_27_wire_logic_cluster/lc_3/in_3

Net : uart1.state_busZ0Z_0
T_12_28_wire_logic_cluster/lc_2/out
T_10_28_sp4_h_l_1
T_10_28_lc_trk_g0_4
T_10_28_wire_logic_cluster/lc_3/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_lc_trk_g0_2
T_12_28_wire_logic_cluster/lc_3/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_10_28_sp4_h_l_1
T_10_28_lc_trk_g0_4
T_10_28_wire_logic_cluster/lc_0/in_0

T_12_28_wire_logic_cluster/lc_2/out
T_12_29_lc_trk_g1_2
T_12_29_wire_logic_cluster/lc_0/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g1_2
T_12_27_wire_logic_cluster/lc_4/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g1_2
T_12_27_wire_logic_cluster/lc_1/in_0

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_lc_trk_g0_2
T_12_28_wire_logic_cluster/lc_5/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_lc_trk_g3_2
T_12_28_input_2_1
T_12_28_wire_logic_cluster/lc_1/in_2

T_12_28_wire_logic_cluster/lc_2/out
T_12_29_lc_trk_g1_2
T_12_29_wire_logic_cluster/lc_5/in_0

T_12_28_wire_logic_cluster/lc_2/out
T_12_28_lc_trk_g0_2
T_12_28_wire_logic_cluster/lc_7/in_3

T_12_28_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g1_2
T_12_27_wire_logic_cluster/lc_6/in_3

End 

Net : ppm_encoder1.init_pulsesZ0Z_4
T_7_24_wire_logic_cluster/lc_5/out
T_8_23_lc_trk_g2_5
T_8_23_wire_logic_cluster/lc_4/in_1

T_7_24_wire_logic_cluster/lc_5/out
T_6_24_sp4_h_l_2
T_9_24_sp4_v_t_39
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_6/in_1

End 

Net : uart1.m9_i_o2_1_cascade_
T_10_28_wire_logic_cluster/lc_3/ltout
T_10_28_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder1.init_pulses_6_sqmuxa
T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_4
T_8_25_lc_trk_g2_4
T_8_25_wire_logic_cluster/lc_3/in_1

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_sp4_v_t_44
T_7_24_lc_trk_g3_4
T_7_24_input_2_5
T_7_24_wire_logic_cluster/lc_5/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_sp4_v_t_44
T_7_25_lc_trk_g3_1
T_7_25_input_2_2
T_7_25_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_sp4_v_t_44
T_7_25_lc_trk_g3_1
T_7_25_input_2_4
T_7_25_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_sp4_v_t_44
T_7_25_lc_trk_g3_1
T_7_25_input_2_6
T_7_25_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_4
T_8_25_lc_trk_g2_4
T_8_25_input_2_4
T_8_25_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_4
T_7_25_lc_trk_g0_1
T_7_25_input_2_3
T_7_25_wire_logic_cluster/lc_3/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_4
T_7_25_lc_trk_g0_1
T_7_25_input_2_7
T_7_25_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_9
T_8_25_lc_trk_g2_1
T_8_25_input_2_7
T_8_25_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_10_21_sp4_v_t_41
T_7_25_sp4_h_l_9
T_8_25_lc_trk_g2_1
T_8_25_input_2_5
T_8_25_wire_logic_cluster/lc_5/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_lc_trk_g1_1
T_7_23_wire_logic_cluster/lc_7/in_1

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_lc_trk_g1_1
T_7_23_input_2_0
T_7_23_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_8_23_sp4_h_l_9
T_7_23_lc_trk_g1_1
T_7_23_input_2_2
T_7_23_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g2_6
T_9_23_wire_logic_cluster/lc_6/in_0

T_10_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g2_6
T_9_23_wire_logic_cluster/lc_1/in_1

T_10_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g2_6
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g2_6
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g0_6
T_9_24_input_2_0
T_9_24_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_6/out
T_9_24_lc_trk_g0_6
T_9_24_input_2_4
T_9_24_wire_logic_cluster/lc_4/in_2

End 

Net : ppm_encoder1.init_pulsesZ0Z_6
T_9_23_wire_logic_cluster/lc_0/out
T_9_23_sp4_h_l_5
T_8_23_lc_trk_g1_5
T_8_23_input_2_6
T_8_23_wire_logic_cluster/lc_6/in_2

T_9_23_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_1/in_3

End 

Net : ppm_encoder1.un1_counter_13_cry_9
T_11_27_wire_logic_cluster/lc_1/cout
T_11_27_wire_logic_cluster/lc_2/in_3

Net : uart1.data_rdy_reg13_0_cascade_
T_12_28_wire_logic_cluster/lc_3/ltout
T_12_28_wire_logic_cluster/lc_4/in_2

End 

Net : uart1.data_rdy_reg13_i_0
T_12_28_wire_logic_cluster/lc_4/out
T_10_28_sp4_h_l_5
T_9_28_lc_trk_g1_5
T_9_28_input_2_0
T_9_28_wire_logic_cluster/lc_0/in_2

T_12_28_wire_logic_cluster/lc_4/out
T_10_28_sp4_h_l_5
T_9_28_lc_trk_g0_5
T_9_28_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_9_29_0_
T_9_29_wire_logic_cluster/carry_in_mux/cout
T_9_29_wire_logic_cluster/lc_0/in_3

End 

Net : uart1.state_busZ0Z_1
T_12_28_wire_logic_cluster/lc_7/out
T_12_28_lc_trk_g1_7
T_12_28_wire_logic_cluster/lc_3/in_1

T_12_28_wire_logic_cluster/lc_7/out
T_11_28_sp4_h_l_6
T_10_28_lc_trk_g0_6
T_10_28_wire_logic_cluster/lc_7/in_3

T_12_28_wire_logic_cluster/lc_7/out
T_12_29_lc_trk_g0_7
T_12_29_wire_logic_cluster/lc_0/in_1

T_12_28_wire_logic_cluster/lc_7/out
T_12_28_lc_trk_g1_7
T_12_28_wire_logic_cluster/lc_1/in_1

T_12_28_wire_logic_cluster/lc_7/out
T_12_28_lc_trk_g1_7
T_12_28_wire_logic_cluster/lc_2/in_0

T_12_28_wire_logic_cluster/lc_7/out
T_12_28_lc_trk_g1_7
T_12_28_wire_logic_cluster/lc_6/in_0

T_12_28_wire_logic_cluster/lc_7/out
T_12_28_lc_trk_g1_7
T_12_28_wire_logic_cluster/lc_7/in_1

T_12_28_wire_logic_cluster/lc_7/out
T_12_29_lc_trk_g1_7
T_12_29_wire_logic_cluster/lc_5/in_3

End 

Net : ppm_encoder1.init_pulsesZ0Z_5
T_9_24_wire_logic_cluster/lc_0/out
T_8_23_lc_trk_g2_0
T_8_23_wire_logic_cluster/lc_5/in_1

T_9_24_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g0_0
T_9_25_wire_logic_cluster/lc_3/in_1

End 

Net : ppm_encoder1.un1_counter_13_cry_8
T_11_27_wire_logic_cluster/lc_0/cout
T_11_27_wire_logic_cluster/lc_1/in_3

Net : uart1.count_pulses_neededZ0Z_2
T_9_28_wire_logic_cluster/lc_2/out
T_10_28_lc_trk_g1_2
T_10_28_input_2_3
T_10_28_wire_logic_cluster/lc_3/in_2

T_9_28_wire_logic_cluster/lc_2/out
T_10_28_lc_trk_g1_2
T_10_28_wire_logic_cluster/lc_6/in_1

T_9_28_wire_logic_cluster/lc_2/out
T_9_28_lc_trk_g1_2
T_9_28_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.N_146_1
T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_6/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_11_23_sp4_h_l_10
T_10_23_sp4_v_t_47
T_10_24_lc_trk_g3_7
T_10_24_wire_logic_cluster/lc_7/in_1

End 

Net : ppm_encoder1.CHOOSE_CHANNELZ0Z_0
T_12_22_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g1_7
T_12_23_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_3
T_9_23_lc_trk_g0_6
T_9_23_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_3
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g0_7
T_11_23_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_3
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_3
T_8_19_sp4_v_t_38
T_8_21_lc_trk_g3_3
T_8_21_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_38
T_9_23_sp4_h_l_3
T_8_19_sp4_v_t_38
T_8_21_lc_trk_g3_3
T_8_21_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_10_22_sp12_h_l_1
T_9_22_sp12_v_t_22
T_9_25_lc_trk_g3_2
T_9_25_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_2_22_sp12_h_l_1
T_7_22_lc_trk_g0_5
T_7_22_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_10_22_sp12_h_l_1
T_9_22_lc_trk_g1_1
T_9_22_input_2_2
T_9_22_wire_logic_cluster/lc_2/in_2

T_12_22_wire_logic_cluster/lc_7/out
T_12_20_sp4_v_t_43
T_9_24_sp4_h_l_6
T_10_24_lc_trk_g2_6
T_10_24_wire_logic_cluster/lc_3/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_3/in_3

End 

Net : ppm_encoder1.CHOOSE_CHANNELZ0Z_1
T_12_22_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_9_23_sp4_h_l_4
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g0_3
T_11_23_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_9_23_sp4_h_l_4
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_9_23_sp4_h_l_4
T_8_19_sp4_v_t_41
T_8_21_lc_trk_g3_4
T_8_21_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_9_23_sp4_h_l_4
T_8_19_sp4_v_t_41
T_7_22_lc_trk_g3_1
T_7_22_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_6_22_sp12_h_l_1
T_8_22_lc_trk_g0_6
T_8_22_input_2_6
T_8_22_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g1_3
T_12_22_input_2_4
T_12_22_wire_logic_cluster/lc_4/in_2

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g1_3
T_12_22_input_2_2
T_12_22_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder1.N_146_1_cascade_
T_12_23_wire_logic_cluster/lc_1/ltout
T_12_23_wire_logic_cluster/lc_2/in_2

End 

Net : uart1.m9_i_o2_0_2_cascade_
T_10_28_wire_logic_cluster/lc_5/ltout
T_10_28_wire_logic_cluster/lc_6/in_2

End 

Net : uart1.N_23_cascade_
T_10_28_wire_logic_cluster/lc_6/ltout
T_10_28_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_11_27_0_
T_11_27_wire_logic_cluster/carry_in_mux/cout
T_11_27_wire_logic_cluster/lc_0/in_3

Net : uart1.N_9_i_N_2L1_cascade_
T_12_28_wire_logic_cluster/lc_1/ltout
T_12_28_wire_logic_cluster/lc_2/in_2

End 

Net : uart1.un1_position_c2_cascade_
T_12_27_wire_logic_cluster/lc_4/ltout
T_12_27_wire_logic_cluster/lc_5/in_2

End 

Net : uart1.position_RNO_0Z0Z_1_cascade_
T_12_27_wire_logic_cluster/lc_1/ltout
T_12_27_wire_logic_cluster/lc_2/in_2

End 

Net : ppm_encoder1.init_pulses39_2_0
T_8_22_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g2_4
T_9_23_wire_logic_cluster/lc_5/in_1

T_8_22_wire_logic_cluster/lc_4/out
T_9_20_sp4_v_t_36
T_10_24_sp4_h_l_1
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_3/in_1

T_8_22_wire_logic_cluster/lc_4/out
T_9_21_sp4_v_t_41
T_9_25_lc_trk_g1_4
T_9_25_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.init_pulses_0_sqmuxa_0
T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_23_sp4_v_t_39
T_7_24_lc_trk_g2_7
T_7_24_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_23_sp4_v_t_39
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_23_sp4_v_t_39
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_4/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_23_sp4_v_t_39
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_6/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_19_sp4_v_t_42
T_7_23_lc_trk_g0_7
T_7_23_wire_logic_cluster/lc_7/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_23_sp4_v_t_39
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_3/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_23_sp4_v_t_39
T_7_25_lc_trk_g2_2
T_7_25_wire_logic_cluster/lc_7/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_19_sp4_v_t_42
T_7_23_lc_trk_g0_7
T_7_23_wire_logic_cluster/lc_0/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_2
T_7_19_sp4_v_t_42
T_7_23_lc_trk_g0_7
T_7_23_wire_logic_cluster/lc_2/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_8_25_lc_trk_g3_2
T_8_25_wire_logic_cluster/lc_7/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_8_25_lc_trk_g3_2
T_8_25_wire_logic_cluster/lc_5/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_8_25_lc_trk_g3_2
T_8_25_wire_logic_cluster/lc_3/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_22_sp4_v_t_42
T_8_25_lc_trk_g3_2
T_8_25_wire_logic_cluster/lc_4/in_1

T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_2/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g1_5
T_9_23_wire_logic_cluster/lc_0/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_0/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_4/in_0

T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g0_5
T_9_23_input_2_1
T_9_23_wire_logic_cluster/lc_1/in_2

End 

Net : ppm_encoder1.init_pulsesZ0Z_7
T_7_23_wire_logic_cluster/lc_0/out
T_8_23_lc_trk_g0_0
T_8_23_wire_logic_cluster/lc_7/in_1

T_7_23_wire_logic_cluster/lc_0/out
T_7_20_sp4_v_t_40
T_8_24_sp4_h_l_11
T_10_24_lc_trk_g3_6
T_10_24_wire_logic_cluster/lc_2/in_1

End 

Net : uart1.un1_count_pulses_needed_6_cry_6
T_9_28_wire_logic_cluster/lc_6/cout
T_9_28_wire_logic_cluster/lc_7/in_3

Net : ppm_encoder1.init_pulsesZ0Z_8
T_9_24_wire_logic_cluster/lc_4/out
T_8_24_sp4_h_l_0
T_8_24_lc_trk_g0_5
T_8_24_wire_logic_cluster/lc_0/in_1

T_9_24_wire_logic_cluster/lc_4/out
T_10_20_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_6/in_1

End 

Net : uart1.count_pulses_neededZ0Z_3
T_9_28_wire_logic_cluster/lc_3/out
T_10_28_lc_trk_g1_3
T_10_28_wire_logic_cluster/lc_4/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_10_28_lc_trk_g1_3
T_10_28_wire_logic_cluster/lc_6/in_0

T_9_28_wire_logic_cluster/lc_3/out
T_9_28_lc_trk_g1_3
T_9_28_wire_logic_cluster/lc_3/in_1

End 

Net : uart1.un1_count_pulses_needed_6_cry_5
T_9_28_wire_logic_cluster/lc_5/cout
T_9_28_wire_logic_cluster/lc_6/in_3

Net : ppm_encoder1.CHOOSE_CHANNELZ0Z_2
T_12_22_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g0_4
T_12_23_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_0
T_10_22_sp4_v_t_37
T_9_23_lc_trk_g2_5
T_9_23_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_0
T_10_22_sp4_v_t_37
T_10_23_lc_trk_g2_5
T_10_23_wire_logic_cluster/lc_6/in_3

T_12_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_0
T_10_22_sp4_v_t_37
T_10_23_lc_trk_g2_5
T_10_23_input_2_1
T_10_23_wire_logic_cluster/lc_1/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g0_4
T_11_23_input_2_4
T_11_23_wire_logic_cluster/lc_4/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_0
T_10_22_sp4_v_t_37
T_10_23_lc_trk_g2_5
T_10_23_input_2_7
T_10_23_wire_logic_cluster/lc_7/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_0
T_10_22_sp4_v_t_37
T_10_24_lc_trk_g3_0
T_10_24_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_12_21_sp4_v_t_40
T_9_21_sp4_h_l_11
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_12_21_sp4_v_t_40
T_9_21_sp4_h_l_11
T_8_21_lc_trk_g1_3
T_8_21_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_2/in_1

End 

Net : ppm_encoder1.CHOOSE_CHANNELZ0Z_3
T_12_22_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_44
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g2_2
T_10_23_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_44
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g0_2
T_11_23_wire_logic_cluster/lc_4/in_0

T_12_22_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_44
T_9_23_sp4_h_l_2
T_10_23_lc_trk_g3_2
T_10_23_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_44
T_9_23_sp4_h_l_2
T_8_19_sp4_v_t_39
T_8_21_lc_trk_g3_2
T_8_21_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_12_19_sp4_v_t_44
T_9_23_sp4_h_l_2
T_8_19_sp4_v_t_39
T_7_22_lc_trk_g2_7
T_7_22_input_2_5
T_7_22_wire_logic_cluster/lc_5/in_2

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g2_2
T_12_22_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_2/in_3

End 

Net : ppm_encoder1.un1_counter_13_cry_6
T_11_26_wire_logic_cluster/lc_6/cout
T_11_26_wire_logic_cluster/lc_7/in_3

Net : KeyPress1.N_62
T_12_29_wire_logic_cluster/lc_7/out
T_12_30_lc_trk_g0_7
T_12_30_wire_logic_cluster/lc_2/in_3

T_12_29_wire_logic_cluster/lc_7/out
T_12_30_lc_trk_g0_7
T_12_30_wire_logic_cluster/lc_4/in_3

End 

Net : data_4
T_11_29_wire_logic_cluster/lc_2/out
T_12_29_lc_trk_g0_2
T_12_29_wire_logic_cluster/lc_6/in_0

T_11_29_wire_logic_cluster/lc_2/out
T_12_29_lc_trk_g0_2
T_12_29_wire_logic_cluster/lc_2/in_0

T_11_29_wire_logic_cluster/lc_2/out
T_11_29_lc_trk_g3_2
T_11_29_wire_logic_cluster/lc_2/in_1

T_11_29_wire_logic_cluster/lc_2/out
T_11_29_lc_trk_g3_2
T_11_29_wire_logic_cluster/lc_4/in_1

End 

Net : data_1
T_11_29_wire_logic_cluster/lc_3/out
T_12_29_lc_trk_g0_3
T_12_29_wire_logic_cluster/lc_6/in_3

T_11_29_wire_logic_cluster/lc_3/out
T_12_29_lc_trk_g0_3
T_12_29_wire_logic_cluster/lc_1/in_0

T_11_29_wire_logic_cluster/lc_3/out
T_12_29_lc_trk_g0_3
T_12_29_wire_logic_cluster/lc_3/in_0

T_11_29_wire_logic_cluster/lc_3/out
T_11_29_lc_trk_g1_3
T_11_29_wire_logic_cluster/lc_0/in_0

T_11_29_wire_logic_cluster/lc_3/out
T_11_29_lc_trk_g1_3
T_11_29_wire_logic_cluster/lc_3/in_3

End 

Net : KeyPress1.N_43_0
T_12_30_wire_logic_cluster/lc_2/out
T_12_30_lc_trk_g0_2
T_12_30_wire_logic_cluster/lc_0/in_0

T_12_30_wire_logic_cluster/lc_2/out
T_12_30_lc_trk_g0_2
T_12_30_wire_logic_cluster/lc_7/in_3

End 

Net : KeyPress1.N_42_cascade_
T_12_29_wire_logic_cluster/lc_6/ltout
T_12_29_wire_logic_cluster/lc_7/in_2

End 

Net : data_2
T_11_29_wire_logic_cluster/lc_6/out
T_12_29_lc_trk_g1_6
T_12_29_wire_logic_cluster/lc_6/in_1

T_11_29_wire_logic_cluster/lc_6/out
T_12_29_lc_trk_g1_6
T_12_29_input_2_1
T_12_29_wire_logic_cluster/lc_1/in_2

T_11_29_wire_logic_cluster/lc_6/out
T_11_29_lc_trk_g3_6
T_11_29_wire_logic_cluster/lc_6/in_1

T_11_29_wire_logic_cluster/lc_6/out
T_11_29_lc_trk_g3_6
T_11_29_input_2_3
T_11_29_wire_logic_cluster/lc_3/in_2

T_11_29_wire_logic_cluster/lc_6/out
T_12_30_lc_trk_g2_6
T_12_30_wire_logic_cluster/lc_3/in_3

End 

Net : uart1.un1_count_pulses_needed_6_cry_4
T_9_28_wire_logic_cluster/lc_4/cout
T_9_28_wire_logic_cluster/lc_5/in_3

Net : ppm_encoder1.un1_counter_13_cry_5
T_11_26_wire_logic_cluster/lc_5/cout
T_11_26_wire_logic_cluster/lc_6/in_3

Net : KeyPress1.source_data_ready_reg_4_i_0_a3_2
T_12_29_wire_logic_cluster/lc_4/out
T_12_30_lc_trk_g0_4
T_12_30_input_2_2
T_12_30_wire_logic_cluster/lc_2/in_2

T_12_29_wire_logic_cluster/lc_4/out
T_12_30_lc_trk_g0_4
T_12_30_input_2_4
T_12_30_wire_logic_cluster/lc_4/in_2

End 

Net : data_7
T_11_29_wire_logic_cluster/lc_7/out
T_11_29_sp4_h_l_3
T_12_29_lc_trk_g2_3
T_12_29_wire_logic_cluster/lc_4/in_3

T_11_29_wire_logic_cluster/lc_7/out
T_11_29_lc_trk_g1_7
T_11_29_wire_logic_cluster/lc_1/in_1

T_11_29_wire_logic_cluster/lc_7/out
T_11_29_lc_trk_g1_7
T_11_29_wire_logic_cluster/lc_7/in_3

End 

Net : uart1.un1_count_pulses_needed_6_cry_3
T_9_28_wire_logic_cluster/lc_3/cout
T_9_28_wire_logic_cluster/lc_4/in_3

Net : KeyPress1.N_11_i
T_12_29_wire_logic_cluster/lc_1/out
T_12_30_lc_trk_g1_1
T_12_30_wire_logic_cluster/lc_2/in_0

T_12_29_wire_logic_cluster/lc_1/out
T_12_30_lc_trk_g1_1
T_12_30_wire_logic_cluster/lc_6/in_0

T_12_29_wire_logic_cluster/lc_1/out
T_12_30_lc_trk_g1_1
T_12_30_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder1.init_pulsesZ0Z_9
T_7_23_wire_logic_cluster/lc_2/out
T_8_24_lc_trk_g2_2
T_8_24_wire_logic_cluster/lc_1/in_1

T_7_23_wire_logic_cluster/lc_2/out
T_7_22_sp4_v_t_36
T_8_22_sp4_h_l_1
T_10_22_lc_trk_g2_4
T_10_22_wire_logic_cluster/lc_5/in_3

End 

Net : KeyPress1.N_44
T_12_29_wire_logic_cluster/lc_2/out
T_12_30_lc_trk_g1_2
T_12_30_wire_logic_cluster/lc_2/in_1

T_12_29_wire_logic_cluster/lc_2/out
T_12_30_lc_trk_g1_2
T_12_30_wire_logic_cluster/lc_4/in_1

End 

Net : data_rdy
T_12_29_wire_logic_cluster/lc_5/out
T_12_29_lc_trk_g1_5
T_12_29_wire_logic_cluster/lc_4/in_0

End 

Net : ppm_encoder1.un1_counter_13_cry_4
T_11_26_wire_logic_cluster/lc_4/cout
T_11_26_wire_logic_cluster/lc_5/in_3

Net : data_6
T_11_29_wire_logic_cluster/lc_1/out
T_12_29_lc_trk_g0_1
T_12_29_wire_logic_cluster/lc_4/in_1

T_11_29_wire_logic_cluster/lc_1/out
T_11_29_lc_trk_g3_1
T_11_29_wire_logic_cluster/lc_1/in_3

T_11_29_wire_logic_cluster/lc_1/out
T_11_29_lc_trk_g3_1
T_11_29_wire_logic_cluster/lc_5/in_3

End 

Net : data_3
T_11_29_wire_logic_cluster/lc_4/out
T_12_29_lc_trk_g1_4
T_12_29_wire_logic_cluster/lc_2/in_1

T_11_29_wire_logic_cluster/lc_4/out
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_7/in_3

T_11_29_wire_logic_cluster/lc_4/out
T_12_29_lc_trk_g0_4
T_12_29_wire_logic_cluster/lc_3/in_3

T_11_29_wire_logic_cluster/lc_4/out
T_12_30_lc_trk_g3_4
T_12_30_wire_logic_cluster/lc_6/in_3

T_11_29_wire_logic_cluster/lc_4/out
T_11_29_lc_trk_g0_4
T_11_29_wire_logic_cluster/lc_4/in_0

T_11_29_wire_logic_cluster/lc_4/out
T_11_29_lc_trk_g0_4
T_11_29_wire_logic_cluster/lc_6/in_0

End 

Net : data_0
T_11_29_wire_logic_cluster/lc_0/out
T_12_29_lc_trk_g0_0
T_12_29_input_2_2
T_12_29_wire_logic_cluster/lc_2/in_2

T_11_29_wire_logic_cluster/lc_0/out
T_12_29_lc_trk_g0_0
T_12_29_wire_logic_cluster/lc_7/in_1

T_11_29_wire_logic_cluster/lc_0/out
T_12_29_lc_trk_g0_0
T_12_29_wire_logic_cluster/lc_3/in_1

T_11_29_wire_logic_cluster/lc_0/out
T_11_29_lc_trk_g1_0
T_11_29_wire_logic_cluster/lc_0/in_1

End 

Net : uart1.un1_count_pulses_needed_6_cry_2
T_9_28_wire_logic_cluster/lc_2/cout
T_9_28_wire_logic_cluster/lc_3/in_3

Net : ppm_encoder1.init_pulsesZ0Z_10
T_7_25_wire_logic_cluster/lc_2/out
T_8_24_lc_trk_g3_2
T_8_24_wire_logic_cluster/lc_2/in_1

T_7_25_wire_logic_cluster/lc_2/out
T_7_24_sp4_v_t_36
T_8_24_sp4_h_l_6
T_10_24_lc_trk_g2_3
T_10_24_wire_logic_cluster/lc_0/in_1

End 

Net : ppm_encoder1.un1_counter_13_cry_3
T_11_26_wire_logic_cluster/lc_3/cout
T_11_26_wire_logic_cluster/lc_4/in_3

Net : data_5
T_11_29_wire_logic_cluster/lc_5/out
T_12_29_lc_trk_g0_5
T_12_29_wire_logic_cluster/lc_7/in_0

T_11_29_wire_logic_cluster/lc_5/out
T_12_29_lc_trk_g0_5
T_12_29_wire_logic_cluster/lc_2/in_3

T_11_29_wire_logic_cluster/lc_5/out
T_11_29_lc_trk_g3_5
T_11_29_wire_logic_cluster/lc_2/in_0

T_11_29_wire_logic_cluster/lc_5/out
T_11_29_lc_trk_g3_5
T_11_29_wire_logic_cluster/lc_5/in_1

End 

Net : uart1.un1_count_pulses_needed_6_cry_1
T_9_28_wire_logic_cluster/lc_1/cout
T_9_28_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder1.init_pulsesZ0Z_11
T_7_25_wire_logic_cluster/lc_3/out
T_8_24_lc_trk_g3_3
T_8_24_wire_logic_cluster/lc_3/in_1

T_7_25_wire_logic_cluster/lc_3/out
T_7_24_sp4_v_t_38
T_8_24_sp4_h_l_8
T_10_24_lc_trk_g3_5
T_10_24_wire_logic_cluster/lc_7/in_3

End 

Net : ppm_encoder1.un1_counter_13_cry_2
T_11_26_wire_logic_cluster/lc_2/cout
T_11_26_wire_logic_cluster/lc_3/in_3

Net : uart1.un1_count_pulses_needed_6_cry_0
T_9_28_wire_logic_cluster/lc_0/cout
T_9_28_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder1.init_pulsesZ0Z_12
T_8_25_wire_logic_cluster/lc_7/out
T_8_24_lc_trk_g0_7
T_8_24_wire_logic_cluster/lc_4/in_1

T_8_25_wire_logic_cluster/lc_7/out
T_8_22_sp4_v_t_38
T_9_26_sp4_h_l_3
T_10_26_lc_trk_g3_3
T_10_26_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.un1_counter_13_cry_1
T_11_26_wire_logic_cluster/lc_1/cout
T_11_26_wire_logic_cluster/lc_2/in_3

Net : ppm_encoder1.pulses2count39_0_cascade_
T_9_23_wire_logic_cluster/lc_4/ltout
T_9_23_wire_logic_cluster/lc_5/in_2

End 

Net : ppm_encoder1.init_pulsesZ0Z_13
T_7_25_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g2_4
T_8_24_wire_logic_cluster/lc_5/in_1

T_7_25_wire_logic_cluster/lc_4/out
T_8_25_sp4_h_l_8
T_9_25_lc_trk_g2_0
T_9_25_wire_logic_cluster/lc_0/in_0

End 

Net : ppm_encoder1.un1_counter_13_cry_0
T_11_26_wire_logic_cluster/lc_0/cout
T_11_26_wire_logic_cluster/lc_1/in_3

Net : ppm_encoder1.init_pulsesZ0Z_14
T_7_25_wire_logic_cluster/lc_6/out
T_8_24_lc_trk_g3_6
T_8_24_wire_logic_cluster/lc_6/in_1

T_7_25_wire_logic_cluster/lc_6/out
T_7_24_sp4_v_t_44
T_8_24_sp4_h_l_9
T_10_24_lc_trk_g3_4
T_10_24_wire_logic_cluster/lc_3/in_0

End 

Net : ppm_encoder1.N_39_i
T_7_22_wire_logic_cluster/lc_7/out
T_7_22_sp4_h_l_3
T_11_22_sp4_h_l_6
T_7_22_sp4_h_l_9
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_5/s_r

End 

Net : ppm_encoder1.N_47
T_10_23_wire_logic_cluster/lc_1/out
T_10_21_sp4_v_t_47
T_9_25_lc_trk_g2_2
T_9_25_input_2_0
T_9_25_wire_logic_cluster/lc_0/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g0_1
T_10_24_input_2_3
T_10_24_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder1.init_pulsesZ0Z_15
T_7_25_wire_logic_cluster/lc_7/out
T_8_24_lc_trk_g3_7
T_8_24_wire_logic_cluster/lc_7/in_1

T_7_25_wire_logic_cluster/lc_7/out
T_7_25_sp4_h_l_3
T_9_25_lc_trk_g3_6
T_9_25_wire_logic_cluster/lc_2/in_1

End 

Net : KeyPress1.N_43_0_cascade_
T_12_30_wire_logic_cluster/lc_2/ltout
T_12_30_wire_logic_cluster/lc_3/in_2

End 

Net : ppm_encoder1.un1_init_pulses39_2_0
T_11_23_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_41
T_9_26_sp4_h_l_9
T_10_26_lc_trk_g2_1
T_10_26_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_12_22_sp4_v_t_41
T_12_25_lc_trk_g0_1
T_12_25_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_6/in_1

T_11_23_wire_logic_cluster/lc_4/out
T_10_24_lc_trk_g1_4
T_10_24_wire_logic_cluster/lc_4/in_1

End 

Net : uart1.positionZ0Z_3
T_12_27_wire_logic_cluster/lc_5/out
T_11_27_sp4_h_l_2
T_10_27_sp4_v_t_39
T_10_28_lc_trk_g2_7
T_10_28_wire_logic_cluster/lc_0/in_1

T_12_27_wire_logic_cluster/lc_5/out
T_12_28_lc_trk_g1_5
T_12_28_wire_logic_cluster/lc_5/in_1

T_12_27_wire_logic_cluster/lc_5/out
T_12_28_lc_trk_g1_5
T_12_28_wire_logic_cluster/lc_1/in_3

T_12_27_wire_logic_cluster/lc_5/out
T_12_27_lc_trk_g1_5
T_12_27_wire_logic_cluster/lc_5/in_1

End 

Net : ppm_encoder1.pulses2count_8_0_iv_0_1_10_0
T_10_23_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g0_7
T_10_24_input_2_7
T_10_24_wire_logic_cluster/lc_7/in_2

End 

Net : KeyPress1.N_15_cascade_
T_12_30_wire_logic_cluster/lc_6/ltout
T_12_30_wire_logic_cluster/lc_7/in_2

End 

Net : ppm_encoder1.init_pulses_0_sqmuxa_0_cascade_
T_9_23_wire_logic_cluster/lc_5/ltout
T_9_23_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder1.init_pulsesZ0Z_16
T_8_25_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g3_4
T_8_25_wire_logic_cluster/lc_0/in_1

T_8_25_wire_logic_cluster/lc_4/out
T_9_26_lc_trk_g2_4
T_9_26_wire_logic_cluster/lc_5/in_1

End 

Net : uart1.data_rdy_reg13_0
T_12_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g1_3
T_12_27_wire_logic_cluster/lc_6/in_0

T_12_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g1_3
T_12_27_wire_logic_cluster/lc_2/in_0

T_12_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g1_3
T_12_27_wire_logic_cluster/lc_3/in_1

T_12_28_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g1_3
T_12_27_wire_logic_cluster/lc_5/in_3

End 

Net : uart1.un1_state_bus_0_a2_iso
T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

T_12_29_wire_logic_cluster/lc_0/out
T_12_29_sp4_h_l_5
T_11_29_lc_trk_g1_5
T_11_29_wire_logic_cluster/lc_5/s_r

End 

Net : KeyPress1.N_54
T_12_29_wire_logic_cluster/lc_3/out
T_12_30_lc_trk_g0_3
T_12_30_wire_logic_cluster/lc_0/in_3

End 

Net : uart1.positionZ1Z_0
T_12_27_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g2_6
T_12_27_wire_logic_cluster/lc_4/in_0

T_12_27_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g2_6
T_12_27_wire_logic_cluster/lc_1/in_3

T_12_27_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g2_6
T_12_27_input_2_6
T_12_27_wire_logic_cluster/lc_6/in_2

End 

Net : ppm_encoder1.init_pulsesZ0Z_17
T_8_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g1_5
T_8_25_wire_logic_cluster/lc_1/in_1

T_8_25_wire_logic_cluster/lc_5/out
T_9_25_lc_trk_g1_5
T_9_25_wire_logic_cluster/lc_7/in_3

End 

Net : uart1.positionZ1Z_1
T_12_27_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g0_2
T_12_27_input_2_4
T_12_27_wire_logic_cluster/lc_4/in_2

T_12_27_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g0_2
T_12_27_wire_logic_cluster/lc_1/in_1

End 

Net : ppm_encoder1.init_pulsesZ0Z_18
T_8_25_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g0_3
T_8_25_wire_logic_cluster/lc_2/in_1

T_8_25_wire_logic_cluster/lc_3/out
T_9_26_lc_trk_g3_3
T_9_26_wire_logic_cluster/lc_3/in_1

End 

Net : uart1.flag_reg_0_sqmuxa_0_a2_0_cascade_
T_12_28_wire_logic_cluster/lc_5/ltout
T_12_28_wire_logic_cluster/lc_6/in_2

End 

Net : uart1.positionZ0Z_2
T_12_27_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g0_3
T_12_27_wire_logic_cluster/lc_3/in_0

T_12_27_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g0_3
T_12_27_wire_logic_cluster/lc_5/in_0

End 

Net : data_debug_c
T_12_28_wire_logic_cluster/lc_6/out
T_12_28_lc_trk_g1_6
T_12_28_wire_logic_cluster/lc_6/in_1

T_12_28_wire_logic_cluster/lc_6/out
T_13_27_sp4_v_t_45
T_13_31_lc_trk_g0_0
T_13_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : source_data_c_1
T_12_30_wire_logic_cluster/lc_7/out
T_12_30_lc_trk_g3_7
T_12_30_wire_logic_cluster/lc_7/in_1

T_12_30_wire_logic_cluster/lc_7/out
T_12_28_sp4_v_t_43
T_8_31_span4_horz_r_3
T_8_31_lc_trk_g1_3
T_8_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : source_data_c_0
T_12_30_wire_logic_cluster/lc_3/out
T_12_30_lc_trk_g1_3
T_12_30_wire_logic_cluster/lc_3/in_1

T_12_30_wire_logic_cluster/lc_3/out
T_10_30_sp4_h_l_3
T_9_30_sp4_v_t_44
T_9_31_lc_trk_g1_4
T_9_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : source_data_c_2
T_12_30_wire_logic_cluster/lc_0/out
T_12_30_lc_trk_g0_0
T_12_30_input_2_0
T_12_30_wire_logic_cluster/lc_0/in_2

T_12_30_wire_logic_cluster/lc_0/out
T_9_30_sp12_h_l_0
T_8_30_sp12_v_t_23
T_8_31_lc_trk_g0_7
T_8_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : ppm_output_c
T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g0_6
T_11_23_input_2_6
T_11_23_wire_logic_cluster/lc_6/in_2

T_11_23_wire_logic_cluster/lc_6/out
T_2_23_sp12_h_l_0
T_13_23_sp12_v_t_23
T_13_31_lc_trk_g1_0
T_13_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g2_6
T_11_24_input_2_2
T_11_24_wire_logic_cluster/lc_2/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g3_6
T_11_24_input_2_3
T_11_24_wire_logic_cluster/lc_3/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g2_6
T_11_24_input_2_4
T_11_24_wire_logic_cluster/lc_4/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g3_6
T_11_24_input_2_5
T_11_24_wire_logic_cluster/lc_5/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g2_6
T_11_24_input_2_6
T_11_24_wire_logic_cluster/lc_6/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g3_6
T_11_24_input_2_7
T_11_24_wire_logic_cluster/lc_7/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_11_24_lc_trk_g3_6
T_11_24_input_2_1
T_11_24_wire_logic_cluster/lc_1/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_8_20_sp4_v_t_38
T_8_22_lc_trk_g3_3
T_8_22_wire_logic_cluster/lc_2/in_0

T_9_24_wire_logic_cluster/lc_7/out
T_9_24_sp4_h_l_3
T_12_24_sp4_v_t_45
T_11_25_lc_trk_g3_5
T_11_25_input_2_0
T_11_25_wire_logic_cluster/lc_0/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_38
T_10_25_sp4_h_l_3
T_11_25_lc_trk_g2_3
T_11_25_input_2_1
T_11_25_wire_logic_cluster/lc_1/in_2

End 

Net : led_c
T_19_31_wire_io_cluster/io_0/D_IN_0
T_19_27_sp12_v_t_23
T_19_15_sp12_v_t_23
T_19_3_sp12_v_t_23
T_20_3_sp12_h_l_0
T_19_3_sp4_h_l_1
T_18_0_span4_vert_30
T_18_0_lc_trk_g0_6
T_18_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_system_c_g
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_29_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_28_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_31_wire_io_cluster/io_1/inclk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

End 

Net : reset_system_c
T_9_31_wire_io_cluster/io_0/D_IN_0
T_9_30_sp4_v_t_40
T_10_30_sp4_h_l_5
T_12_30_lc_trk_g3_0
T_12_30_wire_logic_cluster/lc_3/in_0

T_9_31_wire_io_cluster/io_0/D_IN_0
T_9_30_sp4_v_t_40
T_10_30_sp4_h_l_5
T_12_30_lc_trk_g3_0
T_12_30_wire_logic_cluster/lc_7/in_0

T_9_31_wire_io_cluster/io_0/D_IN_0
T_9_30_sp4_v_t_40
T_10_30_sp4_h_l_5
T_12_30_lc_trk_g3_0
T_12_30_wire_logic_cluster/lc_0/in_1

T_9_31_wire_io_cluster/io_0/D_IN_0
T_9_30_sp4_v_t_40
T_10_30_sp4_h_l_5
T_12_30_lc_trk_g3_0
T_12_30_wire_logic_cluster/lc_6/in_1

T_9_31_wire_io_cluster/io_0/D_IN_0
T_9_31_span4_horz_r_0
T_13_27_sp4_v_t_36
T_12_29_lc_trk_g1_1
T_12_29_input_2_4
T_12_29_wire_logic_cluster/lc_4/in_2

End 

Net : sdin_c
T_19_31_wire_io_cluster/io_1/D_IN_0
T_19_29_sp12_v_t_23
T_8_29_sp12_h_l_0
T_11_29_lc_trk_g0_0
T_11_29_wire_logic_cluster/lc_7/in_1

T_19_31_wire_io_cluster/io_1/D_IN_0
T_19_28_sp4_v_t_44
T_16_28_sp4_h_l_9
T_12_28_sp4_h_l_0
T_12_28_lc_trk_g0_5
T_12_28_wire_logic_cluster/lc_2/in_1

End 

Net : source_data_rdy_c
T_12_30_wire_logic_cluster/lc_4/out
T_13_30_sp4_h_l_8
T_16_30_sp4_v_t_36
T_16_31_lc_trk_g1_4
T_16_31_wire_io_cluster/io_1/D_OUT_0

End 

