@inproceedings{cassagne:hal-01203105,
  TITLE = {{An Efficient, Portable and Generic Library for Successive Cancellation Decoding of Polar Codes}},
  AUTHOR = {Cassagne, Adrien and Le Gal, Bertrand and Leroux, Camille and Aumage, Olivier and Barthou, Denis},
  URL = {https://hal.inria.fr/hal-01203105},
  BOOKTITLE = {{The 28th International Workshop on Languages and Compilers for Parallel Computing (LCPC 2015).}},
  ADDRESS = {Raleigh, United States},
  YEAR = {2015},
  MONTH = Sep,
  KEYWORDS = {Error Correction Codes ; Polar Codes ; Successive Cancellation decoding ; Generic programming ; Code generation ; Domain Specific Language ; SIMDization},
  PDF = {https://hal.inria.fr/hal-01203105/file/polar_lcpc_2015.pdf},
  HAL_ID = {hal-01203105},
  HAL_VERSION = {v1},
}

@ARTICLE{6960078,
author={B. Le Gal and C. Leroux and C. Jego},
journal={IEEE Transactions on Signal Processing},
title={Multi-Gb/s Software Decoding of Polar Codes},
year={2015},
volume={63},
number={2},
pages={349-359},
keywords={decoding;optimisation;AVX mode;SC decoder;SIMD mode;algorithmic simplifications;code length;code rate;data packing;energy per decoded bit;explicit assembly description;low level optimizations;memory reduction techniques;multiGb/s software decoding;multithreading mode;parallel software polar decoder;polar codes;processor architectures;selected target;software polar decoders;successive cancellation decoder;x86 processor target;Decoding;Optimization;Signal processing algorithms;Software;Systematics;Throughput;Vectors;Polar codes;SIMD;software optimizations;successive cancellation decoding;x86 processor},
doi={10.1109/TSP.2014.2371781},
ISSN={1053-587X},
month={Jan},}

@INPROCEEDINGS{6855069,
author={P. Giard and G. Sarkis and C. Thibeault and W. J. Gross},
booktitle={2014 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)},
title={Fast software polar decoders},
year={2014},
pages={7555-7559},
keywords={channel capacity;codecs;error correction codes;graphics processing units;parity check codes;software radio;channel capacity;error-correcting codes;error-correction performance;general-purpose processors;graphic processing units;information throughput;polar codes;software LDPC decoders;software implementations;software polar decoders;software-defined-radio applications;Decoding;Graphics processing units;Hardware;Parity check codes;Signal processing algorithms;Throughput;Decoding;Error-Correction;Polar Codes;Software-Defined-Radio},
doi={10.1109/ICASSP.2014.6855069},
ISSN={1520-6149},
month={May},}

@INPROCEEDINGS{6986083,
author={B. L. Gal and C. Leroux and C. Jego},
booktitle={2014 IEEE Workshop on Signal Processing Systems (SiPS)},
title={Software polar decoder on an embedded processor},
year={2014},
pages={1-6},
keywords={codecs;embedded systems;information theory;instruction sets;parity check codes;Cortex A9 ARM processor;LDPC decoders;NEON instruction set;algorithmic simplifications;code length;code rate;embedded ARM processor;memory footprint reduction;multithreading mode;polar codes decoder;software implementation;software polar decoder;Decoding;Multicore processing;Parallel processing;Parity check codes;Software;Software algorithms;Throughput},
doi={10.1109/SiPS.2014.6986083},
ISSN={2162-3562},
month={Oct},}

@article{Giard15,
  author    = {Pascal Giard and
               Gabi Sarkis and
               Camille Leroux and
               Claude Thibeault and
               Warren J. Gross},
  title     = {Low-Latency Software Polar Decoders},
  journal   = {CoRR},
  volume    = {abs/1504.00353},
  year      = {2015},
  url       = {http://arxiv.org/abs/1504.00353},
  timestamp = {Sat, 02 May 2015 17:50:32 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/GiardSLTG15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@ARTICLE{6804939,
author={G. Sarkis and P. Giard and A. Vardy and C. Thibeault and W. J. Gross},
journal={IEEE Journal on Selected Areas in Communications},
title={Fast Polar Decoders: Algorithm and Implementation},
year={2014},
volume={32},
number={5},
pages={946-957},
keywords={block codes;decoding;error correction codes;field programmable gate arrays;linear codes;FPGA implementation;fast polar decoders;flexible polar decoder;gigabit-per-second polar decoder;polar codes;polar decoding hardware throughput;successive-cancellation decoders;symmetric memoryless channel capacity;Complexity theory;Maximum likelihood decoding;Parity check codes;Reliability;Systematics;Throughput;polar codes;storage systems;successive-cancellation decoding},
doi={10.1109/JSAC.2014.140514},
ISSN={0733-8716},
month={May},}

@TECHREPORT {LTEREF,
    author      = "ETSI",
    title       = "LTE; Evolved Universal Terrestrial Radio Access (E-UTRA);  Multiplexing and channel coding   (3GPP TS 36.212 vers ion 11.1.0 Release 11)",
    institution = "ETSI",
    year        = "2013"
}

@TECHREPORT {WIMAXREF,
    author      = "IEEE Std 802.16e-2005 and IEEE Std 802.16-2004/Cor 1-2005, 2006. IEEE std 802.16e--2005",
    title       = "IEEE LAN/MAN Standards Committee. IEEE Standard for Local and metropolitan area networks -- Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment 2: Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands and Corrigendum 1,",
    institution = "IEEE",
    year        = "2005"
}

@article{gallager1962low,
  title={Low-density parity-check codes},
  author={Gallager, Robert},
  journal={IRE Transactions on information theory},
  volume={8},
  number={1},
  pages={21--28},
  year={1962},
  publisher={IEEE}
}

@inproceedings{berrou1993near,
  title={Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1},
  author={Berrou, Claude and Glavieux, Alain and Thitimajshima, Punya},
  booktitle={Communications, 1993. ICC'93 Geneva. Technical Program, Conference Record, IEEE International Conference on},
  volume={2},
  pages={1064--1070},
  year={1993},
  organization={IEEE}
}

@article{arikan2009channel,
  title={Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels},
  author={Arikan, Erdal},
  journal={IEEE Transactions on Information Theory},
  volume={55},
  number={7},
  pages={3051--3073},
  year={2009},
  publisher={IEEE}
}

@inproceedings{tal2011list,
  title={List decoding of polar codes},
  author={Tal, Ido and Vardy, Alexander},
  booktitle={Information Theory Proceedings (ISIT), 2011 IEEE International Symposium on},
  pages={1--5},
  year={2011},
  organization={IEEE}
}

@INPROCEEDINGS{7760327,
author={A. Cassagne and O. Aumage and C. Leroux and D. Barthou and B. Le Gal},
booktitle={2016 24th European Signal Processing Conference (EUSIPCO)},
title={Energy consumption analysis of software polar decoders on low power processors},
year={2016},
pages={642-646},
keywords={decoding;energy consumption;software radio;telecommunication power management;ARM Cortex-A57;SC decoder implementation;SDR system;low power embedded processor;software defined radio system;software polar decoder energy consumption analysis;successive cancellation decoder implementation;Bit error rate;Decoding;Encoding;Energy consumption;Program processors;Throughput},
doi={10.1109/EUSIPCO.2016.7760327},
month={Aug},}

@article{alamdar2011simplified,
  title={A simplified successive-cancellation decoder for polar codes},
  author={Alamdar-Yazdi, Amin and Kschischang, Frank R},
  journal={IEEE communications letters},
  volume={15},
  number={12},
  pages={1378--1380},
  year={2011},
  publisher={IEEE}
}

@article{DBLP:journals/corr/GiardSBFTBTG16,
  author    = {Pascal Giard and
               Gabi Sarkis and
               Alexios Balatsoukas{-}Stimming and
               YouZhe Fan and
               Chi{-}Ying Tsui and
               Andreas Burg and
               Claude Thibeault and
               Warren J. Gross},
  title     = {Hardware Decoders for Polar Codes: An Overview},
  journal   = {CoRR},
  volume    = {abs/1606.00737},
  year      = {2016},
  url       = {http://arxiv.org/abs/1606.00737},
  timestamp = {Fri, 01 Jul 2016 17:39:49 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/GiardSBFTBTG16},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/corr/GiardSTG15,
  author    = {Pascal Giard and
               Gabi Sarkis and
               Claude Thibeault and
               Warren J. Gross},
  title     = {Unrolled Polar Decoders, Part {I:} Hardware Architectures},
  journal   = {CoRR},
  volume    = {abs/1505.01459},
  year      = {2015},
  url       = {http://arxiv.org/abs/1505.01459},
  timestamp = {Mon, 01 Jun 2015 14:13:54 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/GiardSTG15},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}



@article{DBLP:journals/corr/abs-1105-6164,
  author    = {Ido Tal and
               Alexander Vardy},
  title     = {How to Construct Polar Codes},
  journal   = {CoRR},
  volume    = {abs/1105.6164},
  year      = {2011},
  url       = {http://arxiv.org/abs/1105.6164},
  timestamp = {Mon, 05 Dec 2011 18:05:37 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/abs-1105-6164},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@ARTICLE{6279525,
author={P. Trifonov},
journal={IEEE Transactions on Communications},
title={Efficient Design and Decoding of Polar Codes},
year={2012},
volume={60},
number={11},
pages={3221-3227},
keywords={Gaussian processes;concatenated codes;design;maximum likelihood decoding;Gaussian approximation;concatenated codes;density evolution;design;maximum likelihood decoding;multilevel codes;multistage decoding algorithm;polar codes;Approximation algorithms;Concatenated codes;Constellation diagram;Error probability;Maximum likelihood decoding;Vectors;Polar codes;concatenated codes;multilevel codes},
doi={10.1109/TCOMM.2012.081512.110872},
ISSN={0090-6778},
month={November},}

@INPROCEEDINGS{5946819,
author={C. Leroux and I. Tal and A. Vardy and W. J. Gross},
booktitle={2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)},
title={Hardware architectures for successive cancellation decoding of polar codes},
year={2011},
pages={1665-1668},
keywords={block codes;channel coding;computational complexity;error correction codes;linear codes;consecutive codeword;hardware architecture;logarithmic domain;polar code;speed-up factor;successive cancellation decoding;Complexity theory;Computer architecture;Decoding;Hardware;Processor scheduling;Registers;Throughput;Polar codes;VLSI;hardware implementation;successive cancellation decoding},
doi={10.1109/ICASSP.2011.5946819},
ISSN={1520-6149},
month={May},}

@article{dizdar2016high,
  title={A high-throughput energy-efficient implementation of successive cancellation decoder for polar codes using combinational logic},
  author={Dizdar, Onur and Ar{\i}kan, Erdal},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={63},
  number={3},
  pages={436--447},
  year={2016},
  publisher={IEEE}
}

@TECHREPORT{TS38212,
  AUTHOR =        {3GPP},
  TITLE =         {{TS} 38.212, multiplexing and channel coding (Release 15)},
  YEAR  =         {2017},
  MONTH = {sep}
}

@INPROCEEDINGS{7345007,
author={P. Giard and G. Sarkis and C. Thibeault and W. J. Gross},
booktitle={2015 IEEE Workshop on Signal Processing Systems (SiPS)},
title={A 638 Mbps low-complexity rate 1/2 polar decoder on FPGAs},
year={2015},
volume={},
number={},
pages={1-6},
keywords={decoding;error correction codes;field programmable gate arrays;Altera Stratix IV FPGA;Xilinx Virtex 6;capacity-achieving error-correcting codes;low-complexity decoding algorithm;polar code construction alteration;polar decoder;Clocks;Field programmable gate arrays;Hardware;Maximum likelihood decoding;Reliability;Throughput},
doi={10.1109/SiPS.2015.7345007},
ISSN={},
month={Oct},}

@ARTICLE{8017407,
author={P. Giard and A. Balatsoukas-Stimming and T. C. Müller and A. Bonetti and C. Thibeault and W. J. Gross and P. Flatresse and A. Burg},
journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems},
title={PolarBear: A 28-nm FD-SOI ASIC for Decoding of Polar Codes},
year={2017},
volume={7},
number={4},
pages={616-629},
keywords={CMOS integrated circuits;UHF integrated circuits;application specific integrated circuits;block codes;decoding;elemental semiconductors;error correction codes;silicon;5G communication standard;CMOS chip;FD-SOI ASIC measurement;PolarBear;SC flip;SC list;Si;bit rate 130.9 Mbit/s;bit rate 306.8 Mbit/s;bit rate 9.2 Gbit/s;block codes;communication channels;energy efficiency;error-correction performance;frequency 308.0 MHz;frequency 451.0 MHz;frequency 721.0 MHz;list-based decoding algorithm;low-complexity decoding algorithm;low-complexity encoding algorithm;nonsystematic polar code;silicon-proven SCL decoder;size 28 nm;successive cancellation;systematic polar codes;time 3.34 mus;time 628.0 ns;voltage 0.9 V;voltage 1.3 V;5G mobile communication;Application specific integrated circuits;Block codes;Decoding;Error correction;ASIC;Polar codes;SC flip;SC list;successive cancellation},
doi={10.1109/JETCAS.2017.2745704},
ISSN={2156-3357},
month={Dec},}

@ARTICLE{7105452,
author={P. Giard and G. Sarkis and C. Thibeault and W. J. Gross},
journal={Electronics Letters},
title={237 Gbit/s unrolled hardware polar decoder},
year={2015},
volume={51},
number={10},
pages={762-763},
keywords={decoding;field programmable gate arrays;FPGA;field programmable gate array;polar code;pipelined architecture;decoding algorithm;complexity successive cancellation;unrolled hardware polar decoder},
doi={10.1049/el.2014.4432},
ISSN={0013-5194},
month={},}


@inproceedings{giard_638_2015,
  title = {{A 638 {Mbps} Low-Complexity Rate 1/2 Polar Decoder on {FPGAs}}},
  doi = {10.1109/SiPS.2015.7345007},
  abstract = {Polar codes are capacity-achieving error-correcting codes with an explicit construction that can be decoded with low-complexity algorithms. In this work, we show how the state-of-the-art low-complexity decoding algorithm can be improved to better accommodate low-rate codes. Dedicated hardware is added to efficiently decode new constituent codes. Also, we use polar code construction alteration to further improve the latency and throughput. A polar decoder for a (1024, 512) code is implemented on two different FPGAs. It has 25\% lower latency over the previous work and a coded throughput of 436 Mbps and 638 Mbps on the Xilinx Virtex 6 and Altera Stratix IV FPGAs, respectively.},
  booktitle = {SiPS},
  author = {Giard, P. and Sarkis, G. and Thibeault, C. and Gross, W. J.},
  month = oct,
  year = {2015},
  keywords = {Altera Stratix IV FPGA, capacity-achieving error-correcting codes, Clocks, decoding, error correction codes, field programmable gate arrays, Field programmable gate arrays, Hardware, low-complexity decoding algorithm, Maximum likelihood decoding, polar code construction alteration, polar decoder, Reliability, Throughput, Xilinx Virtex 6},
  file = {IEEE Xplore Abstract Record:/home/bonben/Zotero/storage/HHQX7A6Q/7345007.html:text/html}
}

@article{sarkis2014fast,
  title={{Fast Polar Decoders: Algorithm and Implementation}},
  author={Sarkis, Gabi and Giard, Pascal and Vardy, Alexander and Thibeault, Claude and Gross, Warren J},
  journal={IEEE JSAC},
  year={2014},
  publisher={IEEE}
}
