/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  reg [6:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [22:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_0z[4] : celloutsig_1_1z);
  assign celloutsig_1_11z = !(celloutsig_1_8z[7] ? celloutsig_1_7z[6] : celloutsig_1_10z);
  assign celloutsig_1_13z = !(celloutsig_1_8z[9] ? celloutsig_1_11z : celloutsig_1_2z);
  assign celloutsig_0_11z = !(celloutsig_0_9z[1] ? celloutsig_0_7z[0] : celloutsig_0_0z[5]);
  assign celloutsig_0_1z = !(in_data[86] ? celloutsig_0_0z[2] : in_data[34]);
  assign celloutsig_0_35z = ~(celloutsig_0_14z | celloutsig_0_28z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[5] | celloutsig_1_0z[3]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[5] | celloutsig_0_0z[3]);
  assign celloutsig_1_18z = celloutsig_1_15z ^ celloutsig_1_11z;
  assign celloutsig_0_6z = celloutsig_0_4z[4] ^ celloutsig_0_2z;
  assign celloutsig_0_21z = celloutsig_0_7z[15] ^ celloutsig_0_3z[1];
  assign celloutsig_0_17z = ~(in_data[17] ^ celloutsig_0_10z);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_0_3z = { in_data[41:32], celloutsig_0_1z } & in_data[87:77];
  assign celloutsig_1_0z = in_data[136:129] & in_data[145:138];
  assign celloutsig_1_6z = celloutsig_1_5z[6:3] & { in_data[133:131], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_17z } & { celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_10z };
  assign celloutsig_0_16z = in_data[30:26] & celloutsig_0_3z[4:0];
  assign celloutsig_0_9z = { celloutsig_0_7z[17], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, celloutsig_0_7z[19:17] };
  assign celloutsig_0_31z = { celloutsig_0_12z[3:1], celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_2z } === { in_data[74], celloutsig_0_10z, 1'h0, _00_ };
  assign celloutsig_1_16z = { celloutsig_1_5z[4:2], celloutsig_1_1z } === { celloutsig_1_7z[5:3], celloutsig_1_14z };
  assign celloutsig_1_14z = celloutsig_1_8z[7:4] < { celloutsig_1_6z[3:1], celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_14z } < { celloutsig_1_0z[6:3], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_3z = celloutsig_1_1z & ~(in_data[159]);
  assign celloutsig_1_9z = celloutsig_1_5z[5] & ~(in_data[168]);
  assign celloutsig_1_12z = celloutsig_1_10z & ~(celloutsig_1_2z);
  assign celloutsig_1_17z = celloutsig_1_6z[0] & ~(celloutsig_1_2z);
  assign celloutsig_0_28z = celloutsig_0_8z & ~(celloutsig_0_1z);
  assign celloutsig_0_0z = in_data[0] ? in_data[34:29] : in_data[53:48];
  assign celloutsig_0_30z = celloutsig_0_8z ? { in_data[7:2], celloutsig_0_28z, celloutsig_0_6z } : { celloutsig_0_18z[1], celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_1_7z = celloutsig_1_6z[1] ? { in_data[175], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z } : { in_data[130:124], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z[3:2], 1'h0, celloutsig_1_6z[0] };
  assign celloutsig_1_8z = in_data[126] ? { celloutsig_1_5z[5:4], celloutsig_1_5z } : { celloutsig_1_7z[2:1], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_4z[3] ? { celloutsig_0_3z[5:1], celloutsig_0_4z[7:4], 1'h1, celloutsig_0_4z[2:0], celloutsig_0_6z, celloutsig_0_4z[7:4], 1'h1, celloutsig_0_4z[2:0], celloutsig_0_1z } : { celloutsig_0_3z[10:7], celloutsig_0_4z[7:4], 1'h0, celloutsig_0_4z[2:0], celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_10z ? { celloutsig_0_3z[7:5], celloutsig_0_6z } : { celloutsig_0_3z[5:3], celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_10z ? celloutsig_0_4z[3:1] : { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_4z = - { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_1_1z = celloutsig_1_0z[7:1] !== celloutsig_1_0z[6:0];
  assign celloutsig_0_10z = celloutsig_0_4z[7:1] !== celloutsig_0_3z[7:1];
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z } !== celloutsig_0_7z[20:5];
  assign celloutsig_0_15z = { celloutsig_0_9z[2:0], celloutsig_0_9z, celloutsig_0_10z } !== in_data[42:35];
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, in_data[148:141] };
  assign celloutsig_0_8z = & { celloutsig_0_3z[9], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_9z[3:2], celloutsig_0_31z, celloutsig_0_24z } >> { celloutsig_0_30z[5:1], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[112:105] >> in_data[103:96];
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_3z[6:1], celloutsig_0_10z };
  assign { out_data[128], out_data[98:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
