Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: MIPSSingleCycle_MoustafaMamdouhSabry18101997.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPSSingleCycle_MoustafaMamdouhSabry18101997.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPSSingleCycle_MoustafaMamdouhSabry18101997"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : MIPSSingleCycle_MoustafaMamdouhSabry18101997
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/PCUnit_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity pcunit_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/InstructionMemory_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity instructionmemory_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Mux32B_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity mux5b_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Mux5B_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity mux32b_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Adder_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity adder_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ShitLeft_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity shitleft_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ControlUnit_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity controlunit_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/SignExtend_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity signextend_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ALUMain_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity alumain_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ALUControl_MoustarfaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity alucontrol_moustarfamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Register_MoustafamamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity register_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/DataMemory_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity datamemory_moustafamamdouhsabry18101997 is up to date.
Compiling vhdl file "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/MIPSSingleCycle_MoustafaMamdouhSabry18101997.vhd" in Library work.
Architecture behavioral of Entity mipssinglecycle_moustafamamdouhsabry18101997 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MIPSSingleCycle_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PCUnit_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstructionMemory_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux5B_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux32B_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Adder_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShitLeft_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ControlUnit_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SignExtend_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUMain_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALUControl_MoustarfaMamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Register_MoustafamamdouhSabry18101997> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataMemory_MoustafaMamdouhSabry18101997> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MIPSSingleCycle_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <MIPSSingleCycle_MoustafaMamdouhSabry18101997> analyzed. Unit <MIPSSingleCycle_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <PCUnit_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <PCUnit_MoustafaMamdouhSabry18101997> analyzed. Unit <PCUnit_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <InstructionMemory_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/InstructionMemory_MoustafaMamdouhSabry18101997.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Temp> may be accessed with an index that does not cover the full array size.
Entity <InstructionMemory_MoustafaMamdouhSabry18101997> analyzed. Unit <InstructionMemory_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <Mux5B_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <Mux5B_MoustafaMamdouhSabry18101997> analyzed. Unit <Mux5B_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <Mux32B_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <Mux32B_MoustafaMamdouhSabry18101997> analyzed. Unit <Mux32B_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <Adder_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <Adder_MoustafaMamdouhSabry18101997> analyzed. Unit <Adder_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <ShitLeft_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <ShitLeft_MoustafaMamdouhSabry18101997> analyzed. Unit <ShitLeft_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <ControlUnit_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <ControlUnit_MoustafaMamdouhSabry18101997> analyzed. Unit <ControlUnit_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <SignExtend_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <SignExtend_MoustafaMamdouhSabry18101997> analyzed. Unit <SignExtend_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <ALUMain_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <ALUMain_MoustafaMamdouhSabry18101997> analyzed. Unit <ALUMain_MoustafaMamdouhSabry18101997> generated.

Analyzing Entity <ALUControl_MoustarfaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
Entity <ALUControl_MoustarfaMamdouhSabry18101997> analyzed. Unit <ALUControl_MoustarfaMamdouhSabry18101997> generated.

Analyzing Entity <Register_MoustafamamdouhSabry18101997> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Register_MoustafamamdouhSabry18101997.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Temp_Regs>
Entity <Register_MoustafamamdouhSabry18101997> analyzed. Unit <Register_MoustafamamdouhSabry18101997> generated.

Analyzing Entity <DataMemory_MoustafaMamdouhSabry18101997> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/DataMemory_MoustafaMamdouhSabry18101997.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Temp_Memory> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/DataMemory_MoustafaMamdouhSabry18101997.vhd" line 63: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Temp_Memory> may be accessed with an index that does not cover the full array size.
Entity <DataMemory_MoustafaMamdouhSabry18101997> analyzed. Unit <DataMemory_MoustafaMamdouhSabry18101997> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PCUnit_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/PCUnit_MoustafaMamdouhSabry18101997.vhd".
    Found 32-bit register for signal <PCout>.
    Found 32-bit register for signal <Temp>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <PCUnit_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <InstructionMemory_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/InstructionMemory_MoustafaMamdouhSabry18101997.vhd".
WARNING:Xst:1781 - Signal <Temp> is used but never assigned. Tied to default value.
    Found 127x8-bit ROM for signal <Temp$mux0000> created at line 57.
    Found 126x8-bit ROM for signal <Temp$mux0001> created at line 57.
    Found 125x8-bit ROM for signal <Temp$mux0002> created at line 57.
    Found 128x8-bit ROM for signal <Instruction$varindex0000> created at line 57.
    Summary:
	inferred   4 ROM(s).
Unit <InstructionMemory_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <Mux5B_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Mux32B_MoustafaMamdouhSabry18101997.vhd".
Unit <Mux5B_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <Mux32B_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Mux5B_MoustafaMamdouhSabry18101997.vhd".
Unit <Mux32B_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <Adder_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Adder_MoustafaMamdouhSabry18101997.vhd".
    Found 32-bit adder for signal <Output>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <ShitLeft_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ShitLeft_MoustafaMamdouhSabry18101997.vhd".
WARNING:Xst:647 - Input <Input<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ShitLeft_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <ControlUnit_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ControlUnit_MoustafaMamdouhSabry18101997.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Branch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <regDst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <memRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <ALUop>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <memtoReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <regWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <memWrite>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ControlUnit_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <SignExtend_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/SignExtend_MoustafaMamdouhSabry18101997.vhd".
Unit <SignExtend_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <ALUMain_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ALUMain_MoustafaMamdouhSabry18101997.vhd".
WARNING:Xst:653 - Signal <ZERO> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 32-bit addsub for signal <Temp_Output$addsub0000>.
    Found 32-bit comparator less for signal <Temp_Output$cmp_lt0000> created at line 51.
    Found 32-bit comparator equal for signal <ZERO_FLAG$cmp_eq0000> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ALUMain_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <ALUControl_MoustarfaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/ALUControl_MoustarfaMamdouhSabry18101997.vhd".
WARNING:Xst:647 - Input <func<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <Output>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <ALUControl_MoustarfaMamdouhSabry18101997> synthesized.


Synthesizing Unit <Register_MoustafamamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/Register_MoustafamamdouhSabry18101997.vhd".
    Found 32x32-bit dual-port RAM <Mram_Temp_Regs> for signal <Temp_Regs>.
    Found 32x32-bit dual-port RAM <Mram_Temp_Regs_ren> for signal <Temp_Regs>.
    Summary:
	inferred   2 RAM(s).
Unit <Register_MoustafamamdouhSabry18101997> synthesized.


Synthesizing Unit <DataMemory_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/DataMemory_MoustafaMamdouhSabry18101997.vhd".
    Found 32-bit register for signal <readData>.
    Found 8-bit 128-to-1 multiplexer for signal <readData$varindex0000> created at line 57.
    Found 1024-bit register for signal <Temp_Memory>.
    Found 8-bit 127-to-1 multiplexer for signal <Temp_Memory$mux0000> created at line 57.
    Found 8-bit 126-to-1 multiplexer for signal <Temp_Memory$mux0001> created at line 57.
    Found 8-bit 125-to-1 multiplexer for signal <Temp_Memory$mux0002> created at line 57.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <Temp_Memory>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1056 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <DataMemory_MoustafaMamdouhSabry18101997> synthesized.


Synthesizing Unit <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
    Related source file is "F:/Xilinx_Files/MIPS_SingleCycle_MoustafaMamdouhSabry18101997/MIPSSingleCycle_MoustafaMamdouhSabry18101997.vhd".
WARNING:Xst:646 - Signal <Instructions_15_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MIPSSingleCycle_MoustafaMamdouhSabry18101997> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 4
 125x8-bit ROM                                         : 1
 126x8-bit ROM                                         : 1
 127x8-bit ROM                                         : 1
 128x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 131
 32-bit register                                       : 3
 8-bit register                                        : 128
# Latches                                              : 8
 1-bit latch                                           : 7
 2-bit latch                                           : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 5
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 125-to-1 multiplexer                            : 1
 8-bit 126-to-1 multiplexer                            : 1
 8-bit 127-to-1 multiplexer                            : 1
 8-bit 128-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <PC> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <InstructionMemory> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <RegDestMux> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BranchMux> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ALUSrcMux> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MemtoRegMux> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BAdder> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <PCAdder> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ShiftLeft2> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ControlUnit> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <SignExtend> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ALU> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ALUControl> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <RegisterFile> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MemoryUnit> is unconnected in block <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
   It will be removed from the design.

Synthesizing (advanced) Unit <MIPSSingleCycle_MoustafaMamdouhSabry18101997>.
INFO:Xst:3044 - The ROM <InstructionMemory/Mrom_Instruction_varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <PC/PCout>.
INFO:Xst:3044 - The ROM <InstructionMemory/Mrom_Temp_mux0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <PC/PCout>.
INFO:Xst:3044 - The ROM <InstructionMemory/Mrom_Temp_mux0002> will be implemented as a read-only BLOCK RAM, absorbing the register: <PC/PCout>.
INFO:Xst:3044 - The ROM <InstructionMemory/Mrom_Temp_mux0001> will be implemented as a read-only BLOCK RAM, absorbing the register: <PC/PCout>.
INFO:Xst:3225 - The RAM <InstructionMemory/Mrom_Instruction_varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC/Temp>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instructions_31B> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <InstructionMemory/Mrom_Temp_mux0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 127-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC/Temp>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instructions_31B> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <InstructionMemory/Mrom_Temp_mux0002> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 125-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC/Temp>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instructions_31B> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <InstructionMemory/Mrom_Temp_mux0001> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 126-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PC/Temp>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instructions_31B> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MIPSSingleCycle_MoustafaMamdouhSabry18101997> synthesized (advanced).

Synthesizing (advanced) Unit <Register_MoustafamamdouhSabry18101997>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Temp_Regs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeReg>      |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <readReg1>      |          |
    |     doB            | connected to signal <readData1>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Temp_Regs_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeReg>      |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <readReg2>      |          |
    |     doB            | connected to signal <readData2>     |          |
    -----------------------------------------------------------------------
Unit <Register_MoustafamamdouhSabry18101997> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 125x8-bit single-port block RAM                       : 1
 126x8-bit single-port block RAM                       : 1
 127x8-bit single-port block RAM                       : 1
 128x8-bit single-port block RAM                       : 1
 32x32-bit dual-port distributed RAM                   : 2
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1120
 Flip-Flops                                            : 1120
# Latches                                              : 8
 1-bit latch                                           : 7
 2-bit latch                                           : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 19
 1-bit 127-to-1 multiplexer                            : 8
 1-bit 128-to-1 multiplexer                            : 8
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 125-to-1 multiplexer                            : 1
 8-bit 126-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <ALUMain_MoustafaMamdouhSabry18101997> on signal <ZERO_FLAG>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <ALU/_n0000> is assigned to logic
   Signal <ALU/ZERO_FLAG> in Unit <ALUMain_MoustafaMamdouhSabry18101997> is assigned to GND


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.75 secs
 
--> 

Total memory usage is 4534768 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   23 (   0 filtered)

