yosys -p "synth_ecp5 -json pulse_gen.json -top pulse_gen" pulse_gen.v ecppll.v pulse_control.v pulses.v uart.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3578 (git sha1 ed579038, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `pulse_gen.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: pulse_gen.v
Parsing Verilog input from `pulse_gen.v' to AST representation.
Generating RTLIL representation for module `\pulse_gen'.
Successfully finished Verilog frontend.

-- Parsing `ecppll.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: ecppll.v
Parsing Verilog input from `ecppll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

-- Parsing `pulse_control.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: pulse_control.v
Parsing Verilog input from `pulse_control.v' to AST representation.
Generating RTLIL representation for module `\pulse_control'.
Successfully finished Verilog frontend.

-- Parsing `pulses.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: pulses.v
Parsing Verilog input from `pulses.v' to AST representation.
Generating RTLIL representation for module `\pulses'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Generating RTLIL representation for module `\uart'.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json pulse_gen.json -top pulse_gen' --

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:         \uart
Used module:     \pll

6.3.2. Analyzing design hierarchy..
Top module:  \pulse_gen
Used module:     \pulses
Used module:     \pulse_control
Used module:         \uart
Used module:     \pll
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$319'.
Cleaned up 1 empty switch.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$399 in module TRELLIS_FF.
Removed 2 dead cases from process $proc$uart.v:135$144 in module uart.
Marked 17 switch rules as full_case in process $proc$uart.v:135$144 in module uart.
Marked 1 switch rules as full_case in process $proc$pulses.v:144$59 in module pulses.
Removed 1 dead cases from process $proc$pulse_control.v:129$3 in module pulse_control.
Marked 5 switch rules as full_case in process $proc$pulse_control.v:129$3 in module pulse_control.
Removed a total of 3 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 67 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$403'.
  Set init value: \Q = 1'0
Found init rule in `\uart.$proc$uart.v:106$173'.
  Set init value: \tx_state = 2'00
Found init rule in `\uart.$proc$uart.v:105$172'.
  Set init value: \tx_out = 1'1
Found init rule in `\uart.$proc$uart.v:101$171'.
  Set init value: \recv_state = 3'000
Found init rule in `\pulses.$proc$pulses.v:97$137'.
  Set init value: \xfer_bits = 2'01
Found init rule in `\pulses.$proc$pulses.v:91$136'.
  Set init value: \ccount = 8'00000000
Found init rule in `\pulses.$proc$pulses.v:87$135'.
  Set init value: \nutation_pulse_delay = 16'0000000100101100
Found init rule in `\pulses.$proc$pulses.v:86$134'.
  Set init value: \nutation_pulse_width = 8'00110010
Found init rule in `\pulses.$proc$pulses.v:82$132'.
  Set init value: \block_on = 16'0000000111001100
Found init rule in `\pulses.$proc$pulses.v:81$131'.
  Set init value: \block_off = 16'0000000110011010
Found init rule in `\pulses.$proc$pulses.v:80$130'.
  Set init value: \sync_down = 16'0000000100000100
Found init rule in `\pulses.$proc$pulses.v:79$129'.
  Set init value: \p2start = 16'0000000011100110
Found init rule in `\pulses.$proc$pulses.v:77$128'.
  Set init value: \rx_done = 1'0
Found init rule in `\pulses.$proc$pulses.v:76$127'.
  Set init value: \block = 1'1
Found init rule in `\pulses.$proc$pulses.v:75$126'.
  Set init value: \cpmg = 8'00000011
Found init rule in `\pulses.$proc$pulses.v:74$125'.
  Set init value: \pulse_block_off = 16'0000000001100100
Found init rule in `\pulses.$proc$pulses.v:73$124'.
  Set init value: \pulse_block = 8'00110010
Found init rule in `\pulses.$proc$pulses.v:72$123'.
  Set init value: \p2width = 16'0000000000011110
Found init rule in `\pulses.$proc$pulses.v:71$122'.
  Set init value: \delay = 16'0000000011001000
Found init rule in `\pulses.$proc$pulses.v:70$121'.
  Set init value: \p1width = 16'0000000000011110
Found init rule in `\pulses.$proc$pulses.v:69$120'.
  Set init value: \period = 65536
Found init rule in `\pulses.$proc$pulses.v:57$119'.
  Set init value: \cw = 1'0
Found init rule in `\pulses.$proc$pulses.v:48$117'.
  Set init value: \counter = 0
Found init rule in `\pulse_control.$proc$pulse_control.v:126$45'.
  Set init value: \state = 3'000
Found init rule in `\pulse_control.$proc$pulse_control.v:109$44'.
  Set init value: \readcount = 6'000000
Found init rule in `\pulse_control.$proc$pulse_control.v:108$43'.
  Set init value: \readstate = 2'00
Found init rule in `\pulse_control.$proc$pulse_control.v:106$41'.
  Set init value: \writestate = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:45$40'.
  Set init value: \nut_wid = 8'01100100
Found init rule in `\pulse_control.$proc$pulse_control.v:44$39'.
  Set init value: \nut_del = 16'0000000001100100
Found init rule in `\pulse_control.$proc$pulse_control.v:43$38'.
  Set init value: \rx_done = 1'0
Found init rule in `\pulse_control.$proc$pulse_control.v:42$37'.
  Set init value: \block = 1'1
Found init rule in `\pulse_control.$proc$pulse_control.v:41$36'.
  Set init value: \cpmg = 8'00000011
Found init rule in `\pulse_control.$proc$pulse_control.v:39$34'.
  Set init value: \pulse_block = 8'00110010
Found init rule in `\pulse_control.$proc$pulse_control.v:38$33'.
  Set init value: \p2width = 16'0000000000011110
Found init rule in `\pulse_control.$proc$pulse_control.v:37$32'.
  Set init value: \delay = 16'0000000011001000
Found init rule in `\pulse_control.$proc$pulse_control.v:36$31'.
  Set init value: \p1width = 16'0000000000011110
Found init rule in `\pulse_control.$proc$pulse_control.v:35$30'.
  Set init value: \period = 983040

6.4.5. Executing PROC_ARST pass (detect async resets in processes).

6.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$403'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$399'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$396'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$375'.
     1/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$374_EN[3:0]$378
     2/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$374_DATA[3:0]$377
     3/3: $0$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$374_ADDR[3:0]$376
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$342'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$320'.
     1/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$318_EN[3:0]$323
     2/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$318_DATA[3:0]$322
     3/3: $0$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$318_ADDR[3:0]$321
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$319'.
Creating decoders for process `\uart.$proc$uart.v:106$173'.
Creating decoders for process `\uart.$proc$uart.v:105$172'.
Creating decoders for process `\uart.$proc$uart.v:101$171'.
Creating decoders for process `\uart.$proc$uart.v:135$144'.
     1/57: $5\tx_state[1:0]
     2/57: $5\tx_clk[10:0]
     3/57: $4\tx_data[7:0]
     4/57: $4\tx_out[0:0]
     5/57: $4\tx_bits_remaining[3:0]
     6/57: $3\tx_data[7:0]
     7/57: $3\tx_bits_remaining[3:0]
     8/57: $4\tx_state[1:0]
     9/57: $3\tx_out[0:0]
    10/57: $4\tx_clk[10:0]
    11/57: $3\tx_state[1:0]
    12/57: $2\tx_bits_remaining[3:0]
    13/57: $2\tx_out[0:0]
    14/57: $3\tx_clk[10:0]
    15/57: $2\tx_data[7:0]
    16/57: $1\tx_data[7:0]
    17/57: $1\tx_bits_remaining[3:0]
    18/57: $2\tx_state[1:0]
    19/57: $1\tx_out[0:0]
    20/57: $2\tx_clk[10:0]
    21/57: $9\recv_state[2:0]
    22/57: $8\recv_state[2:0]
    23/57: $8\rx_clk[14:0]
    24/57: $3\rx_data[7:0]
    25/57: $7\recv_state[2:0]
    26/57: $7\rx_clk[14:0]
    27/57: $4\rx_bits_remaining[3:0]
    28/57: $5\rx_sample_countdown[3:0]
    29/57: $6\rx_samples[3:0]
    30/57: $2\rx_data[7:0]
    31/57: $5\rx_samples[3:0]
    32/57: $6\recv_state[2:0]
    33/57: $4\rx_sample_countdown[3:0]
    34/57: $6\rx_clk[14:0]
    35/57: $4\rx_samples[3:0]
    36/57: $3\rx_sample_countdown[3:0]
    37/57: $3\rx_samples[3:0]
    38/57: $5\recv_state[2:0]
    39/57: $3\rx_bits_remaining[3:0]
    40/57: $5\rx_clk[14:0]
    41/57: $2\rx_bits_remaining[3:0]
    42/57: $4\recv_state[2:0]
    43/57: $4\rx_clk[14:0]
    44/57: $2\rx_sample_countdown[3:0]
    45/57: $2\rx_samples[3:0]
    46/57: $3\recv_state[2:0]
    47/57: $3\rx_clk[14:0]
    48/57: $2\recv_state[2:0]
    49/57: $2\rx_clk[14:0]
    50/57: $1\rx_data[7:0]
    51/57: $1\rx_bits_remaining[3:0]
    52/57: $1\rx_sample_countdown[3:0]
    53/57: $1\rx_samples[3:0]
    54/57: $1\tx_clk[10:0]
    55/57: $1\rx_clk[14:0]
    56/57: $1\tx_state[1:0]
    57/57: $1\recv_state[2:0]
Creating decoders for process `\pulses.$proc$pulses.v:97$137'.
Creating decoders for process `\pulses.$proc$pulses.v:91$136'.
Creating decoders for process `\pulses.$proc$pulses.v:87$135'.
Creating decoders for process `\pulses.$proc$pulses.v:86$134'.
Creating decoders for process `\pulses.$proc$pulses.v:85$133'.
Creating decoders for process `\pulses.$proc$pulses.v:82$132'.
Creating decoders for process `\pulses.$proc$pulses.v:81$131'.
Creating decoders for process `\pulses.$proc$pulses.v:80$130'.
Creating decoders for process `\pulses.$proc$pulses.v:79$129'.
Creating decoders for process `\pulses.$proc$pulses.v:77$128'.
Creating decoders for process `\pulses.$proc$pulses.v:76$127'.
Creating decoders for process `\pulses.$proc$pulses.v:75$126'.
Creating decoders for process `\pulses.$proc$pulses.v:74$125'.
Creating decoders for process `\pulses.$proc$pulses.v:73$124'.
Creating decoders for process `\pulses.$proc$pulses.v:72$123'.
Creating decoders for process `\pulses.$proc$pulses.v:71$122'.
Creating decoders for process `\pulses.$proc$pulses.v:70$121'.
Creating decoders for process `\pulses.$proc$pulses.v:69$120'.
Creating decoders for process `\pulses.$proc$pulses.v:57$119'.
Creating decoders for process `\pulses.$proc$pulses.v:56$118'.
Creating decoders for process `\pulses.$proc$pulses.v:48$117'.
Creating decoders for process `\pulses.$proc$pulses.v:144$59'.
     1/13: $0\cblock_on[31:0]
     2/13: $0\cblock_delay[31:0]
     3/13: $0\cpulse[31:0]
     4/13: $0\cdelay[31:0]
     5/13: $0\ccount[7:0]
     6/13: $0\nutation_pulse_stop[23:0]
     7/13: $0\nutation_pulse_start[23:0]
     8/13: $0\inh[0:0]
     9/13: $0\nut_pulse[0:0]
    10/13: $0\pulse[0:0]
    11/13: $0\sync[0:0]
    12/13: $1\counter[31:0]
    13/13: $0\pulses[0:0]
Creating decoders for process `\pulses.$proc$pulses.v:109$46'.
     1/11: $0\nutation_pulse_delay[15:0]
     2/11: $0\nutation_pulse_width[7:0]
     3/11: $0\counter[31:0]
     4/11: $0\cpmg[7:0]
     5/11: $0\pulse_block_off[15:0]
     6/11: $0\pulse_block[7:0]
     7/11: $0\block[0:0]
     8/11: $0\p2width[15:0]
     9/11: $0\delay[15:0]
    10/11: $0\p1width[15:0]
    11/11: $0\period[31:0]
Creating decoders for process `\pulse_control.$proc$pulse_control.v:126$45'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:109$44'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:108$43'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:107$42'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:106$41'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:45$40'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:44$39'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:43$38'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:42$37'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:41$36'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:40$35'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:39$34'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:38$33'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:37$32'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:36$31'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:35$30'.
Creating decoders for process `\pulse_control.$proc$pulse_control.v:129$3'.
     1/31: $2\rx_done[0:0]
     2/31: $4$bitselwrite$data$pulse_control.v:145$2[31:0]$14
     3/31: $4$bitselwrite$mask$pulse_control.v:145$1[31:0]$13
     4/31: $4\vinput[31:0]
     5/31: $3$bitselwrite$data$pulse_control.v:145$2[31:0]$11
     6/31: $3$bitselwrite$mask$pulse_control.v:145$1[31:0]$10
     7/31: $3\vinput[31:0]
     8/31: $2$bitselwrite$data$pulse_control.v:145$2[31:0]$9
     9/31: $2$bitselwrite$mask$pulse_control.v:145$1[31:0]$8
    10/31: $2\vinput[31:0]
    11/31: $1$bitselwrite$data$pulse_control.v:145$2[31:0]$7
    12/31: $1$bitselwrite$mask$pulse_control.v:145$1[31:0]$6
    13/31: $1\vinput[31:0]
    14/31: $1\voutput[7:0]
    15/31: $1\rx_done[0:0]
    16/31: $0\state[2:0]
    17/31: $0\readcount[5:0]
    18/31: $0\readstate[1:0]
    19/31: $0\writestate[0:0]
    20/31: $0\vcontrol[7:0]
    21/31: $0\tx_byte[7:0]
    22/31: $0\transmit[0:0]
    23/31: $0\cpmg[7:0]
    24/31: $0\pulse_block[7:0]
    25/31: $0\block[0:0]
    26/31: $0\nut_wid[7:0]
    27/31: $0\nut_del[15:0]
    28/31: $0\p2width[15:0]
    29/31: $0\delay[15:0]
    30/31: $0\p1width[15:0]
    31/31: $0\period[31:0]

6.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pulses.\nutation_pulse' from process `\pulses.$proc$pulses.v:85$133'.
No latch inferred for signal `\pulses.\rec' from process `\pulses.$proc$pulses.v:56$118'.
No latch inferred for signal `\pulse_control.\writecount' from process `\pulse_control.$proc$pulse_control.v:107$42'.
No latch inferred for signal `\pulse_control.\pulse_block_off' from process `\pulse_control.$proc$pulse_control.v:40$35'.

6.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$399'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$396'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$374_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$375'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$374_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$375'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$374_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$375'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$342'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$318_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$320'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$318_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$320'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$318_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$320'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$319'.
  created direct connection (no actual register cell created).
Creating register for signal `\uart.\rx_samples' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\uart.\rx_sample_countdown' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\uart.\rx_clk' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\uart.\tx_clk' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\uart.\recv_state' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\uart.\rx_bits_remaining' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\uart.\rx_data' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\uart.\tx_out' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\uart.\tx_state' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\uart.\tx_bits_remaining' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\uart.\tx_data' using process `\uart.$proc$uart.v:135$144'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\pulses.\pulses' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\pulses.\counter' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\pulses.\sync' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\pulses.\pulse' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\pulses.\nut_pulse' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\pulses.\inh' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_start' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_stop' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\pulses.\ccount' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\pulses.\cdelay' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\pulses.\cpulse' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\pulses.\cblock_delay' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\pulses.\cblock_on' using process `\pulses.$proc$pulses.v:144$59'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\pulses.\period' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\pulses.\p1width' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\pulses.\delay' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\pulses.\p2width' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\pulses.\block' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\pulses.\pulse_block' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\pulses.\pulse_block_off' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\pulses.\cpmg' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\pulses.\rx_done' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\pulses.\counter' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\pulses.\cw' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\pulses.\p2start' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\pulses.\sync_down' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `\pulses.\block_off' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\pulses.\block_on' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_width' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\pulses.\nutation_pulse_delay' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\pulses.\xfer_bits' using process `\pulses.$proc$pulses.v:109$46'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\pulse_control.\period' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\pulse_control.\p1width' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\pulse_control.\delay' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\pulse_control.\p2width' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\pulse_control.\nut_del' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\pulse_control.\nut_wid' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\pulse_control.\block' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\pulse_control.\pulse_block' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\pulse_control.\cpmg' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\pulse_control.\rx_done' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\pulse_control.\transmit' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\pulse_control.\tx_byte' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\pulse_control.\vinput' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\pulse_control.\vcontrol' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\pulse_control.\voutput' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\pulse_control.\writestate' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\pulse_control.\readstate' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\pulse_control.\readcount' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\pulse_control.\state' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$mask$pulse_control.v:145$1' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\pulse_control.$bitselwrite$data$pulse_control.v:145$2' using process `\pulse_control.$proc$pulse_control.v:129$3'.
  created $dff cell `$procdff$1512' with positive edge clock.

6.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$403'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$399'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$399'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$396'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$375'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$375'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$342'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$320'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$320'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$319'.
Removing empty process `uart.$proc$uart.v:106$173'.
Removing empty process `uart.$proc$uart.v:105$172'.
Removing empty process `uart.$proc$uart.v:101$171'.
Found and cleaned up 17 empty switches in `\uart.$proc$uart.v:135$144'.
Removing empty process `uart.$proc$uart.v:135$144'.
Removing empty process `pulses.$proc$pulses.v:97$137'.
Removing empty process `pulses.$proc$pulses.v:91$136'.
Removing empty process `pulses.$proc$pulses.v:87$135'.
Removing empty process `pulses.$proc$pulses.v:86$134'.
Removing empty process `pulses.$proc$pulses.v:85$133'.
Removing empty process `pulses.$proc$pulses.v:82$132'.
Removing empty process `pulses.$proc$pulses.v:81$131'.
Removing empty process `pulses.$proc$pulses.v:80$130'.
Removing empty process `pulses.$proc$pulses.v:79$129'.
Removing empty process `pulses.$proc$pulses.v:77$128'.
Removing empty process `pulses.$proc$pulses.v:76$127'.
Removing empty process `pulses.$proc$pulses.v:75$126'.
Removing empty process `pulses.$proc$pulses.v:74$125'.
Removing empty process `pulses.$proc$pulses.v:73$124'.
Removing empty process `pulses.$proc$pulses.v:72$123'.
Removing empty process `pulses.$proc$pulses.v:71$122'.
Removing empty process `pulses.$proc$pulses.v:70$121'.
Removing empty process `pulses.$proc$pulses.v:69$120'.
Removing empty process `pulses.$proc$pulses.v:57$119'.
Removing empty process `pulses.$proc$pulses.v:56$118'.
Removing empty process `pulses.$proc$pulses.v:48$117'.
Found and cleaned up 7 empty switches in `\pulses.$proc$pulses.v:144$59'.
Removing empty process `pulses.$proc$pulses.v:144$59'.
Found and cleaned up 2 empty switches in `\pulses.$proc$pulses.v:109$46'.
Removing empty process `pulses.$proc$pulses.v:109$46'.
Removing empty process `pulse_control.$proc$pulse_control.v:126$45'.
Removing empty process `pulse_control.$proc$pulse_control.v:109$44'.
Removing empty process `pulse_control.$proc$pulse_control.v:108$43'.
Removing empty process `pulse_control.$proc$pulse_control.v:107$42'.
Removing empty process `pulse_control.$proc$pulse_control.v:106$41'.
Removing empty process `pulse_control.$proc$pulse_control.v:45$40'.
Removing empty process `pulse_control.$proc$pulse_control.v:44$39'.
Removing empty process `pulse_control.$proc$pulse_control.v:43$38'.
Removing empty process `pulse_control.$proc$pulse_control.v:42$37'.
Removing empty process `pulse_control.$proc$pulse_control.v:41$36'.
Removing empty process `pulse_control.$proc$pulse_control.v:40$35'.
Removing empty process `pulse_control.$proc$pulse_control.v:39$34'.
Removing empty process `pulse_control.$proc$pulse_control.v:38$33'.
Removing empty process `pulse_control.$proc$pulse_control.v:37$32'.
Removing empty process `pulse_control.$proc$pulse_control.v:36$31'.
Removing empty process `pulse_control.$proc$pulse_control.v:35$30'.
Found and cleaned up 9 empty switches in `\pulse_control.$proc$pulse_control.v:129$3'.
Removing empty process `pulse_control.$proc$pulse_control.v:129$3'.
Cleaned up 39 empty switches.

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module uart.
Deleting now unused module pulses.
Deleting now unused module pulse_control.
Deleting now unused module pll.
<suppressed ~4 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~107 debug messages>

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 45 unused cells and 360 unused wires.
<suppressed ~60 debug messages>

6.10. Executing CHECK pass (checking for obvious problems).
checking module pulse_gen..
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [31]:
    port Q[31] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[31] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [30]:
    port Q[30] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[30] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [29]:
    port Q[29] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[29] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [28]:
    port Q[28] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[28] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [27]:
    port Q[27] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[27] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [26]:
    port Q[26] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[26] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [25]:
    port Q[25] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[25] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [24]:
    port Q[24] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[24] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [23]:
    port Q[23] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[23] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [22]:
    port Q[22] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[22] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [21]:
    port Q[21] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[21] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [20]:
    port Q[20] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[20] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [19]:
    port Q[19] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[19] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [18]:
    port Q[18] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[18] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [17]:
    port Q[17] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[17] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [16]:
    port Q[16] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[16] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [15]:
    port Q[15] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[15] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [14]:
    port Q[14] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[14] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [13]:
    port Q[13] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[13] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [12]:
    port Q[12] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[12] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [11]:
    port Q[11] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[11] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [10]:
    port Q[10] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[10] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [9]:
    port Q[9] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[9] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [8]:
    port Q[8] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[8] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [7]:
    port Q[7] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[7] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [6]:
    port Q[6] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[6] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [5]:
    port Q[5] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[5] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [4]:
    port Q[4] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[4] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [3]:
    port Q[3] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[3] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [2]:
    port Q[2] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[2] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [1]:
    port Q[1] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[1] of cell $flatten\pulses.$procdff$1483 ($dff)
Warning: multiple conflicting drivers for pulse_gen.\pulses.counter [0]:
    port Q[0] of cell $flatten\pulses.$procdff$1462 ($dff)
    port Q[0] of cell $flatten\pulses.$procdff$1483 ($dff)
found and reported 32 problems.

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~612 debug messages>
Removed a total of 204 cells.

6.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\control.$procmux$1316: \control.writestate -> 1'0
      Replacing known input bits on port B of cell $flatten\control.$procmux$1314: \control.writestate -> 1'1
      Replacing known input bits on port B of cell $flatten\control.$procmux$1318: \control.writestate -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$528.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$536.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$544.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$577.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$587.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$589.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$599.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$601.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$611.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$613.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$622.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$631.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$640.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$649.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$658.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$667.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$678.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$680.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$690.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$700.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$710.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$720.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$732.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$734.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$746.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$748.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$760.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$762.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$774.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$776.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$788.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$790.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$801.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$812.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$823.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$834.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$845.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$857.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$869.
    dead port 2/2 on $mux $flatten\control.$procmux$1127.
    dead port 2/2 on $mux $flatten\control.$procmux$1168.
    dead port 2/2 on $mux $flatten\control.$procmux$1170.
    dead port 2/2 on $mux $flatten\control.$procmux$1172.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$427.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$429.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$437.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$439.
    dead port 2/2 on $mux $flatten\control.$procmux$1206.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$447.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$449.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$457.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$459.
    dead port 2/2 on $mux $flatten\control.$procmux$1208.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$467.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$469.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$476.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$483.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$490.
    dead port 2/2 on $mux $flatten\control.$procmux$1235.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$497.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$504.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$512.
    dead port 2/2 on $mux $flatten\control.\uart0.$procmux$520.
Removed 63 multiplexer ports.
<suppressed ~57 debug messages>

6.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$561: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP $auto$opt_reduce.cc:134:opt_mux$1514 }
    New ctrl vector for $pmux cell $flatten\control.$procmux$1282: { $flatten\control.$procmux$1173_CMP $auto$opt_reduce.cc:134:opt_mux$1516 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$566: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP $auto$opt_reduce.cc:134:opt_mux$1518 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$880: { $flatten\control.\uart0.$procmux$858_CMP $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$681_CMP $flatten\control.\uart0.$procmux$590_CMP $flatten\control.\uart0.$procmux$874_CMP $auto$opt_reduce.cc:134:opt_mux$1520 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$889: { $flatten\control.\uart0.$procmux$590_CMP $auto$opt_reduce.cc:134:opt_mux$1522 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$898: { $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$590_CMP $auto$opt_reduce.cc:134:opt_mux$1524 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$907: { $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$681_CMP $flatten\control.\uart0.$procmux$590_CMP $auto$opt_reduce.cc:134:opt_mux$1526 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$916: { $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$681_CMP $flatten\control.\uart0.$procmux$590_CMP $auto$opt_reduce.cc:134:opt_mux$1528 }
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$1008: $auto$opt_reduce.cc:134:opt_mux$1530
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$1028: $auto$opt_reduce.cc:134:opt_mux$1532
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$546: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP $auto$opt_reduce.cc:134:opt_mux$1534 }
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$952: $auto$opt_reduce.cc:134:opt_mux$1536
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$972: $auto$opt_reduce.cc:134:opt_mux$1538
    New ctrl vector for $pmux cell $flatten\pulses.$procmux$990: $auto$opt_reduce.cc:134:opt_mux$1540
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$551: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP $auto$opt_reduce.cc:134:opt_mux$1542 }
  Optimizing cells in module \pulse_gen.
Performed a total of 15 changes.

6.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

6.11.6. Executing OPT_DFF pass (perform DFF optimizations).

6.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 275 unused wires.
<suppressed ~1 debug messages>

6.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.11.9. Rerunning OPT passes. (Maybe there is more to do..)

6.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

6.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.11.13. Executing OPT_DFF pass (perform DFF optimizations).

6.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.11.16. Finished OPT passes. (There is nothing left to do.)

6.12. Executing FSM pass (extract and optimize FSM).

6.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking pulse_gen.control.readstate as FSM state register:
    Register has an initialization value.
Not marking pulse_gen.control.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.control.uart0.recv_state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.control.uart0.tx_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking pulse_gen.pulses.pulse_block_off as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

6.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\pulses.$procdff$1490 ($dff) from module pulse_gen (D = \control.nut_del, Q = \pulses.nutation_pulse_delay).
Adding EN signal on $flatten\pulses.$procdff$1489 ($dff) from module pulse_gen (D = \control.nut_wid, Q = \pulses.nutation_pulse_width).
Adding EN signal on $flatten\pulses.$procdff$1483 ($dff) from module pulse_gen (D = 0, Q = \pulses.counter).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$1545 ($dffe) from module pulse_gen.
Adding EN signal on $flatten\pulses.$procdff$1481 ($dff) from module pulse_gen (D = \control.cpmg, Q = \pulses.cpmg).
Adding EN signal on $flatten\pulses.$procdff$1480 ($dff) from module pulse_gen (D = 16'0000000001100100, Q = \pulses.pulse_block_off).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 1-bit at position 2 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 1-bit at position 5 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 1-bit at position 6 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$1547 ($dffe) from module pulse_gen.
Adding EN signal on $flatten\pulses.$procdff$1479 ($dff) from module pulse_gen (D = \control.pulse_block, Q = \pulses.pulse_block).
Adding EN signal on $flatten\pulses.$procdff$1478 ($dff) from module pulse_gen (D = \control.block, Q = \pulses.block).
Adding EN signal on $flatten\pulses.$procdff$1477 ($dff) from module pulse_gen (D = \control.p2width, Q = \pulses.p2width).
Adding EN signal on $flatten\pulses.$procdff$1476 ($dff) from module pulse_gen (D = \control.delay, Q = \pulses.delay).
Adding EN signal on $flatten\pulses.$procdff$1475 ($dff) from module pulse_gen (D = \control.p1width, Q = \pulses.p1width).
Adding EN signal on $flatten\pulses.$procdff$1474 ($dff) from module pulse_gen (D = \control.period, Q = \pulses.period).
Adding EN signal on $flatten\pulses.$procdff$1473 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$949_Y, Q = \pulses.cblock_on).
Adding EN signal on $flatten\pulses.$procdff$1472 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$969_Y, Q = \pulses.cblock_delay).
Adding EN signal on $flatten\pulses.$procdff$1471 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$987_Y, Q = \pulses.cpulse).
Adding EN signal on $flatten\pulses.$procdff$1470 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1005_Y, Q = \pulses.cdelay).
Adding EN signal on $flatten\pulses.$procdff$1469 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1025_Y, Q = \pulses.ccount).
Adding SRST signal on $auto$opt_dff.cc:764:run$1640 ($dffe) from module pulse_gen (D = $flatten\pulses.$procmux$1023_Y, Q = \pulses.ccount, rval = 8'00000000).
Adding EN signal on $flatten\pulses.$procdff$1468 ($dff) from module pulse_gen (D = $flatten\pulses.$sub$pulses.v:148$61_Y [23:0], Q = \pulses.nutation_pulse_stop).
Adding EN signal on $flatten\pulses.$procdff$1467 ($dff) from module pulse_gen (D = $flatten\pulses.$sub$pulses.v:148$62_Y [23:0], Q = \pulses.nutation_pulse_start).
Adding EN signal on $flatten\pulses.$procdff$1466 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1054_Y, Q = \pulses.inh).
Adding EN signal on $flatten\pulses.$procdff$1465 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:151$67_Y [0], Q = \pulses.nut_pulse).
Adding SRST signal on $auto$opt_dff.cc:764:run$1663 ($dffe) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:152$66_Y [0], Q = \pulses.nut_pulse, rval = 1'0).
Adding EN signal on $flatten\pulses.$procdff$1464 ($dff) from module pulse_gen (D = $flatten\pulses.$logic_or$pulses.v:233$116_Y, Q = \pulses.pulse).
Adding EN signal on $flatten\pulses.$procdff$1463 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1074_Y, Q = \pulses.sync).
Adding EN signal on $flatten\pulses.$procdff$1462 ($dff) from module pulse_gen (D = $flatten\pulses.$ternary$pulses.v:232$115_Y, Q = \pulses.counter).
Adding SRST signal on $auto$opt_dff.cc:764:run$1681 ($dffe) from module pulse_gen (D = $flatten\pulses.$add$pulses.v:232$114_Y, Q = \pulses.counter, rval = 0).
Adding EN signal on $flatten\pulses.$procdff$1461 ($dff) from module pulse_gen (D = $flatten\pulses.$procmux$1096_Y, Q = \pulses.pulses).
Adding EN signal on $flatten\control.\uart0.$procdff$1460 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_data[7:0], Q = \control.uart0.tx_data).
Adding EN signal on $flatten\control.\uart0.$procdff$1459 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_bits_remaining[3:0], Q = \control.uart0.tx_bits_remaining).
Adding EN signal on $flatten\control.\uart0.$procdff$1458 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_state[1:0], Q = \control.uart0.tx_state).
Adding EN signal on $flatten\control.\uart0.$procdff$1457 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\tx_out[0:0], Q = \control.uart0.tx_out).
Adding EN signal on $flatten\control.\uart0.$procdff$1456 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_data[7:0], Q = \control.uart0.rx_data).
Adding EN signal on $flatten\control.\uart0.$procdff$1455 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_bits_remaining[3:0], Q = \control.uart0.rx_bits_remaining).
Adding EN signal on $flatten\control.\uart0.$procdff$1454 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\recv_state[2:0], Q = \control.uart0.recv_state).
Adding EN signal on $flatten\control.\uart0.$procdff$1451 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_sample_countdown[3:0], Q = \control.uart0.rx_sample_countdown).
Adding EN signal on $flatten\control.\uart0.$procdff$1450 ($dff) from module pulse_gen (D = $flatten\control.\uart0.$0\rx_samples[3:0], Q = \control.uart0.rx_samples).
Adding EN signal on $flatten\control.$procdff$1510 ($dff) from module pulse_gen (D = $flatten\control.$0\state[2:0], Q = \control.state).
Adding EN signal on $flatten\control.$procdff$1509 ($dff) from module pulse_gen (D = $flatten\control.$0\readcount[5:0], Q = \control.readcount).
Adding EN signal on $flatten\control.$procdff$1508 ($dff) from module pulse_gen (D = $flatten\control.$procmux$1302_Y, Q = \control.readstate).
Adding EN signal on $flatten\control.$procdff$1507 ($dff) from module pulse_gen (D = $flatten\control.$0\writestate[0:0], Q = \control.writestate).
Adding EN signal on $flatten\control.$procdff$1506 ($dff) from module pulse_gen (D = $flatten\control.$add$pulse_control.v:162$27_Y, Q = \control.voutput).
Adding EN signal on $flatten\control.$procdff$1505 ($dff) from module pulse_gen (D = \control.uart0.rx_data, Q = \control.vcontrol).
Adding EN signal on $flatten\control.$procdff$1504 ($dff) from module pulse_gen (D = $flatten\control.$or$pulse_control.v:0$22_Y, Q = \control.vinput).
Adding EN signal on $flatten\control.$procdff$1503 ($dff) from module pulse_gen (D = \control.voutput, Q = \control.tx_byte).
Adding EN signal on $flatten\control.$procdff$1502 ($dff) from module pulse_gen (D = $flatten\control.$0\transmit[0:0], Q = \control.transmit).
Adding EN signal on $flatten\control.$procdff$1501 ($dff) from module pulse_gen (D = $flatten\control.$2\rx_done[0:0], Q = \control.rx_done).
Adding EN signal on $flatten\control.$procdff$1500 ($dff) from module pulse_gen (D = \control.vinput [7:0], Q = \control.cpmg).
Adding EN signal on $flatten\control.$procdff$1499 ($dff) from module pulse_gen (D = \control.vinput [15:8], Q = \control.pulse_block).
Adding EN signal on $flatten\control.$procdff$1498 ($dff) from module pulse_gen (D = \control.vinput [1], Q = \control.block).
Adding EN signal on $flatten\control.$procdff$1497 ($dff) from module pulse_gen (D = \control.vinput [7:0], Q = \control.nut_wid).
Adding EN signal on $flatten\control.$procdff$1496 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.nut_del).
Adding EN signal on $flatten\control.$procdff$1495 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.p2width).
Adding EN signal on $flatten\control.$procdff$1494 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.delay).
Adding EN signal on $flatten\control.$procdff$1493 ($dff) from module pulse_gen (D = \control.vinput [15:0], Q = \control.p1width).
Adding EN signal on $flatten\control.$procdff$1492 ($dff) from module pulse_gen (D = \control.vinput, Q = \control.period).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Warning: Driver-driver conflict for \pulses.counter [31] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [30] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [29] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [28] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [27] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [26] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [25] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [24] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [23] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [22] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [21] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [20] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [19] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [18] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [17] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [16] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [15] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [14] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [13] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [12] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [11] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [10] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [9] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [8] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [7] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [6] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [5] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [4] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [3] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [2] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [1] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Warning: Driver-driver conflict for \pulses.counter [0] between cell $auto$opt_dff.cc:702:run$1682.Q and constant 1'0 in pulse_gen: Resolved using constant.
Removed 68 unused cells and 66 unused wires.
<suppressed ~69 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~43 debug messages>

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1001.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1001.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1003.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1003.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1037.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1037.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1039.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1039.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1041.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1041.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1043.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1043.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1045.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1045.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1047.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1047.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1049.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1049.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1065.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1065.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1067.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1067.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1069.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1069.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1085.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1085.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1087.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1087.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1089.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1089.
    dead port 1/2 on $mux $flatten\pulses.$procmux$1091.
    dead port 2/2 on $mux $flatten\pulses.$procmux$1091.
    dead port 1/2 on $mux $flatten\pulses.$procmux$937.
    dead port 2/2 on $mux $flatten\pulses.$procmux$937.
    dead port 1/2 on $mux $flatten\pulses.$procmux$939.
    dead port 2/2 on $mux $flatten\pulses.$procmux$939.
    dead port 1/2 on $mux $flatten\pulses.$procmux$941.
    dead port 2/2 on $mux $flatten\pulses.$procmux$941.
    dead port 1/2 on $mux $flatten\pulses.$procmux$943.
    dead port 2/2 on $mux $flatten\pulses.$procmux$943.
    dead port 1/2 on $mux $flatten\pulses.$procmux$945.
    dead port 2/2 on $mux $flatten\pulses.$procmux$945.
    dead port 1/2 on $mux $flatten\pulses.$procmux$947.
    dead port 2/2 on $mux $flatten\pulses.$procmux$947.
    dead port 1/2 on $mux $flatten\pulses.$procmux$957.
    dead port 2/2 on $mux $flatten\pulses.$procmux$957.
    dead port 1/2 on $mux $flatten\pulses.$procmux$959.
    dead port 2/2 on $mux $flatten\pulses.$procmux$959.
    dead port 1/2 on $mux $flatten\pulses.$procmux$961.
    dead port 2/2 on $mux $flatten\pulses.$procmux$961.
    dead port 1/2 on $mux $flatten\pulses.$procmux$963.
    dead port 2/2 on $mux $flatten\pulses.$procmux$963.
    dead port 1/2 on $mux $flatten\pulses.$procmux$965.
    dead port 2/2 on $mux $flatten\pulses.$procmux$965.
    dead port 1/2 on $mux $flatten\pulses.$procmux$967.
    dead port 2/2 on $mux $flatten\pulses.$procmux$967.
    dead port 1/2 on $mux $flatten\pulses.$procmux$979.
    dead port 2/2 on $mux $flatten\pulses.$procmux$979.
    dead port 1/2 on $mux $flatten\pulses.$procmux$981.
    dead port 2/2 on $mux $flatten\pulses.$procmux$981.
    dead port 1/2 on $mux $flatten\pulses.$procmux$983.
    dead port 2/2 on $mux $flatten\pulses.$procmux$983.
    dead port 1/2 on $mux $flatten\pulses.$procmux$985.
    dead port 2/2 on $mux $flatten\pulses.$procmux$985.
    dead port 1/2 on $mux $flatten\pulses.$procmux$997.
    dead port 2/2 on $mux $flatten\pulses.$procmux$997.
    dead port 1/2 on $mux $flatten\pulses.$procmux$999.
    dead port 2/2 on $mux $flatten\pulses.$procmux$999.
    dead port 1/2 on $mux $flatten\pulses.$ternary$pulses.v:197$97.
    dead port 2/2 on $mux $flatten\pulses.$ternary$pulses.v:197$97.
    dead port 1/2 on $mux $flatten\pulses.$ternary$pulses.v:210$107.
    dead port 2/2 on $mux $flatten\pulses.$ternary$pulses.v:210$107.
Removed 72 multiplexer ports.
<suppressed ~25 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1694: { $auto$rtlil.cc:2121:Not$1692 $auto$opt_dff.cc:217:make_patterns_logic$1689 $auto$opt_dff.cc:217:make_patterns_logic$1687 $auto$opt_dff.cc:217:make_patterns_logic$1685 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1679: { $auto$rtlil.cc:2121:Not$1677 $auto$opt_dff.cc:217:make_patterns_logic$1674 $auto$opt_dff.cc:217:make_patterns_logic$1672 $auto$opt_dff.cc:217:make_patterns_logic$1670 $auto$opt_dff.cc:217:make_patterns_logic$1668 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1661: { $auto$rtlil.cc:2121:Not$1659 $auto$opt_dff.cc:217:make_patterns_logic$1656 $auto$opt_dff.cc:217:make_patterns_logic$1654 $auto$opt_dff.cc:217:make_patterns_logic$1652 $auto$opt_dff.cc:217:make_patterns_logic$1650 $auto$opt_dff.cc:217:make_patterns_logic$1648 $auto$opt_dff.cc:217:make_patterns_logic$1646 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1639: { $auto$rtlil.cc:2121:Not$1637 $auto$rtlil.cc:2121:Not$1635 $auto$opt_dff.cc:217:make_patterns_logic$1632 $auto$opt_dff.cc:217:make_patterns_logic$1630 $auto$opt_dff.cc:217:make_patterns_logic$1628 $auto$opt_dff.cc:217:make_patterns_logic$1626 $auto$opt_dff.cc:217:make_patterns_logic$1624 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1620: { $auto$opt_dff.cc:217:make_patterns_logic$1609 $auto$rtlil.cc:2121:Not$1618 $auto$rtlil.cc:2121:Not$1616 $auto$opt_dff.cc:217:make_patterns_logic$1613 $auto$opt_dff.cc:217:make_patterns_logic$1611 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1605: { $auto$opt_dff.cc:217:make_patterns_logic$1594 $auto$opt_dff.cc:217:make_patterns_logic$1596 $auto$opt_dff.cc:217:make_patterns_logic$1598 $auto$rtlil.cc:2121:Not$1601 $auto$rtlil.cc:2121:Not$1603 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1590: { $auto$opt_dff.cc:217:make_patterns_logic$1575 $auto$opt_dff.cc:217:make_patterns_logic$1577 $auto$opt_dff.cc:217:make_patterns_logic$1579 $auto$opt_dff.cc:217:make_patterns_logic$1581 $auto$opt_dff.cc:217:make_patterns_logic$1583 $auto$rtlil.cc:2121:Not$1586 $auto$rtlil.cc:2121:Not$1588 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1571: { $auto$opt_dff.cc:217:make_patterns_logic$1556 $auto$opt_dff.cc:217:make_patterns_logic$1560 $auto$opt_dff.cc:217:make_patterns_logic$1562 $auto$opt_dff.cc:217:make_patterns_logic$1558 $auto$opt_dff.cc:217:make_patterns_logic$1564 $auto$rtlil.cc:2121:Not$1567 $auto$rtlil.cc:2121:Not$1569 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$546: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$551: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$561: { $flatten\control.\uart0.$procmux$513_CMP $flatten\control.\uart0.$procmux$430_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$889: $flatten\control.\uart0.$procmux$590_CMP
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$898: { $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$590_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$907: { $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$681_CMP $flatten\control.\uart0.$procmux$590_CMP }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$916: { $flatten\control.\uart0.$procmux$735_CMP $flatten\control.\uart0.$procmux$681_CMP $flatten\control.\uart0.$procmux$590_CMP }
  Optimizing cells in module \pulse_gen.
Performed a total of 15 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~183 debug messages>
Removed a total of 61 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 5 unused cells and 118 unused wires.
<suppressed ~6 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~14 debug messages>

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1694: { $auto$rtlil.cc:2121:Not$1567 $auto$opt_dff.cc:217:make_patterns_logic$1656 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1679: { $auto$rtlil.cc:2121:Not$1567 $auto$opt_dff.cc:217:make_patterns_logic$1674 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1661: { $auto$rtlil.cc:2121:Not$1567 $auto$opt_dff.cc:217:make_patterns_logic$1656 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1605: { $auto$rtlil.cc:2121:Not$1567 $auto$rtlil.cc:2121:Not$1569 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$1571: { $auto$rtlil.cc:2121:Not$1567 $auto$rtlil.cc:2121:Not$1569 }
  Optimizing cells in module \pulse_gen.
Performed a total of 5 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active SRST on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen (changing to const D).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$1641 ($sdffce) from module pulse_gen.

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 26 unused cells and 42 unused wires.
<suppressed ~31 debug messages>

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.13.23. Rerunning OPT passes. (Maybe there is more to do..)

6.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

6.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.13.27. Executing OPT_DFF pass (perform DFF optimizations).

6.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.13.30. Finished OPT passes. (There is nothing left to do.)

6.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1675 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1728 ($ne).
Removed top 2 bits (of 3) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:193$156 ($mux).
Removed top 30 bits (of 32) from port B of cell pulse_gen.$flatten\control.\uart0.$gt$uart.v:201$158 ($gt).
Removed top 2 bits (of 3) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:226$162 ($mux).
Removed top 1 bits (of 2) from mux cell pulse_gen.$flatten\control.\uart0.$ternary$uart.v:301$169 ($mux).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$430_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell pulse_gen.$flatten\control.\uart0.$procmux$435 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$445 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$465 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$474 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$481 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$488 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$495 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$510 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$518 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$526 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$542 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$575 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$590_CMP0 ($eq).
Removed top 5 bits (of 15) from mux cell pulse_gen.$flatten\control.\uart0.$procmux$597 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$620 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$638 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$647 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$656 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$665 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$676 ($mux).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$681_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$688 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$698 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$718 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$730 ($mux).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$flatten\control.\uart0.$procmux$735_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$744 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$772 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$799 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$810 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$832 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$843 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$855 ($mux).
Removed cell pulse_gen.$flatten\control.\uart0.$procmux$889 ($mux).
Removed top 7 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1440_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1428_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1404_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1394_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1387_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1372_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell pulse_gen.$flatten\control.$procmux$1363_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.$procmux$1352 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1348 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1308 ($mux).
Removed top 1 bits (of 2) from mux cell pulse_gen.$flatten\control.$procmux$1306 ($mux).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$flatten\control.$procmux$1303_CMP0 ($eq).
Removed cell pulse_gen.$flatten\control.$procmux$1300 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1293 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1291 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1278 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1276 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1274 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1264 ($mux).
Removed cell pulse_gen.$flatten\control.$procmux$1260 ($mux).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$flatten\control.$procmux$1255_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$flatten\control.$procmux$1128_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell pulse_gen.$flatten\control.$add$pulse_control.v:146$23 ($add).
Removed top 26 bits (of 32) from port Y of cell pulse_gen.$flatten\control.$add$pulse_control.v:146$23 ($add).
Removed top 26 bits (of 32) from port B of cell pulse_gen.$flatten\control.$shl$pulse_control.v:0$19 ($shl).
Removed top 24 bits (of 32) from port Y of cell pulse_gen.$flatten\control.$and$pulse_control.v:0$17 ($and).
Removed top 26 bits (of 32) from port B of cell pulse_gen.$flatten\control.$shl$pulse_control.v:0$16 ($shl).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1822 ($ne).
Removed top 2 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1800 ($ne).
Removed top 1 bits (of 3) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1798 ($ne).
Removed top 1 bits (of 2) from port B of cell pulse_gen.$auto$opt_dff.cc:218:make_patterns_logic$1794 ($ne).
Removed cell pulse_gen.$flatten\pulses.$procmux$1076 ($mux).
Removed top 7 bits (of 8) from port B of cell pulse_gen.$flatten\pulses.$procmux$1009_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:170$85 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:167$83 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:168$81 ($mux).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:168$79 ($lt).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:167$78 ($lt).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:163$77 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:164$76 ($mux).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:165$74 ($mux).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:165$72 ($lt).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:164$71 ($lt).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:163$70 ($lt).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:152$66 ($mux).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:152$65 ($lt).
Removed top 31 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$lt$pulses.v:151$64 ($lt).
Removed top 8 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$sub$pulses.v:148$62 ($sub).
Removed top 8 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$sub$pulses.v:148$62 ($sub).
Removed top 8 bits (of 32) from port Y of cell pulse_gen.$flatten\pulses.$sub$pulses.v:148$61 ($sub).
Removed top 8 bits (of 32) from port A of cell pulse_gen.$flatten\pulses.$sub$pulses.v:148$61 ($sub).
Removed top 31 bits (of 32) from mux cell pulse_gen.$flatten\pulses.$ternary$pulses.v:138$58 ($mux).
Removed top 31 bits (of 32) from port B of cell pulse_gen.$flatten\pulses.$gt$pulses.v:138$57 ($gt).
Removed top 26 bits (of 32) from wire pulse_gen.$flatten\control.$add$pulse_control.v:146$23_Y.
Removed top 1 bits (of 2) from wire pulse_gen.$flatten\control.$procmux$1306_Y.
Removed top 1 bits (of 8) from wire pulse_gen.$flatten\control.\uart0.$3\tx_data[7:0].
Removed top 1 bits (of 8) from wire pulse_gen.$flatten\control.\uart0.$4\tx_data[7:0].
Removed top 1 bits (of 11) from wire pulse_gen.$flatten\control.\uart0.$5\tx_clk[10:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$6\recv_state[2:0].
Removed top 5 bits (of 15) from wire pulse_gen.$flatten\control.\uart0.$8\rx_clk[14:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$9\recv_state[2:0].
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:193$156_Y.
Removed top 2 bits (of 3) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:226$162_Y.
Removed top 1 bits (of 2) from wire pulse_gen.$flatten\control.\uart0.$ternary$uart.v:301$169_Y.
Removed top 8 bits (of 32) from wire pulse_gen.$flatten\pulses.$sub$pulses.v:148$61_Y.
Removed top 30 bits (of 32) from wire pulse_gen.$flatten\pulses.$sub$pulses.v:148$62_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:152$66_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:163$77_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:164$76_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:165$74_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:167$83_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:168$81_Y.
Removed top 31 bits (of 32) from wire pulse_gen.$flatten\pulses.$ternary$pulses.v:170$85_Y.

6.15. Executing PEEPOPT pass (run peephole optimizers).

6.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

6.17. Executing SHARE pass (SAT-based resource sharing).

6.18. Executing TECHMAP pass (map to technology primitives).

6.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.18.2. Continuing TECHMAP pass.
Using template $paramod$5c6790619fdd520f2101529d9884f145abb8b880\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~118 debug messages>

6.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.21.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pulse_gen:
  creating $macc model for $flatten\control.$add$pulse_control.v:146$23 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:162$25 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:162$26 ($add).
  creating $macc model for $flatten\control.$add$pulse_control.v:162$27 ($add).
  creating $macc model for $flatten\control.\uart0.$add$uart.v:189$153 ($add).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:145$146 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:149$148 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:192$154 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:210$159 ($sub).
  creating $macc model for $flatten\control.\uart0.$sub$uart.v:283$167 ($sub).
  creating $macc model for $flatten\pulses.$add$pulses.v:127$47 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:128$49 ($add).
  creating $macc model for $flatten\pulses.$add$pulses.v:129$52 ($add).
  creating $macc model for $flatten\pulses.$sub$pulses.v:129$53 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:148$61 ($sub).
  creating $macc model for $flatten\pulses.$sub$pulses.v:148$62 ($sub).
  merging $macc model for $flatten\control.$add$pulse_control.v:162$26 into $flatten\control.$add$pulse_control.v:162$27.
  merging $macc model for $flatten\control.$add$pulse_control.v:162$25 into $flatten\control.$add$pulse_control.v:162$27.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:129$53.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:129$52.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:128$49.
  creating $alu model for $macc $flatten\pulses.$add$pulses.v:127$47.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:283$167.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:210$159.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:192$154.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:149$148.
  creating $alu model for $macc $flatten\control.\uart0.$sub$uart.v:145$146.
  creating $alu model for $macc $flatten\control.\uart0.$add$uart.v:189$153.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:148$61.
  creating $alu model for $macc $flatten\pulses.$sub$pulses.v:148$62.
  creating $alu model for $macc $flatten\control.$add$pulse_control.v:146$23.
  creating $macc cell for $flatten\control.$add$pulse_control.v:162$27: $auto$alumacc.cc:365:replace_macc$1906
  creating $alu model for $flatten\pulses.$gt$pulses.v:138$57 ($gt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:151$64 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:152$65 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:163$70 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:164$71 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:165$72 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:167$78 ($lt): new $alu
  creating $alu model for $flatten\pulses.$lt$pulses.v:168$79 ($lt): new $alu
  creating $alu cell for $flatten\pulses.$lt$pulses.v:168$79: $auto$alumacc.cc:485:replace_alu$1915
  creating $alu cell for $flatten\pulses.$lt$pulses.v:167$78: $auto$alumacc.cc:485:replace_alu$1920
  creating $alu cell for $flatten\pulses.$lt$pulses.v:165$72: $auto$alumacc.cc:485:replace_alu$1925
  creating $alu cell for $flatten\pulses.$lt$pulses.v:164$71: $auto$alumacc.cc:485:replace_alu$1930
  creating $alu cell for $flatten\pulses.$lt$pulses.v:163$70: $auto$alumacc.cc:485:replace_alu$1935
  creating $alu cell for $flatten\pulses.$lt$pulses.v:152$65: $auto$alumacc.cc:485:replace_alu$1940
  creating $alu cell for $flatten\pulses.$lt$pulses.v:151$64: $auto$alumacc.cc:485:replace_alu$1945
  creating $alu cell for $flatten\pulses.$gt$pulses.v:138$57: $auto$alumacc.cc:485:replace_alu$1950
  creating $alu cell for $flatten\control.$add$pulse_control.v:146$23: $auto$alumacc.cc:485:replace_alu$1955
  creating $alu cell for $flatten\pulses.$sub$pulses.v:148$62: $auto$alumacc.cc:485:replace_alu$1958
  creating $alu cell for $flatten\pulses.$sub$pulses.v:148$61: $auto$alumacc.cc:485:replace_alu$1961
  creating $alu cell for $flatten\control.\uart0.$add$uart.v:189$153: $auto$alumacc.cc:485:replace_alu$1964
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:145$146: $auto$alumacc.cc:485:replace_alu$1967
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:149$148: $auto$alumacc.cc:485:replace_alu$1970
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:192$154: $auto$alumacc.cc:485:replace_alu$1973
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:210$159: $auto$alumacc.cc:485:replace_alu$1976
  creating $alu cell for $flatten\control.\uart0.$sub$uart.v:283$167: $auto$alumacc.cc:485:replace_alu$1979
  creating $alu cell for $flatten\pulses.$add$pulses.v:127$47: $auto$alumacc.cc:485:replace_alu$1982
  creating $alu cell for $flatten\pulses.$add$pulses.v:128$49: $auto$alumacc.cc:485:replace_alu$1985
  creating $alu cell for $flatten\pulses.$add$pulses.v:129$52: $auto$alumacc.cc:485:replace_alu$1988
  creating $alu cell for $flatten\pulses.$sub$pulses.v:129$53: $auto$alumacc.cc:485:replace_alu$1991
  created 21 $alu and 1 $macc cells.

6.23. Executing OPT pass (performing simple optimizations).

6.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~9 debug messages>

6.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

6.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$907: { $flatten\control.\uart0.$procmux$681_CMP $auto$opt_reduce.cc:134:opt_mux$1995 }
    New ctrl vector for $pmux cell $flatten\control.\uart0.$procmux$916: { $flatten\control.\uart0.$procmux$681_CMP $auto$opt_reduce.cc:134:opt_mux$1997 }
  Optimizing cells in module \pulse_gen.
Performed a total of 2 changes.

6.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.23.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 10 unused cells and 20 unused wires.
<suppressed ~11 debug messages>

6.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.23.9. Rerunning OPT passes. (Maybe there is more to do..)

6.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

6.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.23.13. Executing OPT_DFF pass (perform DFF optimizations).

6.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.23.16. Finished OPT passes. (There is nothing left to do.)

6.24. Executing MEMORY pass.

6.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.24.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6.24.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.24.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.24.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.24.6. Executing MEMORY_COLLECT pass (generating $mem cells).

6.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.26. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

6.27. Executing TECHMAP pass (map to technology primitives).

6.27.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

6.27.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.28. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

6.29. Executing TECHMAP pass (map to technology primitives).

6.29.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

6.29.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

6.30. Executing OPT pass (performing simple optimizations).

6.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~52 debug messages>

6.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.30.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$1855 ($dffe) from module pulse_gen (D = $flatten\control.$2\rx_done[0:0], Q = \control.transmit, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1828 ($dffe) from module pulse_gen (D = $flatten\control.$procmux$1316_Y, Q = \control.writestate, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1825 ($dffe) from module pulse_gen (D = $auto$wreduce.cc:454:run$1885 [0], Q = \control.readstate [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1816 ($dffe) from module pulse_gen (D = $auto$wreduce.cc:454:run$1884 [5:0], Q = \control.readcount, rval = 6'000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1792 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_samples[3:0], Q = \control.uart0.rx_samples, rval = 4'0000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1777 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_sample_countdown[3:0], Q = \control.uart0.rx_sample_countdown, rval = 4'0101).
Adding SRST signal on $auto$opt_dff.cc:764:run$1751 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$4\rx_bits_remaining[3:0], Q = \control.uart0.rx_bits_remaining, rval = 4'1000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1733 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$3\tx_out[0:0], Q = \control.uart0.tx_out, rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1717 ($dffe) from module pulse_gen (D = $flatten\control.\uart0.$3\tx_bits_remaining[3:0], Q = \control.uart0.tx_bits_remaining, rval = 4'1000).
Adding SRST signal on $auto$opt_dff.cc:764:run$1706 ($dffe) from module pulse_gen (D = \control.tx_byte [7], Q = \control.uart0.tx_data [7], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$1695 ($dffe) from module pulse_gen (D = $auto$wreduce.cc:454:run$1899 [0], Q = \pulses.pulses, rval = 1'1).

6.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 11 unused cells and 14 unused wires.
<suppressed ~12 debug messages>

6.30.5. Rerunning OPT passes. (Removed registers in this run.)

6.30.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.30.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.30.8. Executing OPT_DFF pass (perform DFF optimizations).

6.30.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.30.10. Finished fast OPT passes.

6.31. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

6.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $mux cell $flatten\control.$procmux$1262:
      Old ports: A=3'010, B=3'000, Y=$flatten\control.$procmux$1262_Y
      New ports: A=1'1, B=1'0, Y=$flatten\control.$procmux$1262_Y [1]
      New connections: { $flatten\control.$procmux$1262_Y [2] $flatten\control.$procmux$1262_Y [0] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\control.$procmux$1302:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$1885 [0] }, B=2'00, Y=$flatten\control.$procmux$1302_Y
      New ports: A=$auto$wreduce.cc:454:run$1885 [0], B=1'0, Y=$flatten\control.$procmux$1302_Y [0]
      New connections: $flatten\control.$procmux$1302_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$435:
      Old ports: A=10'1000100000, B=10'0011100010, Y=$auto$wreduce.cc:454:run$1888 [9:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:454:run$1888 [9] $auto$wreduce.cc:454:run$1888 [1] }
      New connections: { $auto$wreduce.cc:454:run$1888 [8:2] $auto$wreduce.cc:454:run$1888 [0] } = { 1'0 $auto$wreduce.cc:454:run$1888 [1] $auto$wreduce.cc:454:run$1888 [1] 5'10000 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$585:
      Old ports: A=3'100, B=3'010, Y=$flatten\control.\uart0.$7\recv_state[2:0]
      New ports: A=2'10, B=2'01, Y=$flatten\control.\uart0.$7\recv_state[2:0] [2:1]
      New connections: $flatten\control.\uart0.$7\recv_state[2:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$597:
      Old ports: A=10'1001110001, B=10'0111010100, Y=$auto$wreduce.cc:454:run$1890 [9:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$1890 [2] $auto$wreduce.cc:454:run$1890 [0] }
      New connections: { $auto$wreduce.cc:454:run$1890 [9:3] $auto$wreduce.cc:454:run$1890 [1] } = { $auto$wreduce.cc:454:run$1890 [0] $auto$wreduce.cc:454:run$1890 [2] $auto$wreduce.cc:454:run$1890 [2] 1'1 $auto$wreduce.cc:454:run$1890 [0] 3'100 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$609:
      Old ports: A={ 1'0 \control.uart0.rx_data [7:1] }, B={ 1'1 \control.uart0.rx_data [7:1] }, Y=$flatten\control.\uart0.$0\rx_data[7:0]
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$0\rx_data[7:0] [7]
      New connections: $flatten\control.\uart0.$0\rx_data[7:0] [6:0] = \control.uart0.rx_data [7:1]
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$procmux$758:
      Old ports: A=3'010, B=3'110, Y=$flatten\control.\uart0.$4\recv_state[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$4\recv_state[2:0] [2]
      New connections: $flatten\control.\uart0.$4\recv_state[2:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$ternary$uart.v:247$164:
      Old ports: A=3'000, B=3'101, Y=$flatten\control.\uart0.$ternary$uart.v:247$164_Y
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$ternary$uart.v:247$164_Y [0]
      New connections: $flatten\control.\uart0.$ternary$uart.v:247$164_Y [2:1] = { $flatten\control.\uart0.$ternary$uart.v:247$164_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\control.\uart0.$ternary$uart.v:306$170:
      Old ports: A=2'00, B=2'11, Y=$flatten\control.\uart0.$ternary$uart.v:306$170_Y
      New ports: A=1'0, B=1'1, Y=$flatten\control.\uart0.$ternary$uart.v:306$170_Y [0]
      New connections: $flatten\control.\uart0.$ternary$uart.v:306$170_Y [1] = $flatten\control.\uart0.$ternary$uart.v:306$170_Y [0]
  Optimizing cells in module \pulse_gen.
    Consolidated identical input bits for $pmux cell $flatten\control.$procmux$1267:
      Old ports: A=3'000, B={ 6'001010 $flatten\control.$procmux$1262_Y }, Y=$flatten\control.$0\state[2:0]
      New ports: A=2'00, B={ 4'0110 $flatten\control.$procmux$1262_Y [1] 1'0 }, Y=$flatten\control.$0\state[2:0] [1:0]
      New connections: $flatten\control.$0\state[2:0] [2] = 1'0
  Optimizing cells in module \pulse_gen.
Performed a total of 10 changes.

6.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.32.6. Executing OPT_DFF pass (perform DFF optimizations).

6.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

6.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.9. Rerunning OPT passes. (Maybe there is more to do..)

6.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

6.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$1825 ($dffe) from module pulse_gen.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$1807 ($dffe) from module pulse_gen.

6.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~5 debug messages>

6.32.16. Rerunning OPT passes. (Maybe there is more to do..)

6.32.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

6.32.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.32.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.20. Executing OPT_DFF pass (perform DFF optimizations).

6.32.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.32.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.23. Rerunning OPT passes. (Maybe there is more to do..)

6.32.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pulse_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

6.32.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pulse_gen.
Performed a total of 0 changes.

6.32.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.32.27. Executing OPT_DFF pass (perform DFF optimizations).

6.32.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.32.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.32.30. Finished OPT passes. (There is nothing left to do.)

6.33. Executing TECHMAP pass (map to technology primitives).

6.33.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.33.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.33.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=11\B_WIDTH=1\Y_WIDTH=11 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=1\Y_WIDTH=15 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=11\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=15\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \control.vinput [31:24] (8 bits, unsigned)
  add \control.vinput [7:0] (8 bits, unsigned)
  add \control.vinput [15:8] (8 bits, unsigned)
  add \control.vinput [23:16] (8 bits, unsigned)
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=24\B_WIDTH=16\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=24\B_WIDTH=8\Y_WIDTH=24 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:f1a86313b2935847134cde0e02ff53e41f28add9$paramod$8669418c886d3bd260d664481583c1c71dfc3c9b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:65a646296d3e5153eab58e58e05dcc6ed23f3479$paramod$6117e4f67b56bde6aa6a4e39e73a4e382ea036be\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=24\Y_WIDTH=24 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=8\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=8 for cells of type $fa.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
No more expansions possible.
<suppressed ~2487 debug messages>

6.34. Executing OPT pass (performing simple optimizations).

6.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~1312 debug messages>

6.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~435 debug messages>
Removed a total of 145 cells.

6.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2097 ($_SDFFCE_PP0P_) from module pulse_gen (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2097 ($_SDFFCE_PP0P_) from module pulse_gen.
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2098 ($_SDFFCE_PP0P_) from module pulse_gen (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2098 ($_SDFFCE_PP0P_) from module pulse_gen.
Handling D = Q on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2099 ($_SDFFCE_PP0P_) from module pulse_gen (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$2099 ($_SDFFCE_PP0P_) from module pulse_gen.

6.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 632 unused cells and 1556 unused wires.
<suppressed ~633 debug messages>

6.34.5. Rerunning OPT passes. (Removed registers in this run.)

6.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.
<suppressed ~78 debug messages>

6.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
<suppressed ~273 debug messages>
Removed a total of 91 cells.

6.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$4489 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.$procmux$1267.Y_B [1], Q = \control.state [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$4488 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.$procmux$1267.B_AND_S [4], Q = \control.state [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2263 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$871.Y_B [2], Q = \control.uart0.recv_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2262 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$871.Y_B [1], Q = \control.uart0.recv_state [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2261 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$871.Y_B [0], Q = \control.uart0.recv_state [0], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2208 ($_DFFE_PP_) from module pulse_gen (D = \control.uart0.rx_samples [2], Q = \control.uart0.rx_data [7], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2167 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$556.Y_B [1], Q = \control.uart0.tx_state [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2166 ($_DFFE_PP_) from module pulse_gen (D = $flatten\control.\uart0.$procmux$556.Y_B [0], Q = \control.uart0.tx_state [0], rval = 1'1).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$2140 ($_DFFE_PP_) from module pulse_gen (D = $flatten\pulses.$procmux$1074.B_AND_S [0], Q = \pulses.sync, rval = 1'1).

6.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 9 unused cells and 15 unused wires.
<suppressed ~10 debug messages>

6.34.10. Rerunning OPT passes. (Removed registers in this run.)

6.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pulse_gen'.
Removed a total of 0 cells.

6.34.13. Executing OPT_DFF pass (perform DFF optimizations).

6.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.34.15. Finished fast OPT passes.

6.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..

6.36. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.37. Executing TECHMAP pass (map to technology primitives).

6.37.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.37.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
No more expansions possible.
<suppressed ~613 debug messages>

6.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module pulse_gen.

6.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.40. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in pulse_gen.

6.41. Executing ATTRMVCP pass (move or copy attributes).

6.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pulse_gen..
Removed 0 unused cells and 2238 unused wires.
<suppressed ~1 debug messages>

6.43. Executing TECHMAP pass (map to technology primitives).

6.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.44. Executing ABC pass (technology mapping using ABC).

6.44.1. Extracting gate netlist of module `\pulse_gen' to `<abc-temp-dir>/input.blif'..
Extracted 940 gates and 1138 wires to a netlist network with 196 inputs and 175 outputs.

6.44.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =     187.
ABC: Participating nodes from both networks       =     442.
ABC: Participating nodes from the first network   =     196. (  71.53 % of nodes)
ABC: Participating nodes from the second network  =     246. (  89.78 % of nodes)
ABC: Node pairs (any polarity)                    =     196. (  71.53 % of names can be moved)
ABC: Node pairs (same polarity)                   =     186. (  67.88 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      273
ABC RESULTS:        internal signals:      767
ABC RESULTS:           input signals:      196
ABC RESULTS:          output signals:      175
Removing temp directory.
Removed 0 unused cells and 612 unused wires.

6.45. Executing TECHMAP pass (map to technology primitives).

6.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.45.2. Continuing TECHMAP pass.
Using template $paramod$746424d0983081829316163db34337ccf8ceb1ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000100000001000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16777216 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod$b5cd238a527d851ba52055b76f8b8313ff4d0a1d\$lut for cells of type $lut.
Using template $paramod$0d7a58a2521c9f7f639d5074fac2fc6fc0481634\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111110000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod$43d36707918893cdc94f3173e86faa45633b8ce7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod$2ddb5b5cad1eda4b448691edd161080bb92bfe50\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111100 for cells of type $lut.
Using template $paramod$d15f39da4cdda7162c5b1d8de7c7e77e72dbe4aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=33023 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod$74303b63fa170e00cba212e866b4c6c39b46b2d1\$lut for cells of type $lut.
Using template $paramod$8eb650ca06c3ab380e4e78feeef63d4495d1b17b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110111010101010100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101000000101110001011111101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod$629bea346f0daddb39cb1ebf17c36b3d1144d5d1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod$89a7c44637a153ae876a5df3b846d5543893af1c\$lut for cells of type $lut.
Using template $paramod$fcd45dac87ecaf8167f012f6f6d6fa7b369dedb8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11101111000011110000111100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111100000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod$d544e1f300ff74c4dad472b8a1469bb47c58f1ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod$d611654eaf2cfdde5476b49ff7dde7a3d8cbca2c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111010100110000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=65536 for cells of type $lut.
Using template $paramod$b1bd2a921ec0f1ea0cc7578a2bcf32d761c7f62f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11010000000000000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111111111111000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11000000010101011111111111000000 for cells of type $lut.
Using template $paramod$f275b2d97237f5f7d3462ef47444def2125c8869\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1385 debug messages>

6.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in pulse_gen.
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7963.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7963.lut4 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7963.lut5 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7963.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7995.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7993.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7993.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8025.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8025.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut2 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut3 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut4 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut5 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut6 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut4 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut5 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut4 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut5 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8067.lut1 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8067.lut2 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8067.lut3 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8065.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8068.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8097.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8104.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8109.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8109.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut4 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut5 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8106.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut4 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut5 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8086.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8086.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8066.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8014.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8014.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut5 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7937.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut2 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut3 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut4 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut5 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut6 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut7 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7963.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7937.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7941.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7942.lut1 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7937.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7954.lut1 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7963.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7968.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7965.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7947.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7981.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7991.lut0 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$7993.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8004.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8014.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8021.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8025.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8049.lut0 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut1 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8064.lut0 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8072.lut0 (4 -> 3)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8076.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8077.lut0 (4 -> 1)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8073.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8086.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8090.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8097.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8097.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8104.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8102.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8104.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8106.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8109.lut0 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8106.lut1 (4 -> 0)
  Optimizing lut $abc$7935$auto$blifparse.cc:498:parse_blif$8112.lut0 (4 -> 0)
Removed 0 unused cells and 573 unused wires.

6.47. Executing AUTONAME pass.
Renamed 16374 objects in module pulse_gen (79 iterations).
<suppressed ~1628 debug messages>

6.48. Executing HIERARCHY pass (managing design hierarchy).

6.48.1. Analyzing design hierarchy..
Top module:  \pulse_gen

6.48.2. Analyzing design hierarchy..
Top module:  \pulse_gen
Removed 0 unused modules.

6.49. Printing statistics.

=== pulse_gen ===

   Number of wires:                617
   Number of wire bits:           2665
   Number of public wires:         617
   Number of public wire bits:    2665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1135
     CCU2C                         142
     EHXPLLL                         1
     L6MUX21                        43
     LUT4                          399
     PFUMX                          90
     TRELLIS_FF                    460

6.50. Executing CHECK pass (checking for obvious problems).
checking module pulse_gen..
found and reported 0 problems.

6.51. Executing JSON backend.

Warnings: 64 unique messages, 64 total
End of script. Logfile hash: 65479827c7, CPU: user 4.88s system 0.44s, MEM: 251.07 MB peak
Yosys 0.9+3578 (git sha1 ed579038, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 20% 18x read_verilog (1 sec), 15% 8x techmap (0 sec), ...
nextpnr-ecp5 --pre-pack clk_constraint.py --json pulse_gen.json --textcfg pulse_gen_out.config --um5g-85k --package CABGA381 --lpf ecp5.lpf
Info: constraining clock net 'clk' to 50.00 MHz
Info: constraining clock net 'clk_pll' to 200.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       683/83640     0%
Info:         logic LUTs:    399/83640     0%
Info:         carry LUTs:    284/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:       920/83640     1%

Info: Packing IOs..
Info: pin 'P2$tr_io' constrained to Bel 'X126/Y41/PIOD'.
Info: pin 'Pulse$tr_io' constrained to Bel 'X126/Y41/PIOA'.
Info: pin 'RS232_Rx$tr_io' constrained to Bel 'X0/Y92/PIOC'.
Info: pin 'RS232_Tx$tr_io' constrained to Bel 'X0/Y92/PIOB'.
Info: pin 'Sync$tr_io' constrained to Bel 'X126/Y41/PIOB'.
Info: pin 'clk$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'resetn$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'ecppll.pll_i' is constrained to 50.0 MHz
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info:     promoting clock net clk_pll to global network
Info: Checksum: 0x31b89f53

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xb27d4733

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:   638/41820     1%
Info: 	          TRELLIS_IO:     7/  365     1%
Info: 	                DCCA:     2/   56     3%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     1/    4    25%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 436 cells, random placement wirelen = 73190.
Info:     at initial placer iter 0, wirelen = 1026
Info:     at initial placer iter 1, wirelen = 821
Info:     at initial placer iter 2, wirelen = 813
Info:     at initial placer iter 3, wirelen = 821
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 813, spread = 5976, legal = 6249; time = 0.07s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 968, spread = 3981, legal = 4268; time = 0.07s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 1080, spread = 3921, legal = 4204; time = 0.09s
Info:     at iteration #4, type TRELLIS_SLICE: wirelen solved = 1211, spread = 3661, legal = 3987; time = 0.06s
Info:     at iteration #5, type TRELLIS_SLICE: wirelen solved = 1361, spread = 4084, legal = 4356; time = 0.03s
Info:     at iteration #6, type TRELLIS_SLICE: wirelen solved = 1511, spread = 3485, legal = 3814; time = 0.03s
Info:     at iteration #7, type TRELLIS_SLICE: wirelen solved = 1604, spread = 3656, legal = 3970; time = 0.03s
Info:     at iteration #8, type TRELLIS_SLICE: wirelen solved = 1773, spread = 3411, legal = 3776; time = 0.03s
Info:     at iteration #9, type TRELLIS_SLICE: wirelen solved = 1875, spread = 3261, legal = 3688; time = 0.03s
Info:     at iteration #10, type TRELLIS_SLICE: wirelen solved = 1840, spread = 3283, legal = 3691; time = 0.02s
Info:     at iteration #11, type TRELLIS_SLICE: wirelen solved = 1931, spread = 3262, legal = 3710; time = 0.03s
Info:     at iteration #12, type TRELLIS_SLICE: wirelen solved = 2019, spread = 3351, legal = 3715; time = 0.05s
Info:     at iteration #13, type TRELLIS_SLICE: wirelen solved = 2070, spread = 3294, legal = 3697; time = 0.04s
Info:     at iteration #14, type TRELLIS_SLICE: wirelen solved = 2181, spread = 3393, legal = 3837; time = 0.03s
Info: HeAP Placer Time: 0.98s
Info:   of which solving equations: 0.58s
Info:   of which spreading cells: 0.06s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 75, wirelen = 3688
Info:   at iteration #5: temp = 0.000000, timing cost = 69, wirelen = 3216
Info:   at iteration #10: temp = 0.000000, timing cost = 67, wirelen = 3083
Info:   at iteration #15: temp = 0.000000, timing cost = 74, wirelen = 3032
Info:   at iteration #17: temp = 0.000000, timing cost = 66, wirelen = 3029 
Info: SA placement time 0.81s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 168.98 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock           '$glbnet$clk_pll': 284.90 MHz (PASS at 200.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 11.44 ns
Info: Max delay <async>                           -> posedge $glbnet$clk_pll          : 9.45 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 9.38 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> posedge $glbnet$clk_pll          : 3.75 ns
Info: Max delay posedge $glbnet$clk_pll           -> <async>                          : 2.31 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ -4452,   -167) |******+
Info: [  -167,   4118) |************+
Info: [  4118,   8403) | 
Info: [  8403,  12688) |**********+
Info: [ 12688,  16973) |************************************************************ 
Info: [ 16973,  21258) |***********************************************+
Info: [ 21258,  25543) | 
Info: [ 25543,  29828) | 
Info: [ 29828,  34113) | 
Info: [ 34113,  38398) | 
Info: [ 38398,  42683) | 
Info: [ 42683,  46968) | 
Info: [ 46968,  51253) | 
Info: [ 51253,  55538) | 
Info: [ 55538,  59823) | 
Info: [ 59823,  64108) | 
Info: [ 64108,  68393) | 
Info: [ 68393,  72678) | 
Info: [ 72678,  76963) |+
Info: [ 76963,  81248) |+
Info: Checksum: 0x1d8f2f0a
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$clk_pll using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2618 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |        5        994 |    5   994 |      1625|       0.90       0.90|
Info:       2000 |       11       1988 |    6   994 |       634|       0.54       1.43|
Info:       2644 |       19       2625 |    8   637 |         0|       0.87       2.30|
Info: Routing complete.
Info: Router1 time 2.30s
Info: Checksum: 0xfafdbda2

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.3  0.3  Source control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_4_SLICE.Q0
Info:  0.9  1.2    Net control.uart0.rx_clk[9] budget 2.909000 ns (102,39) -> (105,38)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  pulse_gen.v:59.16-76.4
Info:                  uart.v:98.39-98.45
Info:                  pulse_control.v:78.7-90.4
Info:  0.2  1.4  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0  1.4    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D0 budget 0.000000 ns (105,38) -> (105,38)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52
Info:  0.1  1.6  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  1.6    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D0 budget 0.000000 ns (105,38) -> (105,38)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.1  1.7  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_CCU2C_S0_S1_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.4  3.1    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD[2] budget 2.908000 ns (105,38) -> (106,40)
Info:                Sink RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_LUT4_D_1_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  3.2  Source RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_LUT4_D_1_SLICE.F1
Info:  0.8  4.0    Net RS232_Rx_LUT4_C_Z_L6MUX21_Z_1_SD_LUT4_D_Z[1] budget 2.908000 ns (106,40) -> (104,41)
Info:                Sink RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.2  Source RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX0
Info:  0.0  4.2    Net RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 budget 0.000000 ns (104,41) -> (104,41)
Info:                Sink RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60
Info:  0.1  4.4  Source RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  4.4    Net RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1 budget 0.000000 ns (104,41) -> (104,41)
Info:                Sink RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.1  4.5  Source RS232_Rx_LUT4_A_1_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.1  5.7    Net RS232_Rx_LUT4_A_1_Z[4] budget 3.591000 ns (104,41) -> (104,38)
Info:                Sink control.uart0.rx_data_TRELLIS_FF_Q_7_LSR_LUT4_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  5.8  Source control.uart0.rx_data_TRELLIS_FF_Q_7_LSR_LUT4_Z_SLICE.F0
Info:  0.6  6.4    Net control.uart0.rx_data_TRELLIS_FF_Q_7_LSR budget 3.591000 ns (104,38) -> (104,35)
Info:                Sink control.uart0.rx_data_TRELLIS_FF_Q_7_SLICE.LSR
Info:  0.2  6.6  Setup control.uart0.rx_data_TRELLIS_FF_Q_7_SLICE.LSR
Info: 1.9 ns logic, 4.8 ns routing

Info: Critical path report for clock '$glbnet$clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.3  0.3  Source pulses.nutation_pulse_width_CCU2C_B0_1$CCU2_SLICE.Q1
Info:  0.9  1.2    Net pulses.nutation_pulse_start[5] budget 0.000000 ns (107,32) -> (107,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.B1
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:88.14-88.34
Info:  0.3  1.5  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  1.5    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[5] budget 0.000000 ns (107,35) -> (108,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.6  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[7] budget 0.000000 ns (108,35) -> (108,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.6  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[9] budget 0.000000 ns (108,35) -> (108,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.6  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[11] budget 0.000000 ns (108,35) -> (108,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.7  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCO
Info:  0.0  1.7    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[13] budget 0.000000 ns (108,35) -> (109,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.7  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCO
Info:  0.0  1.7    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[15] budget 0.000000 ns (109,35) -> (109,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.8  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  1.8    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[17] budget 0.000000 ns (109,35) -> (109,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.8  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCO
Info:  0.0  1.8    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[19] budget 0.000000 ns (109,35) -> (109,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.9  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCO
Info:  0.0  1.9    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[21] budget 0.000000 ns (109,35) -> (110,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.0  1.9  Source pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C_CCU2C_COUT$CCU2_SLICE.FCO
Info:  0.0  1.9    Net $nextpnr_CCU2C_23$CIN budget 0.000000 ns (110,35) -> (110,35)
Info:                Sink $nextpnr_CCU2C_23$CCU2_SLICE.FCI
Info:  0.3  2.2  Source $nextpnr_CCU2C_23$CCU2_SLICE.F0
Info:  0.5  2.7    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR_LUT4_Z_C[23] budget 1.659000 ns (110,35) -> (106,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:151.18-151.48
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.1  2.8  Source pulses.nut_pulse_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.F1
Info:  0.2  3.0    Net pulses.nut_pulse_TRELLIS_FF_Q_LSR budget 1.658000 ns (106,35) -> (106,35)
Info:                Sink pulses.nut_pulse_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.LSR
Info:  0.2  3.2  Setup pulses.nut_pulse_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.LSR
Info: 1.6 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source RS232_Rx$tr_io.O
Info:  5.9  5.9    Net RS232_Rx$TRELLIS_IO_IN budget 0.000000 ns (0,92) -> (101,41)
Info:                Sink RS232_Rx_LUT4_C_SLICE.C0
Info:                Defined in:
Info:                  pulse_gen.v:59.16-76.4
Info:                  uart.v:53.11-53.13
Info:                  pulse_control.v:78.7-90.4
Info:  0.1  6.1  Source RS232_Rx_LUT4_C_SLICE.F0
Info:  0.7  6.8    Net RS232_Rx_LUT4_B_Z[1] budget 0.000000 ns (101,41) -> (103,41)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  7.0  Source control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  7.0    Net control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (103,41) -> (103,41)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.1  7.2  Source control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  7.2    Net control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1 budget 0.000000 ns (103,41) -> (103,41)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.1  7.3  Source control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.7  8.1    Net control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_B[0] budget 3.551000 ns (103,41) -> (104,40)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.1  8.2  Source control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_SLICE.F0
Info:  0.1  8.3    Net control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z[0] budget 3.551000 ns (104,40) -> (104,40)
Info:                Sink control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_SLICE.DI0
Info:                Defined in:
Info:                  pulse_gen.v:59.16-76.4
Info:                  uart.v:0.0-0.0
Info:                  uart.v:155.9-258.16
Info:                  pulse_control.v:78.7-90.4
Info:                  /usr/local/bin/../share/yosys/techmap.v:575.21-575.22
Info:  0.0  8.3  Setup control.uart0.recv_state_TRELLIS_FF_Q_2_DI_LUT4_Z_1_A_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_D0_Z_LUT4_Z_9_SLICE.DI0
Info: 0.8 ns logic, 7.5 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk_pll':
Info: curr total
Info:  0.0  0.0  Source resetn$tr_io.O
Info:  4.5  4.5    Net resetn$TRELLIS_IO_IN budget 1.540000 ns (0,47) -> (110,33)
Info:                Sink pulses.block_LUT4_D_B_LUT4_Z_D_LUT4_C_Z_LUT4_Z_SLICE.A0
Info:                Defined in:
Info:                  pulse_gen.v:5.9-5.15
Info:  0.1  4.7  Source pulses.block_LUT4_D_B_LUT4_Z_D_LUT4_C_Z_LUT4_Z_SLICE.F0
Info:  1.0  5.7    Net pulses.block_LUT4_D_B_LUT4_Z_D_LUT4_C_Z[2] budget 1.540000 ns (110,33) -> (108,36)
Info:                Sink pulses.sync_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.9  Source pulses.sync_TRELLIS_FF_Q_CE_PFUMX_Z_SLICE.OFX0
Info:  0.5  6.4    Net pulses.sync_TRELLIS_FF_Q_CE budget 0.823000 ns (108,36) -> (108,39)
Info:                Sink pulses.sync_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.CE
Info:  0.0  6.4  Setup pulses.sync_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.CE
Info: 0.4 ns logic, 6.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.3  0.3  Source control.uart0.tx_out_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.Q1
Info:  5.8  6.1    Net RS232_Tx$TRELLIS_IO_OUT budget 83.025002 ns (98,38) -> (0,92)
Info:                Sink RS232_Tx$tr_io.I
Info:                Defined in:
Info:                  pulse_gen.v:59.16-76.4
Info:                  uart.v:105.9-105.15
Info:                  pulse_control.v:78.7-90.4
Info: 0.3 ns logic, 5.8 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> 'posedge $glbnet$clk_pll':
Info: curr total
Info:  0.3  0.3  Source pulses.nutation_pulse_delay_TRELLIS_FF_Q_14_SLICE.Q0
Info:  1.0  1.3    Net pulses.nutation_pulse_delay[1] budget 1.068000 ns (107,36) -> (107,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_7$CCU2_SLICE.B1
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:87.14-87.34
Info:  0.3  1.6  Source pulses.nutation_pulse_delay_CCU2C_B0_7$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[2] budget 0.000000 ns (107,33) -> (107,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_3$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.6  Source pulses.nutation_pulse_delay_CCU2C_B0_3$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[4] budget 0.000000 ns (107,33) -> (107,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.6  Source pulses.nutation_pulse_delay_CCU2C_B0_2$CCU2_SLICE.FCO
Info:  0.0  1.6    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[6] budget 0.000000 ns (107,33) -> (108,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.7  Source pulses.nutation_pulse_delay_CCU2C_B0_1$CCU2_SLICE.FCO
Info:  0.0  1.7    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[8] budget 0.000000 ns (108,33) -> (108,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.7  Source pulses.nutation_pulse_delay_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  1.7    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[10] budget 0.000000 ns (108,33) -> (108,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.8  Source pulses.nutation_pulse_delay_CCU2C_B0_6$CCU2_SLICE.FCO
Info:  0.0  1.8    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[12] budget 0.000000 ns (108,33) -> (108,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.8  Source pulses.nutation_pulse_delay_CCU2C_B0_5$CCU2_SLICE.FCO
Info:  0.0  1.8    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[14] budget 0.000000 ns (108,33) -> (109,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.9  Source pulses.nutation_pulse_delay_CCU2C_B0_4$CCU2_SLICE.FCO
Info:  0.0  1.9    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[16] budget 0.000000 ns (109,33) -> (109,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_S0_CCU2C_S0_3$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.9  Source pulses.nutation_pulse_delay_CCU2C_B0_S0_CCU2C_S0_3$CCU2_SLICE.FCO
Info:  0.0  1.9    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[18] budget 0.000000 ns (109,33) -> (109,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_S0_CCU2C_S0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.0  1.9  Source pulses.nutation_pulse_delay_CCU2C_B0_S0_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  1.9    Net pulses.nutation_pulse_delay_CCU2C_B0_COUT[20] budget 0.000000 ns (109,33) -> (109,33)
Info:                Sink pulses.nutation_pulse_delay_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.54
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.3  2.2  Source pulses.nutation_pulse_delay_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.F1
Info:  1.1  3.4    Net pulses.nutation_pulse_delay_CCU2C_B0_S0[21] budget 1.067000 ns (109,33) -> (109,32)
Info:                Sink pulses.nutation_pulse_width_CCU2C_B0_S0_CCU2C_S0_2$CCU2_SLICE.A1
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.77
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:30.22-30.23
Info:  0.3  3.6  Source pulses.nutation_pulse_width_CCU2C_B0_S0_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  3.6    Net pulses.nutation_pulse_width_CCU2C_B0_COUT[22] budget 0.000000 ns (109,32) -> (110,32)
Info:                Sink pulses.nutation_pulse_width_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.77
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.3  3.9  Source pulses.nutation_pulse_width_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.F1
Info:  0.1  4.0    Net pulses.nutation_pulse_width_CCU2C_B0_S0[23] budget 1.067000 ns (110,32) -> (110,32)
Info:                Sink pulses.nutation_pulse_width_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.DI1
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:148.28-148.77
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:  0.0  4.0  Setup pulses.nutation_pulse_width_CCU2C_B0_S0_CCU2C_S0_1$CCU2_SLICE.DI1
Info: 1.8 ns logic, 2.2 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk_pll' -> '<async>':
Info: curr total
Info:  0.3  0.3  Source pulses.block_LUT4_D_SLICE.Q0
Info:  1.4  1.7    Net P2$TRELLIS_IO_OUT budget 83.024002 ns (108,38) -> (126,41)
Info:                Sink P2$tr_io.I
Info:                Defined in:
Info:                  pulse_gen.v:80.9-103.4
Info:                  pulses.v:45.13-45.18
Info: 0.3 ns logic, 1.4 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 151.08 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock           '$glbnet$clk_pll': 311.53 MHz (PASS at 200.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 8.30 ns
Info: Max delay <async>                           -> posedge $glbnet$clk_pll          : 6.40 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 6.09 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> posedge $glbnet$clk_pll          : 4.01 ns
Info: Max delay posedge $glbnet$clk_pll           -> <async>                          : 1.70 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ -1396,   2760) |*********+
Info: [  2760,   6916) |**+
Info: [  6916,  11072) | 
Info: [ 11072,  15228) |******************+
Info: [ 15228,  19384) |************************************************************ 
Info: [ 19384,  23540) | 
Info: [ 23540,  27696) | 
Info: [ 27696,  31852) | 
Info: [ 31852,  36008) | 
Info: [ 36008,  40164) | 
Info: [ 40164,  44320) | 
Info: [ 44320,  48476) | 
Info: [ 48476,  52632) | 
Info: [ 52632,  56788) | 
Info: [ 56788,  60944) | 
Info: [ 60944,  65100) | 
Info: [ 65100,  69256) | 
Info: [ 69256,  73412) | 
Info: [ 73412,  77568) |+
Info: [ 77568,  81724) |+
ecppack --svf pulse_gen.svf pulse_gen_out.config pulse_gen.bit
rm pulse_gen_out.config pulse_gen.json
