{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701986799448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701986799448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  7 16:06:39 2023 " "Processing started: Thu Dec  7 16:06:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701986799448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986799448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 4bUSR -c 4bUSR " "Command: quartus_map --read_settings_files=on --write_settings_files=off 4bUSR -c 4bUSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986799449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701986799555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701986799555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bUSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bUSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bUSR-ArchbUSR " "Found design unit 1: bUSR-ArchbUSR" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805706 ""} { "Info" "ISGN_ENTITY_NAME" "1 bUSR " "Found entity 1: bUSR" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file LSL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LSL-ArchLSL " "Found design unit 1: LSL-ArchLSL" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805706 ""} { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Found entity 1: LSL" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LRS.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file LRS.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LRS-ArchLRS " "Found design unit 1: LRS-ArchLRS" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805707 ""} { "Info" "ISGN_ENTITY_NAME" "1 LRS " "Found entity 1: LRS" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701986805707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bUSR " "Elaborating entity \"bUSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701986805738 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "displayMessage2 bUSR.vhd(16) " "VHDL Signal Declaration warning at bUSR.vhd(16): used explicit default value for signal \"displayMessage2\" because signal was never assigned a value" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "displayMessage3 bUSR.vhd(17) " "VHDL Signal Declaration warning at bUSR.vhd(17): used explicit default value for signal \"displayMessage3\" because signal was never assigned a value" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg bUSR.vhd(52) " "VHDL Process Statement warning at bUSR.vhd(52): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input bUSR.vhd(55) " "VHDL Process Statement warning at bUSR.vhd(55): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSLShifterResult bUSR.vhd(59) " "VHDL Process Statement warning at bUSR.vhd(59): signal \"LSLShifterResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LRSShifterResult bUSR.vhd(62) " "VHDL Process Statement warning at bUSR.vhd(62): signal \"LRSShifterResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg bUSR.vhd(47) " "VHDL Process Statement warning at bUSR.vhd(47): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701986805740 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] bUSR.vhd(47) " "Inferred latch for \"reg\[0\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805741 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] bUSR.vhd(47) " "Inferred latch for \"reg\[1\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805741 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] bUSR.vhd(47) " "Inferred latch for \"reg\[2\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805741 "|bUSR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] bUSR.vhd(47) " "Inferred latch for \"reg\[3\]\" at bUSR.vhd(47)" {  } { { "bUSR.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986805741 "|bUSR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSL LSL:LogicShiftLeft " "Elaborating entity \"LSL\" for hierarchy \"LSL:LogicShiftLeft\"" {  } { { "bUSR.vhd" "LogicShiftLeft" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986805745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LSL.vhdl(19) " "VHDL Process Statement warning at LSL.vhdl(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805746 "|bUSR|LSL:LogicShiftLeft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRS LRS:LogicShiftRight " "Elaborating entity \"LRS\" for hierarchy \"LRS:LogicShiftRight\"" {  } { { "bUSR.vhd" "LogicShiftRight" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986805747 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LRS.vhdl(19) " "VHDL Process Statement warning at LRS.vhdl(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805748 "|bUSR|LRS:LogicShiftRight"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shifter LRS.vhdl(29) " "VHDL Process Statement warning at LRS.vhdl(29): signal \"shifter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805748 "|bUSR|LRS:LogicShiftRight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintMessage " "Elaborating entity \"Display\" for hierarchy \"Display:PrintMessage\"" {  } { { "bUSR.vhd" "PrintMessage" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/bUSR.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986805748 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NoneMessage Display.vhd(14) " "VHDL Signal Declaration warning at Display.vhd(14): used explicit default value for signal \"NoneMessage\" because signal was never assigned a value" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701986805751 "|bUSR|Display:PrintMessage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(34) " "Verilog HDL or VHDL warning at Display.vhd(34): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701986805751 "|bUSR|Display:PrintMessage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(37) " "VHDL Process Statement warning at Display.vhd(37): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701986805751 "|bUSR|Display:PrintMessage"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/Display.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701986806140 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701986806140 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[0\] LRS:LogicShiftRight\|shifter\[0\]~_emulated LRS:LogicShiftRight\|shifter\[0\]~1 " "Register \"LRS:LogicShiftRight\|shifter\[0\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[0\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[0\]~1\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LRS:LogicShiftRight|shifter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[1\] LRS:LogicShiftRight\|shifter\[1\]~_emulated LRS:LogicShiftRight\|shifter\[1\]~5 " "Register \"LRS:LogicShiftRight\|shifter\[1\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[1\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[1\]~5\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LRS:LogicShiftRight|shifter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[2\] LRS:LogicShiftRight\|shifter\[2\]~_emulated LRS:LogicShiftRight\|shifter\[2\]~9 " "Register \"LRS:LogicShiftRight\|shifter\[2\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[2\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[2\]~9\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LRS:LogicShiftRight|shifter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LRS:LogicShiftRight\|shifter\[3\] LRS:LogicShiftRight\|shifter\[3\]~_emulated LRS:LogicShiftRight\|shifter\[3\]~13 " "Register \"LRS:LogicShiftRight\|shifter\[3\]\" is converted into an equivalent circuit using register \"LRS:LogicShiftRight\|shifter\[3\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[3\]~13\"" {  } { { "LRS.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LRS.vhdl" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LRS:LogicShiftRight|shifter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[0\] LSL:LogicShiftLeft\|shifterOutput\[0\]~_emulated LRS:LogicShiftRight\|shifter\[0\]~1 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[0\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[0\]~1\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LSL:LogicShiftLeft|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[1\] LSL:LogicShiftLeft\|shifterOutput\[1\]~_emulated LRS:LogicShiftRight\|shifter\[1\]~5 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[1\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[1\]~5\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LSL:LogicShiftLeft|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[2\] LSL:LogicShiftLeft\|shifterOutput\[2\]~_emulated LRS:LogicShiftRight\|shifter\[2\]~9 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[2\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[2\]~9\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LSL:LogicShiftLeft|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LSL:LogicShiftLeft\|shifterOutput\[3\] LSL:LogicShiftLeft\|shifterOutput\[3\]~_emulated LRS:LogicShiftRight\|shifter\[3\]~13 " "Register \"LSL:LogicShiftLeft\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"LSL:LogicShiftLeft\|shifterOutput\[3\]~_emulated\" and latch \"LRS:LogicShiftRight\|shifter\[3\]~13\"" {  } { { "LSL.vhdl" "" { Text "/mnt/External/Codigos/VHDL/Projects/Practica9/LSL.vhdl" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701986806140 "|bUSR|LSL:LogicShiftLeft|shifterOutput[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701986806140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701986806279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701986806654 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701986806654 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "358 " "Implemented 358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701986806697 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701986806697 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701986806697 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701986806697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701986806703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  7 16:06:46 2023 " "Processing ended: Thu Dec  7 16:06:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701986806703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701986806703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701986806703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701986806703 ""}
