HelpInfo,C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||TOP.srr(77);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/77||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||null||@W:Net addr_beat is not declared.||TOP.srr(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/149||DWC_UpConv_AChannel.v(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/447
Implementation;Synthesis||null||@W:Net mask is not declared.||TOP.srr(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/150||DWC_UpConv_AChannel.v(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/451
Implementation;Synthesis||null||@W:Net FIXED is not declared.||TOP.srr(151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/151||DWC_UpConv_AChannel.v(471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/471
Implementation;Synthesis||null||@W:Ignoring localparam OPEN_WRTRANS_MAX on the instance and using locally defined value||TOP.srr(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/397||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam OPEN_RDTRANS_MAX on the instance and using locally defined value||TOP.srr(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/398||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_BASE_VEC on the instance and using locally defined value||TOP.srr(399);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/399||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_BASE_VEC on the instance and using locally defined value||TOP.srr(400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/400||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_BASE_VEC on the instance and using locally defined value||TOP.srr(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/401||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_BASE_VEC on the instance and using locally defined value||TOP.srr(402);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/402||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_BASE_VEC on the instance and using locally defined value||TOP.srr(403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/403||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_BASE_VEC on the instance and using locally defined value||TOP.srr(404);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/404||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_BASE_VEC on the instance and using locally defined value||TOP.srr(405);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/405||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_BASE_VEC on the instance and using locally defined value||TOP.srr(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/406||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_BASE_VEC on the instance and using locally defined value||TOP.srr(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/407||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_BASE_VEC on the instance and using locally defined value||TOP.srr(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/408||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_BASE_VEC on the instance and using locally defined value||TOP.srr(409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/409||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_BASE_VEC on the instance and using locally defined value||TOP.srr(410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/410||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_BASE_VEC on the instance and using locally defined value||TOP.srr(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/411||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_BASE_VEC on the instance and using locally defined value||TOP.srr(412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/412||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_BASE_VEC on the instance and using locally defined value||TOP.srr(413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/413||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_BASE_VEC on the instance and using locally defined value||TOP.srr(414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/414||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_BASE_VEC on the instance and using locally defined value||TOP.srr(415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/415||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_BASE_VEC on the instance and using locally defined value||TOP.srr(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/416||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_BASE_VEC on the instance and using locally defined value||TOP.srr(417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/417||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_BASE_VEC on the instance and using locally defined value||TOP.srr(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/418||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_BASE_VEC on the instance and using locally defined value||TOP.srr(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/419||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_BASE_VEC on the instance and using locally defined value||TOP.srr(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/420||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_BASE_VEC on the instance and using locally defined value||TOP.srr(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/421||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_BASE_VEC on the instance and using locally defined value||TOP.srr(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/422||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_BASE_VEC on the instance and using locally defined value||TOP.srr(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/423||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_BASE_VEC on the instance and using locally defined value||TOP.srr(424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/424||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_BASE_VEC on the instance and using locally defined value||TOP.srr(425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/425||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_BASE_VEC on the instance and using locally defined value||TOP.srr(426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/426||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_BASE_VEC on the instance and using locally defined value||TOP.srr(427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/427||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_BASE_VEC on the instance and using locally defined value||TOP.srr(428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/428||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_BASE_VEC on the instance and using locally defined value||TOP.srr(429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/429||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_BASE_VEC on the instance and using locally defined value||TOP.srr(430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/430||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam UPPER_COMPARE_BIT on the instance and using locally defined value||TOP.srr(431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/431||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam LOWER_COMPARE_BIT on the instance and using locally defined value||TOP.srr(432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/432||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_MIN_VEC on the instance and using locally defined value||TOP.srr(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/433||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_MIN_VEC on the instance and using locally defined value||TOP.srr(434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/434||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_MIN_VEC on the instance and using locally defined value||TOP.srr(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/435||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_MIN_VEC on the instance and using locally defined value||TOP.srr(436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/436||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_MIN_VEC on the instance and using locally defined value||TOP.srr(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/437||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_MIN_VEC on the instance and using locally defined value||TOP.srr(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/438||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_MIN_VEC on the instance and using locally defined value||TOP.srr(439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/439||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_MIN_VEC on the instance and using locally defined value||TOP.srr(440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/440||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_MIN_VEC on the instance and using locally defined value||TOP.srr(441);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/441||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_MIN_VEC on the instance and using locally defined value||TOP.srr(442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/442||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_MIN_VEC on the instance and using locally defined value||TOP.srr(443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/443||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_MIN_VEC on the instance and using locally defined value||TOP.srr(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/444||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_MIN_VEC on the instance and using locally defined value||TOP.srr(445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/445||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_MIN_VEC on the instance and using locally defined value||TOP.srr(446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/446||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_MIN_VEC on the instance and using locally defined value||TOP.srr(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/447||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_MIN_VEC on the instance and using locally defined value||TOP.srr(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/448||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_MIN_VEC on the instance and using locally defined value||TOP.srr(449);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/449||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_MIN_VEC on the instance and using locally defined value||TOP.srr(450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/450||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_MIN_VEC on the instance and using locally defined value||TOP.srr(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/451||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_MIN_VEC on the instance and using locally defined value||TOP.srr(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/452||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_MIN_VEC on the instance and using locally defined value||TOP.srr(453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/453||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_MIN_VEC on the instance and using locally defined value||TOP.srr(454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/454||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_MIN_VEC on the instance and using locally defined value||TOP.srr(455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/455||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_MIN_VEC on the instance and using locally defined value||TOP.srr(456);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/456||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_MIN_VEC on the instance and using locally defined value||TOP.srr(457);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/457||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_MIN_VEC on the instance and using locally defined value||TOP.srr(458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/458||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_MIN_VEC on the instance and using locally defined value||TOP.srr(459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/459||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_MIN_VEC on the instance and using locally defined value||TOP.srr(460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/460||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_MIN_VEC on the instance and using locally defined value||TOP.srr(461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/461||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_MIN_VEC on the instance and using locally defined value||TOP.srr(462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/462||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_MIN_VEC on the instance and using locally defined value||TOP.srr(463);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/463||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_MIN_VEC on the instance and using locally defined value||TOP.srr(464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/464||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_MAX_VEC on the instance and using locally defined value||TOP.srr(465);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/465||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_MAX_VEC on the instance and using locally defined value||TOP.srr(466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/466||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_MAX_VEC on the instance and using locally defined value||TOP.srr(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/467||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_MAX_VEC on the instance and using locally defined value||TOP.srr(468);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/468||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_MAX_VEC on the instance and using locally defined value||TOP.srr(469);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/469||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_MAX_VEC on the instance and using locally defined value||TOP.srr(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/470||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_MAX_VEC on the instance and using locally defined value||TOP.srr(471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/471||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_MAX_VEC on the instance and using locally defined value||TOP.srr(472);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/472||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_MAX_VEC on the instance and using locally defined value||TOP.srr(473);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/473||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_MAX_VEC on the instance and using locally defined value||TOP.srr(474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/474||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_MAX_VEC on the instance and using locally defined value||TOP.srr(475);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/475||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_MAX_VEC on the instance and using locally defined value||TOP.srr(476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/476||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_MAX_VEC on the instance and using locally defined value||TOP.srr(477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/477||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_MAX_VEC on the instance and using locally defined value||TOP.srr(478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/478||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_MAX_VEC on the instance and using locally defined value||TOP.srr(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/479||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_MAX_VEC on the instance and using locally defined value||TOP.srr(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/480||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_MAX_VEC on the instance and using locally defined value||TOP.srr(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/481||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_MAX_VEC on the instance and using locally defined value||TOP.srr(482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/482||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_MAX_VEC on the instance and using locally defined value||TOP.srr(483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/483||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_MAX_VEC on the instance and using locally defined value||TOP.srr(484);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/484||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_MAX_VEC on the instance and using locally defined value||TOP.srr(485);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/485||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_MAX_VEC on the instance and using locally defined value||TOP.srr(486);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/486||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_MAX_VEC on the instance and using locally defined value||TOP.srr(487);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/487||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_MAX_VEC on the instance and using locally defined value||TOP.srr(488);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/488||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_MAX_VEC on the instance and using locally defined value||TOP.srr(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/489||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_MAX_VEC on the instance and using locally defined value||TOP.srr(490);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/490||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_MAX_VEC on the instance and using locally defined value||TOP.srr(491);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/491||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_MAX_VEC on the instance and using locally defined value||TOP.srr(492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/492||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_MAX_VEC on the instance and using locally defined value||TOP.srr(493);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/493||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_MAX_VEC on the instance and using locally defined value||TOP.srr(494);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/494||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_MAX_VEC on the instance and using locally defined value||TOP.srr(495);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/495||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_MAX_VEC on the instance and using locally defined value||TOP.srr(496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/496||AXI_INTERCONNECT.v(1871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1871
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(510);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/510||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/511||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(515);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/515||RCOSC_RCOSC_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/561||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(598);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/598||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||TOP.srr(844);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/844||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||TOP.srr(852);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/852||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||TOP.srr(892);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/892||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(893);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/893||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||TOP.srr(894);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/894||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||TOP.srr(895);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/895||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(896);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/896||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||TOP.srr(897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/897||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||TOP.srr(898);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/898||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||TOP.srr(899);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/899||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||TOP.srr(900);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/900||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||TOP.srr(901);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/901||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(902);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/902||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1102||CoreAHBLSRAM_AHBLSramIf.v(177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/177
Implementation;Synthesis|| CG133 ||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1115||CoreAHBLSRAM_SramCtrlIf.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/112
Implementation;Synthesis|| CG133 ||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1116||CoreAHBLSRAM_SramCtrlIf.v(113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/113
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||TOP.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1117||CoreAHBLSRAM_SramCtrlIf.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/120
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||TOP.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1118||CoreAHBLSRAM_SramCtrlIf.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/121
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||TOP.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1119||CoreAHBLSRAM_SramCtrlIf.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/122
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||TOP.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1120||CoreAHBLSRAM_SramCtrlIf.v(123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/123
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_0, as there is no assignment to it.||TOP.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1121||CoreAHBLSRAM_SramCtrlIf.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/124
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_1, as there is no assignment to it.||TOP.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1122||CoreAHBLSRAM_SramCtrlIf.v(125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/125
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_2, as there is no assignment to it.||TOP.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1123||CoreAHBLSRAM_SramCtrlIf.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/126
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_3, as there is no assignment to it.||TOP.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1124||CoreAHBLSRAM_SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/127
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(1160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1160||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1161||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1174||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1175||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||TOP.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1176||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL168 ||@W:Removing instance GND_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1188||fifo_256x8_g5.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/238
Implementation;Synthesis|| CL168 ||@W:Removing instance VCC_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1189||fifo_256x8_g5.v(237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/237
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY, as there is no assignment to it.||TOP.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1203||fifo_256x8_g5.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||TOP.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1204||fifo_256x8_g5.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/48
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1205||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||TOP.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1206||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CG133 ||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1223||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis|| CG360 ||@W:Removing wire currRDataTransID, as there is no assignment to it.||TOP.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1261||Axi4CrossBar.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/225
Implementation;Synthesis|| CG360 ||@W:Removing wire openRTransDec, as there is no assignment to it.||TOP.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1262||Axi4CrossBar.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/226
Implementation;Synthesis|| CG360 ||@W:Removing wire currWDataTransID, as there is no assignment to it.||TOP.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1263||Axi4CrossBar.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/228
Implementation;Synthesis|| CG360 ||@W:Removing wire openWTransDec, as there is no assignment to it.||TOP.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1264||Axi4CrossBar.v(229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/229
Implementation;Synthesis|| CG360 ||@W:Removing wire sysReset, as there is no assignment to it.||TOP.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1265||Axi4CrossBar.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire dataFifoWr, as there is no assignment to it.||TOP.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1266||Axi4CrossBar.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/233
Implementation;Synthesis|| CG360 ||@W:Removing wire srcPort, as there is no assignment to it.||TOP.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1267||Axi4CrossBar.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire destPort, as there is no assignment to it.||TOP.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1268||Axi4CrossBar.v(235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire wrFifoFull, as there is no assignment to it.||TOP.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1269||Axi4CrossBar.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/236
Implementation;Synthesis|| CG360 ||@W:Removing wire rdDataFifoWr, as there is no assignment to it.||TOP.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1270||Axi4CrossBar.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire rdSrcPort, as there is no assignment to it.||TOP.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1271||Axi4CrossBar.v(239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/239
Implementation;Synthesis|| CG360 ||@W:Removing wire rdDestPort, as there is no assignment to it.||TOP.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1272||Axi4CrossBar.v(240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/240
Implementation;Synthesis|| CG360 ||@W:Removing wire rdFifoFull, as there is no assignment to it.||TOP.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1273||Axi4CrossBar.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/241
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARID, as there is no assignment to it.||TOP.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1274||Axi4CrossBar.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/246
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARLEN, as there is no assignment to it.||TOP.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1275||Axi4CrossBar.v(247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/247
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARVALID, as there is no assignment to it.||TOP.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1276||Axi4CrossBar.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/248
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARREADY, as there is no assignment to it.||TOP.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1277||Axi4CrossBar.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/249
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RID, as there is no assignment to it.||TOP.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1278||Axi4CrossBar.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/251
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RDATA, as there is no assignment to it.||TOP.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1279||Axi4CrossBar.v(252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/252
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RRESP, as there is no assignment to it.||TOP.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1280||Axi4CrossBar.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/253
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RLAST, as there is no assignment to it.||TOP.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1281||Axi4CrossBar.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/254
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RUSER, as there is no assignment to it.||TOP.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1282||Axi4CrossBar.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/255
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RVALID, as there is no assignment to it.||TOP.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1283||Axi4CrossBar.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RREADY, as there is no assignment to it.||TOP.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1284||Axi4CrossBar.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/257
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWID, as there is no assignment to it.||TOP.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1285||Axi4CrossBar.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/259
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWLEN, as there is no assignment to it.||TOP.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1286||Axi4CrossBar.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/260
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWVALID, as there is no assignment to it.||TOP.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1287||Axi4CrossBar.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/261
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWREADY, as there is no assignment to it.||TOP.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1288||Axi4CrossBar.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/262
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WDATA, as there is no assignment to it.||TOP.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1289||Axi4CrossBar.v(264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/264
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WSTRB, as there is no assignment to it.||TOP.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1290||Axi4CrossBar.v(265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/265
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WLAST, as there is no assignment to it.||TOP.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1291||Axi4CrossBar.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/266
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WUSER, as there is no assignment to it.||TOP.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1292||Axi4CrossBar.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/267
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WVALID, as there is no assignment to it.||TOP.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1293||Axi4CrossBar.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/268
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WREADY, as there is no assignment to it.||TOP.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1294||Axi4CrossBar.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/269
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BID, as there is no assignment to it.||TOP.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1295||Axi4CrossBar.v(271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/271
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BRESP, as there is no assignment to it.||TOP.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1296||Axi4CrossBar.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/272
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BUSER, as there is no assignment to it.||TOP.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1297||Axi4CrossBar.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/273
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BVALID, as there is no assignment to it.||TOP.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1298||Axi4CrossBar.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BREADY, as there is no assignment to it.||TOP.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/1299||Axi4CrossBar.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/275
Implementation;Synthesis|| CL169 ||@W:Pruning unused register alen_wrap_reg[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2655||DWC_UpConv_AChannel.v(386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/386
Implementation;Synthesis|| CL169 ||@W:Pruning unused register beat_cnt_reg[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2773);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2773||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CL169 ||@W:Pruning unused register offset_latched[5:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2774);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2774||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 6 of beat_cnt_reg_shifted[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2775||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reached_wrap_boundary_accepted_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2776);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2776||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_ext_wrap_burst_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2777);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2777||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register addr_reg[0]. Make sure that there are no unused intermediate registers.||TOP.srr(2778);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2778||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_cycle_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2779);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2779||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2780);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2780||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register beat_cnt_reg_eq_0. Make sure that there are no unused intermediate registers.||TOP.srr(2781);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2781||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CG360 ||@W:Removing wire actual_wlen, as there is no assignment to it.||TOP.srr(2789);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2789||DWC_UpConv_WChan_ReadDataFifoCtrl.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v'/linenumber/109
Implementation;Synthesis|| CG360 ||@W:Removing wire size_one_hot_hold, as there is no assignment to it.||TOP.srr(2804);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2804||DWC_UpConv_WChannel.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/158
Implementation;Synthesis|| CG360 ||@W:Removing wire mask_addr_msb_hold, as there is no assignment to it.||TOP.srr(2805);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2805||DWC_UpConv_WChannel.v(159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/159
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2890);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2890||DWC_UpConv_RChan_Ctrl.v(400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/400
Implementation;Synthesis|| CL169 ||@W:Pruning unused register slave_beat_cnt[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2891);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2891||DWC_UpConv_RChan_Ctrl.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/202
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2926||FIFO_downsizing.v(52);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v'/linenumber/52
Implementation;Synthesis|| CG133 ||@W:Object data_out_sel is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2927||FIFO_downsizing.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v'/linenumber/89
Implementation;Synthesis|| CG360 ||@W:Removing wire mstr_cmd_out, as there is no assignment to it.||TOP.srr(2936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2936||DWC_UpConv_RChannel.v(107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/107
Implementation;Synthesis|| CG360 ||@W:Removing wire data_fifo_nearly_full, as there is no assignment to it.||TOP.srr(2937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/2937||DWC_UpConv_RChannel.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER_HEXOKAY, as there is no assignment to it.||TOP.srr(3007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3007||MasterConvertor.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/189
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_AWREADY, as there is no assignment to it.||TOP.srr(3134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3134||CoreAxi4Interconnect.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/104
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_AWREADY, as there is no assignment to it.||TOP.srr(3135);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3135||CoreAxi4Interconnect.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/118
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||TOP.srr(3136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3136||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||TOP.srr(3137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3137||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||TOP.srr(3138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3138||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||TOP.srr(3139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3139||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||TOP.srr(3140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3140||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_WREADY, as there is no assignment to it.||TOP.srr(3141);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3141||CoreAxi4Interconnect.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/203
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_WREADY, as there is no assignment to it.||TOP.srr(3142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3142||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||TOP.srr(3143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3143||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||TOP.srr(3144);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3144||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||TOP.srr(3145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3145||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||TOP.srr(3146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3146||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||TOP.srr(3147);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3147||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BID, as there is no assignment to it.||TOP.srr(3148);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3148||CoreAxi4Interconnect.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/254
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BRESP, as there is no assignment to it.||TOP.srr(3149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3149||CoreAxi4Interconnect.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/255
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BUSER, as there is no assignment to it.||TOP.srr(3150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3150||CoreAxi4Interconnect.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BVALID, as there is no assignment to it.||TOP.srr(3151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3151||CoreAxi4Interconnect.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/257
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BID, as there is no assignment to it.||TOP.srr(3152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3152||CoreAxi4Interconnect.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/260
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BRESP, as there is no assignment to it.||TOP.srr(3153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3153||CoreAxi4Interconnect.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/261
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BUSER, as there is no assignment to it.||TOP.srr(3154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3154||CoreAxi4Interconnect.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/262
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BVALID, as there is no assignment to it.||TOP.srr(3155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3155||CoreAxi4Interconnect.v(263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/263
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BID, as there is no assignment to it.||TOP.srr(3156);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3156||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||TOP.srr(3157);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3157||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||TOP.srr(3158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3158||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||TOP.srr(3159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3159||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BID, as there is no assignment to it.||TOP.srr(3160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3160||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||TOP.srr(3161);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3161||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||TOP.srr(3162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3162||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||TOP.srr(3163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3163||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BID, as there is no assignment to it.||TOP.srr(3164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3164||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||TOP.srr(3165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3165||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||TOP.srr(3166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3166||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||TOP.srr(3167);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3167||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BID, as there is no assignment to it.||TOP.srr(3168);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3168||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||TOP.srr(3169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3169||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||TOP.srr(3170);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3170||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||TOP.srr(3171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3171||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BID, as there is no assignment to it.||TOP.srr(3172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3172||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||TOP.srr(3173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3173||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||TOP.srr(3174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3174||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||TOP.srr(3175);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3175||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3182||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/225
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3183||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3184||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3185||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3186||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3187||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3188||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/265
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3189||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3190||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3191||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3192||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3193||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3194);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3194||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/307
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3195||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3196||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3197||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3198||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3199);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3199||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3200||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/349
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3201||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3202||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3203||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3204||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3205||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3206||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/395
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3207||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3208||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3209||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3210||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3211||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3212||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/435
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3213||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3214||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3215||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3216||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3217||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3218||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/477
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3219);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3219||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3220||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3221||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3222||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3223||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3224||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/519
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3225||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3226||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3227||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3228||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3229||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3230);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3230||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/561
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3231||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3232||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3233||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3234||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3235||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3236||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/601
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3237||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3238||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3239||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3240||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3241||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3242);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3242||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/643
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3243||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3244||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3245||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3246||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3247||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3248||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/689
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3249||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3250||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3251||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3252||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3253||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3254||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3255||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/76
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3256||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3257||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3258||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3259||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3260||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3261||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3262||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3263||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3264||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3265||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3266||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3267||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3268||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3269||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3270||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3271||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3272||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3273||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3274||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3275||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3276||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3277||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3278||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3279||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3280||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3281||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3282||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(93);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/93
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3283||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3284||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3285||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3286||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3289||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3290||DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3291||DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3292||DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3293||DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3294||DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3295||DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3296||DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG133 ||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3301||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||null||@W:Index into variable dqsw_done could be out of range - a simulation mismatch is possible||TOP.srr(3331);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3331||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||TOP.srr(3351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3351||gate_training.v(376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis|| CG290 ||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||TOP.srr(3352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3352||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(3354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3354||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(3355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3355||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3357||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3358||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3359);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3359||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3360);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3360||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3361||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3362);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3362||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3363||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||TOP.srr(3364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3364||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3365||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3366);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3366||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3367);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3367||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3368||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3369);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3369||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3370);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3370||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3371||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3372);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3372||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3416||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3417||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3418||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3419||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3420||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3421||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3422||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3423||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3424||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3425||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3426||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3427||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3428||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3429||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3430||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3431||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3432||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3433||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3434||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3435||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3436||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3437||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3438||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3439||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3440||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3441);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3441||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3442||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3443||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3444||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3445||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3446||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3447||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3448||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3449);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3449||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3450||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3451||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3452||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3453||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3454||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3455||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3456);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3456||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3457);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3457||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3458||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3459||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3460||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3461||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3462||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3463);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3463||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3464||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3465);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3465||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3466||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3467||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3468);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3468||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3469);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3469||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3470||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3471||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3472);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3472||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3473);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3473||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3474||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3475);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3475||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3476||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3477||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3478||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3479||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3480||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3481||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3482||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3483||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3517);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3517||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3518);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3518||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3519||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3520);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3520||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3521||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3522||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3523);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3523||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3524);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3524||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3525);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3525||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3526);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3526||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3527);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3527||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3528);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3528||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3529);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3529||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3530||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3531);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3531||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3532);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3532||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3533);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3533||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3534||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3535);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3535||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3536);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3536||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3537);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3537||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3538);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3538||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||null||@W:Index into variable data_match could be out of range - a simulation mismatch is possible||TOP.srr(3561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3561||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||TOP.srr(3566);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3566||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3603||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3643||DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3644);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3644||DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3645||DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3646||DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3647||DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3648||DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3649||DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3650||DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3651);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3651||DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3906);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3906||DDR3.v(1357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1357
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3907);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3907||DDR3.v(1397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1397
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3908);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3908||DDR3.v(1435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1435
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3909);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3909||DDR3.v(1474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1474
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3910);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3910||DDR3.v(1513);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1513
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3911);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3911||DDR3.v(1552);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1552
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3912);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3912||DDR3.v(1589);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1589
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3913);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3913||DDR3.v(1628);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1628
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3914);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3914||DDR3.v(1667);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3\DDR3.v'/linenumber/1667
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(3922);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3922||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/963
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3923);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3923||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/321
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3924||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/329
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3925);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3925||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/375
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3926||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/377
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3927||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/406
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3928||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/416
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3929);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3929||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/492
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3930||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(494);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/494
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3931||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/496
Implementation;Synthesis|| CG133 ||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3932||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/498
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3933||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/962
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3934||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3935);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3935||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3936||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3937||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3938||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3939);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3939||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3940||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3941);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3941||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3942||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3943);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3943||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3944);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3944||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3945);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3945||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3946||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3947||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(3948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3948||miv_rv32ima_l1_ahb_queue.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3949);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3949||miv_rv32ima_l1_ahb_queue.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3950);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3950||miv_rv32ima_l1_ahb_queue.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3951);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3951||miv_rv32ima_l1_ahb_queue.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3952);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3952||miv_rv32ima_l1_ahb_queue.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3953);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3953||miv_rv32ima_l1_ahb_queue.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3954);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3954||miv_rv32ima_l1_ahb_queue.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3955);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3955||miv_rv32ima_l1_ahb_queue.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3956);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3956||miv_rv32ima_l1_ahb_queue.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3957);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3957||miv_rv32ima_l1_ahb_queue.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3958);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3958||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3959);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3959||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3960);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3960||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3961);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3961||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3962||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3963||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3964);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3964||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3965);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3965||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3966);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3966||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3967);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3967||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3968||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3969);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3969||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3970||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3971);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3971||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(3972);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3972||miv_rv32ima_l1_ahb_queue_1.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3973);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3973||miv_rv32ima_l1_ahb_queue_1.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3974);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3974||miv_rv32ima_l1_ahb_queue_1.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3975);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3975||miv_rv32ima_l1_ahb_queue_1.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3976);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3976||miv_rv32ima_l1_ahb_queue_1.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3977);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3977||miv_rv32ima_l1_ahb_queue_1.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3978);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3978||miv_rv32ima_l1_ahb_queue_1.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3979);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3979||miv_rv32ima_l1_ahb_queue_1.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3980);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3980||miv_rv32ima_l1_ahb_queue_1.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3981);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3981||miv_rv32ima_l1_ahb_queue_1.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3982);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3982||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3983);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3983||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3984);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3984||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3985);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3985||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3986);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3986||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3987||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(3988);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3988||miv_rv32ima_l1_ahb_queue_4.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/146
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3989);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3989||miv_rv32ima_l1_ahb_queue_4.v(70);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/70
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3990);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3990||miv_rv32ima_l1_ahb_queue_4.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3991);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3991||miv_rv32ima_l1_ahb_queue_4.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3992);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3992||miv_rv32ima_l1_ahb_queue_4.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3993);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3993||miv_rv32ima_l1_ahb_queue_4.v(145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/145
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3994);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3994||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3995);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3995||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3996);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3996||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3997||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3998||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/3999||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4000||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4001);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4001||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4002);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4002||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4003||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4004);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4004||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4005);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4005||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4006);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4006||miv_rv32ima_l1_ahb_queue_5.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/203
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4007||miv_rv32ima_l1_ahb_queue_5.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4008||miv_rv32ima_l1_ahb_queue_5.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4009||miv_rv32ima_l1_ahb_queue_5.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4010||miv_rv32ima_l1_ahb_queue_5.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4011);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4011||miv_rv32ima_l1_ahb_queue_5.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4012);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4012||miv_rv32ima_l1_ahb_queue_5.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4013);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4013||miv_rv32ima_l1_ahb_queue_5.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4014);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4014||miv_rv32ima_l1_ahb_queue_5.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/202
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4015);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4015||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4016);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4016||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4017||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4018);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4018||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4019);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4019||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4020);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4020||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4021);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4021||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4022);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4022||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4023);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4023||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4024);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4024||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4025);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4025||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4026||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4027);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4027||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4028);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4028||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4029);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4029||miv_rv32ima_l1_ahb_queue_6.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4030);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4030||miv_rv32ima_l1_ahb_queue_6.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4031);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4031||miv_rv32ima_l1_ahb_queue_6.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4032||miv_rv32ima_l1_ahb_queue_6.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4033);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4033||miv_rv32ima_l1_ahb_queue_6.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4034);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4034||miv_rv32ima_l1_ahb_queue_6.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4035);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4035||miv_rv32ima_l1_ahb_queue_6.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4036);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4036||miv_rv32ima_l1_ahb_queue_6.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4037);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4037||miv_rv32ima_l1_ahb_queue_6.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4038);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4038||miv_rv32ima_l1_ahb_queue_6.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4039||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4040);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4040||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4041||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4042);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4042||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4043);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4043||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4044);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4044||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4045);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4045||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4046);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4046||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4047||miv_rv32ima_l1_ahb_queue_7.v(165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/165
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4048);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4048||miv_rv32ima_l1_ahb_queue_7.v(72);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4049);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4049||miv_rv32ima_l1_ahb_queue_7.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4050);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4050||miv_rv32ima_l1_ahb_queue_7.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/88
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4051||miv_rv32ima_l1_ahb_queue_7.v(96);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/96
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4052||miv_rv32ima_l1_ahb_queue_7.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/104
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4053||miv_rv32ima_l1_ahb_queue_7.v(164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/164
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4054);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4054||miv_rv32ima_l1_ahb_queue_8.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/89
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4055);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4055||miv_rv32ima_l1_ahb_queue_8.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/64
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4056);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4056||miv_rv32ima_l1_ahb_queue_8.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/88
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4057);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4057||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(508);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/508
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4058);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4058||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/180
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4059);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4059||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/189
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4060);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4060||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/255
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4061||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/257
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4062);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4062||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/259
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4063);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4063||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/507
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4064);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4064||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4065);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4065||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4066);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4066||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4067);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4067||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4068);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4068||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4069);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4069||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4070);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4070||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4071);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4071||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4072);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4072||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4073);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4073||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4074);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4074||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4075);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4075||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4076);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4076||miv_rv32ima_l1_ahb_queue_9.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/207
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4077);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4077||miv_rv32ima_l1_ahb_queue_9.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4078);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4078||miv_rv32ima_l1_ahb_queue_9.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4079);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4079||miv_rv32ima_l1_ahb_queue_9.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4080);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4080||miv_rv32ima_l1_ahb_queue_9.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4081);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4081||miv_rv32ima_l1_ahb_queue_9.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4082);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4082||miv_rv32ima_l1_ahb_queue_9.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4083);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4083||miv_rv32ima_l1_ahb_queue_9.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4084);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4084||miv_rv32ima_l1_ahb_queue_9.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4085);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4085||miv_rv32ima_l1_ahb_queue_9.v(128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/128
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4086);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4086||miv_rv32ima_l1_ahb_queue_9.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/206
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4093);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4093||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4094);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4094||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4095);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4095||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4096);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4096||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4097);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4097||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4098);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4098||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4099);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4099||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4100||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4101);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4101||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4102||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4103||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4104||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4105||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4106);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4106||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4107||miv_rv32ima_l1_ahb_queue_10.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/224
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4108||miv_rv32ima_l1_ahb_queue_10.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4109||miv_rv32ima_l1_ahb_queue_10.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4110||miv_rv32ima_l1_ahb_queue_10.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4111);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4111||miv_rv32ima_l1_ahb_queue_10.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4112||miv_rv32ima_l1_ahb_queue_10.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4113||miv_rv32ima_l1_ahb_queue_10.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4114||miv_rv32ima_l1_ahb_queue_10.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4115||miv_rv32ima_l1_ahb_queue_10.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4116||miv_rv32ima_l1_ahb_queue_10.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/136
Implementation;Synthesis|| CG133 ||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4117||miv_rv32ima_l1_ahb_queue_10.v(138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/138
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4118||miv_rv32ima_l1_ahb_queue_10.v(223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/223
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4126||miv_rv32ima_l1_ahb_repeater.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/137
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4127||miv_rv32ima_l1_ahb_repeater.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4128||miv_rv32ima_l1_ahb_repeater.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/78
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4131||miv_rv32ima_l1_ahb_repeater_2.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/137
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4132||miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v'/linenumber/1000
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4133);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4133||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1103
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4134||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4136||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4137||miv_rv32ima_l1_ahb_tl_cache_cork.v(752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v'/linenumber/752
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4138||miv_rv32ima_l1_ahb_level_gateway.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/78
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4139||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4140||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4143||miv_rv32ima_l1_ahb_queue_13.v(166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/166
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4144);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4144||miv_rv32ima_l1_ahb_tlplic_plic.v(4041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4041
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4145||miv_rv32ima_l1_ahb_tlplic_plic.v(2017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4148);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4148||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/284
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4149||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/411
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4150||miv_rv32ima_l1_ahb_async_queue_source.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/278
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4151||miv_rv32ima_l1_ahb_async_queue_sink.v(301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/301
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4152||miv_rv32ima_l1_ahb_async_queue_sink.v(223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/223
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4153||miv_rv32ima_l1_ahb_async_queue_source_1.v(250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/250
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4154||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7114
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4243||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4244||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4245||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4246||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4247||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4248||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4249||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4250||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4251||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4252||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4253||miv_rv32ima_l1_ahb_async_queue_sink_1.v(294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/294
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4254||miv_rv32ima_l1_ahb_async_queue_sink_1.v(218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/218
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4255||miv_rv32ima_l1_ahb_async_queue_source_2.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/285
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4256||miv_rv32ima_l1_ahb_async_queue_sink_2.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/266
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4257||miv_rv32ima_l1_ahb_async_queue_sink_2.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/198
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4258||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/467
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4259||miv_rv32ima_l1_ahb_d_cache_data_array.v(171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/171
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4264||miv_rv32ima_l1_ahb_tlb.v(621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/621
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4265||miv_rv32ima_l1_ahb_d_cache_dcache.v(2714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2714
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4266||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4267||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4268||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4273||miv_rv32ima_l1_ahb_i_cache_icache.v(385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/385
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4274||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4281||miv_rv32ima_l1_ahb_tlb_1.v(327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/327
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4282||miv_rv32ima_l1_ahb_shift_queue.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/423
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4283||miv_rv32ima_l1_ahb_frontend_frontend.v(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/408
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4286||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4287||miv_rv32ima_l1_ahb_rr_arbiter.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v'/linenumber/89
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4288||miv_rv32ima_l1_ahb_ptw.v(497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/497
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4291||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4292||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4293||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4294||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4295||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4296||miv_rv32ima_l1_ahb_i_buf.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v'/linenumber/249
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4297||miv_rv32ima_l1_ahb_csr_file.v(2970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/2970
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4298||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4299||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4300);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4300||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4301||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4302||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4303||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4304||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4305||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4306||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4307||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4308);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4308||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4309||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4310||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4311||miv_rv32ima_l1_ahb_mul_div.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/358
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4312||miv_rv32ima_l1_ahb_rocket.v(2670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2670
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4313||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4314);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4314||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4315);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4315||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4316);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4316||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4317||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4318);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4318||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(4319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4319||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4322);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4322||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4323||miv_rv32ima_l1_ahb_int_xing_xing.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v'/linenumber/71
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4324);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4324||miv_rv32ima_l1_ahb_queue_14.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4332||miv_rv32ima_l1_ahb_queue_15.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4340);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4340||miv_rv32ima_l1_ahb_queue_16.v(173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/173
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4345||miv_rv32ima_l1_ahb_queue_17.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4352||miv_rv32ima_l1_ahb_queue_18.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/122
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4354||miv_rv32ima_l1_ahb_int_xing.v(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v'/linenumber/401
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4355||miv_rv32ima_l1_ahb_queue_19.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4363||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4364||miv_rv32ima_l1_ahb_queue_20.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4372);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4372||miv_rv32ima_l1_ahb_tl_to_ahb.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4373);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4373||miv_rv32ima_l1_ahb_queue_21.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v'/linenumber/132
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4374||miv_rv32ima_l1_ahb_queue_22.v(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v'/linenumber/149
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4375||miv_rv32ima_l1_ahb_tl_error_error.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v'/linenumber/444
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4376||miv_rv32ima_l1_ahb_queue_23.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v'/linenumber/134
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4377||miv_rv32ima_l1_ahb_queue_24.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v'/linenumber/185
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4378);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4378||miv_rv32ima_l1_ahb_queue_25.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v'/linenumber/202
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4379||miv_rv32ima_l1_ahb_queue_26.v(151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/151
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4380);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4380||miv_rv32ima_l1_ahb_queue_27.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v'/linenumber/83
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4381);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4381||miv_rv32ima_l1_ahb_capture_update_chain.v(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/448
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4382);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4382||miv_rv32ima_l1_ahb_capture_update_chain_1.v(542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/542
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4383);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4383||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4384);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4384||miv_rv32ima_l1_ahb_negative_edge_latch.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4385||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4386||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4387);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4387||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(97);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/97
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4388);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4388||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/511
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4389);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4389||miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v'/linenumber/4214
Implementation;Synthesis|| CL157 ||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4398||miv_rv32ima_l1_ahb.v(99);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4406||miv_rv32ima_l1_ahb_tl_to_ahb.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4407||miv_rv32ima_l1_ahb_tl_to_ahb.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/60
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4408||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4409||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/60
Implementation;Synthesis|| CL138 ||@W:Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.||TOP.srr(4442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4442||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.||TOP.srr(4443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4443||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.||TOP.srr(4444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4444||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.||TOP.srr(4445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4445||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4464||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4465);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4465||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4466||miv_rv32ima_l1_ahb_csr_file.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/109
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4477||miv_rv32ima_l1_ahb_ptw.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/71
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4478||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4479||miv_rv32ima_l1_ahb_frontend_frontend.v(74);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/74
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4480||miv_rv32ima_l1_ahb_frontend_frontend.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/91
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(4483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4483||miv_rv32ima_l1_ahb_tlb_1.v(361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/361
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4488);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4488||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4489||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4490);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4490||miv_rv32ima_l1_ahb_i_cache_icache.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4491);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4491||miv_rv32ima_l1_ahb_i_cache_icache.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/80
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(4502);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4502||miv_rv32ima_l1_ahb_tlb.v(655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/655
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4511||miv_rv32ima_l1_ahb_d_cache_data_array.v(58);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/58
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4512);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4512||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/489
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4519||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4520);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4520||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4521||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4522||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/80
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4523);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4523||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4524);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4524||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4525);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4525||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4526);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4526||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4527);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4527||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/433
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4536);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4536||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4537);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4537||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4538);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4538||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4539);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4539||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4544);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4544||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/534
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4545);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4545||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4546);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4546||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4547);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4547||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4548);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4548||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4549);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4549||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4550);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4550||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL157 ||@W:*Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4557);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4557||corejtagdebug.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/131
Implementation;Synthesis|| CL157 ||@W:*Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4558);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4558||corejtagdebug.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/132
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4566);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4566||DDR3_DDRPHY_BLK.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/224
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4567||DDR3_DDRPHY_BLK.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/225
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4568);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4568||DDR3_DDRPHY_BLK.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/226
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4569);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4569||DDR3_DDRPHY_BLK.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/227
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4570);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4570||DDR3_DDRPHY_BLK.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/243
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4571);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4571||DDR3_DDRPHY_BLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/244
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4572);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4572||DDR3_DDRPHY_BLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/245
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4573);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4573||DDR3_DDRPHY_BLK.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/246
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4574);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4574||DDR3_DDRPHY_BLK.v(9276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/9276
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4575);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4575||DDR3_DDRPHY_BLK.v(9281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/9281
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4576);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4576||DDR3_DDRPHY_BLK.v(9286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/9286
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4577);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4577||DDR3_DDRPHY_BLK.v(9291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/9291
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4588);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4588||CoreDDR_TIP_INT.v(658);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/658
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4589);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4589||CoreDDR_TIP_INT.v(659);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/659
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4590);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4590||CoreDDR_TIP_INT.v(660);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/660
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4591);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4591||CoreDDR_TIP_INT.v(661);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/661
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4597);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4597||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4598);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4598||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4599);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4599||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4600);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4600||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4601||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4602);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4602||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4603||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4604||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4622);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4622||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4623);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4623||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4624);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4624||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4635||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4636||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4637||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4638||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4639||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4640);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4640||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4641);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4641||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4642);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4642||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4643||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4644);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4644||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4645||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4646||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4647||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4648||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4649||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4650||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4651);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4651||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4652);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4652||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4653||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4654);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4654||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4655||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4672);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4672||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4673);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4673||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4687);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4687||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4696);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4696||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4704||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4705||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4726);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4726||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4727);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4727||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4728);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4728||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4734);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4734||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4735);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4735||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4782);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4782||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4834);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4834||gate_training.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4888);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4888||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis|| CL247 ||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||TOP.srr(4897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4897||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||TOP.srr(4899);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4899||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis|| CL247 ||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||TOP.srr(4901);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4901||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||TOP.srr(4903);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4903||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4937||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/4938||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 5 of latched_exp_burst_len[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5249||AHB_SM.v(2299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/2299
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of int_masterRRESP[1:0] is unused||TOP.srr(5256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5256||AHB_SM.v(162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/162
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of int_masterBRESP[1:0] is unused||TOP.srr(5258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5258||AHB_SM.v(172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/172
Implementation;Synthesis|| CL247 ||@W:Input port bit 6 of MASTER_HPROT[6:0] is unused||TOP.srr(5260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5260||AHB_SM.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/188
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of MASTER_HPROT[6:0] is unused||TOP.srr(5262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5262||AHB_SM.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/188
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 4 of rd_src_shift_pre[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5264||DWC_UpConv_preCalcRChan_Ctrl.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 3 of mask_addr_out[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5265||DWC_UpConv_WChan_Hold_Reg.v(81);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v'/linenumber/81
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5294||CoreAxi4Interconnect.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/104
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5295||CoreAxi4Interconnect.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/118
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5296||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5297||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5298||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5299||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5300);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5300||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5301||CoreAxi4Interconnect.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/203
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5302||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5303||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5304||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5305||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5306||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5307||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5308);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5308||CoreAxi4Interconnect.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/254
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5309||CoreAxi4Interconnect.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/255
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5310||CoreAxi4Interconnect.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/256
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5311||CoreAxi4Interconnect.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/257
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5312||CoreAxi4Interconnect.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/260
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5313||CoreAxi4Interconnect.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/261
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5314);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5314||CoreAxi4Interconnect.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/262
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5315);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5315||CoreAxi4Interconnect.v(263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/263
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5316);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5316||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5317||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5318);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5318||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5319||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5320);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5320||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5321||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5322);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5322||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5323||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5324);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5324||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5325);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5325||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5326);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5326||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5327||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5328);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5328||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5329||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5330||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5331);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5331||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5332||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5333);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5333||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5334);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5334||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5335);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5335||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5336);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5336||CoreAxi4Interconnect.v(323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/323
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5337||CoreAxi4Interconnect.v(337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/337
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5338);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5338||CoreAxi4Interconnect.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/351
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5339);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5339||CoreAxi4Interconnect.v(365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/365
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5340);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5340||CoreAxi4Interconnect.v(379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/379
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5341||CoreAxi4Interconnect.v(393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/393
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5342);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5342||CoreAxi4Interconnect.v(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/407
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5343||CoreAxi4Interconnect.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/418
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5344);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5344||CoreAxi4Interconnect.v(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/419
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5345||CoreAxi4Interconnect.v(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/420
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5346);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5346||CoreAxi4Interconnect.v(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/421
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5347);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5347||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5348);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5348||CoreAxi4Interconnect.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/423
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5349||CoreAxi4Interconnect.v(426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/426
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5350);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5350||CoreAxi4Interconnect.v(427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/427
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5351||CoreAxi4Interconnect.v(428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/428
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5352||CoreAxi4Interconnect.v(429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/429
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5353);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5353||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5354||CoreAxi4Interconnect.v(431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/431
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5355||CoreAxi4Interconnect.v(434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/434
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5356||CoreAxi4Interconnect.v(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/435
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5357||CoreAxi4Interconnect.v(436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/436
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5358||CoreAxi4Interconnect.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/437
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5359);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5359||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5360);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5360||CoreAxi4Interconnect.v(439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/439
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5361||CoreAxi4Interconnect.v(442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/442
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5362);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5362||CoreAxi4Interconnect.v(443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/443
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5363||CoreAxi4Interconnect.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/444
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5364||CoreAxi4Interconnect.v(445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/445
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5365||CoreAxi4Interconnect.v(446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/446
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5366);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5366||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5367);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5367||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5368||CoreAxi4Interconnect.v(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/451
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5369);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5369||CoreAxi4Interconnect.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/452
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5370);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5370||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5371||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5372);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5372||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5373);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5373||CoreAxi4Interconnect.v(458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/458
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5374||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5375||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of SLAVE_BID[4:0] is unused||TOP.srr(5378);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5378||Axi4CrossBar.v(162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/162
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of SLAVE_RID[4:0] is unused||TOP.srr(5380);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5380||Axi4CrossBar.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/184
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS[1:0] is unused||TOP.srr(5430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5430||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||TOP.srr(5446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5446||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||TOP.srr(5448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5448||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||TOP.srr(5450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5450||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||TOP.srr(5452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5452||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||TOP.srr(5454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5454||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||TOP.srr(5456);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5456||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||TOP.srr(5458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5458||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||TOP.srr(5460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5460||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||TOP.srr(5462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5462||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||TOP.srr(5464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5464||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||TOP.srr(5466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5466||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||TOP.srr(5468);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5468||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||TOP.srr(5470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5470||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||TOP.srr(5472);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5472||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||TOP.srr(5474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5474||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||TOP.srr(5476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5476||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||TOP.srr(5478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5478||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||TOP.srr(5480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5480||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||TOP.srr(5482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5482||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||TOP.srr(5484);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5484||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||TOP.srr(5486);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5486||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| MF499 ||@W:Found issues with constraints. Please check report file C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP_scck.rpt.||TOP.srr(5586);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5586||null;null
Implementation;Synthesis|| BN309 ||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||TOP.srr(5587);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5587||null;null
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5597);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5597||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5598);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5598||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5599);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5599||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_0_68s_74s_8s_73s_4s.||TOP.srr(5600);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5600||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5601||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5602);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5602||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5603||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5604||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5605);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5605||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5612);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5612||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5613);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5613||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5614);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5614||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5615);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5615||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5616);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5616||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5617);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5617||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5618);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5618||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5619);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5619||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5620);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5620||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5621||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5622);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5622||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5623);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5623||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5624);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5624||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5625||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5626);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5626||miv_rv32ima_l1_ahb_async_queue_source.v(188);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/188
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5627);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5627||miv_rv32ima_l1_ahb_async_queue_sink.v(198);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/198
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5628);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5628||miv_rv32ima_l1_ahb_async_queue_source_1.v(168);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/168
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5629);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5629||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5630);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5630||miv_rv32ima_l1_ahb_async_queue_sink_1.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5631);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5631||miv_rv32ima_l1_ahb_async_queue_source_2.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5632);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5632||miv_rv32ima_l1_ahb_async_queue_sink_2.v(173);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/173
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_3__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5633);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5633||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5634);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5634||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_0__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5635||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5636||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5637||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5638||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_0_68s_74s_8s_73s_4s.||TOP.srr(5639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5639||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5640);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5640||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5641);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5641||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5642);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5642||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5643||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5644);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5644||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5647||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5648||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5649||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_0_68s_74s_8s_73s_4s.||TOP.srr(5650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5650||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5651);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5651||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5652);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5652||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5653||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5654);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5654||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5655||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.||TOP.srr(5666);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5666||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| MO156 ||@W:RAM ram_address[13:0] removed due to constant propagation. ||TOP.srr(5667);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5667||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_param[1:0] removed due to constant propagation. ||TOP.srr(5668);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5668||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_size[3:0] removed due to constant propagation. ||TOP.srr(5669);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5669||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_source[1:0] removed due to constant propagation. ||TOP.srr(5670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5670||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5828);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5828||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5829);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5829||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5830);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5830||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_0_68s_74s_8s_73s_4s.||TOP.srr(5831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5831||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5832);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5832||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5833);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5833||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5834);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5834||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5835);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5835||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5836);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5836||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 351 sequential elements including PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(5881);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5881||corejtagdebug_uj_jtag.v(210);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v'/linenumber/210
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5884);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5884||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5885);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5885||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5886);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5886||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_0_68s_74s_8s_73s_4s.||TOP.srr(5887);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5887||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5888);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5888||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5889);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5889||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5890);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5890||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5891);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5891||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5892);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/5892||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP_cck.rpt" .||TOP.srr(6728);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6728||null;null
Implementation;Synthesis|| BN309 ||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||TOP.srr(6778);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6778||null;null
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6793||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6794);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6794||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6803);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6803||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6804);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6804||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(6809);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6809||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(6810);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6810||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6812);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6812||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6813);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6813||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both[1] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6814);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6814||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6815);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6815||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_17[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_17[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6840);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6840||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_31[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_31[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6841);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6841||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_45[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_45[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6842);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6842||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6843);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6843||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_37[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_37[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6844);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6844||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_23[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_23[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6845);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6845||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_9[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6846);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6846||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_51[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_51[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6847);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6847||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6848);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6848||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6849);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6849||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6850);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6850||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6851);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6851||coregpio.v(424);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| FX107 ||@W:RAM MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.TOP(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(6856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6856||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis|| FX107 ||@W:RAM MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.TOP(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(6858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6858||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6859);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6859||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6860||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| MO160 ||@W:Register bit genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.hsize_latched[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6924||ahb_sm.v(2299);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v'/linenumber/2299
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6925);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6925||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6926||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6927||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6928||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6929);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6929||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6930||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6931||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6932||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6933||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6934||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6935);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6935||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6936||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6937||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6938||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6939);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6939||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6940||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6941);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6941||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6942||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6943);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6943||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6944);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6944||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6945);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6945||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6946||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6947||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6948||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6949);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6949||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6950);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6950||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6951);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6951||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6952);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6952||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6953);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6953||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6954);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6954||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6955);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6955||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6956);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6956||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6957);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6957||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6958);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6958||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6959);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6959||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6960);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6960||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6961);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6961||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6962||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6963||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6964);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6964||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6965);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6965||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6966);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6966||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6967);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6967||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6968||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6969);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6969||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6970||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6971);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6971||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6972);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6972||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6973);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6973||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6974);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6974||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6975);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6975||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6976);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6976||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6977);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6977||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6978);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6978||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6979);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6979||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6980);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6980||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6981);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6981||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6982);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6982||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6983);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6983||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6984);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6984||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6985);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6985||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6986);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6986||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6987||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6988);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6988||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6989);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6989||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6990);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6990||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6991);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6991||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6992);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6992||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6993);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6993||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6994);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6994||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6995);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6995||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6996);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6996||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6997||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6998||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/6999||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7000||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7001);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7001||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7002);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7002||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7003||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7004);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7004||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7005);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7005||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7006);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7006||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7007||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7008||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7009||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7010||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| FX107 ||@W:RAM DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7011);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7011||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7012);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7012||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7016);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7016||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7017||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7018);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7018||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7019);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7019||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7020);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7020||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7021);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7021||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7022);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7022||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7023);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7023||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7024);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7024||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7025);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7025||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7026||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7027);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7027||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7028);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7028||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7029);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7029||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7030);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7030||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7031);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7031||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_WChan.data_fifo.data_out_reg[72] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7032||fifo_upsizing.v(156);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\fifo_upsizing.v'/linenumber/156
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7035);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7035||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7036);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7036||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7037);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7037||dwc_upconv_wchan_hold_reg.v(81);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7038);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7038||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7039||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7040);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7040||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7041||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM data_fifo.ram.mem[64:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7062);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7062||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_shift_pre_1[0] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7072);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7072||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7073);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7073||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7074);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7074||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7075);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7075||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7078);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7078||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7136||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7137||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7138||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7139||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7140||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7141);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7141||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7142||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7143||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7144);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7144||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7145||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7146||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7147);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7147||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[0] is reduced to a combinational gate by constant propagation.||TOP.srr(7411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7411||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[1] is reduced to a combinational gate by constant propagation.||TOP.srr(7412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7412||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| FX107 ||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7503);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7503||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis|| FX107 ||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7504);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7504||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7551);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7551||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7648||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| MO197 ||@W:Removing FSM register visual_APB_IOG_CONTROLLER_current[2] (in view view:work.APB_IOG_CTRL_SM(verilog)) because its output is a constant.||TOP.srr(7680);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7680||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v'/linenumber/234
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7681);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7681||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v'/linenumber/234
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7694);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7694||trn_complete.v(236);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_complete.v'/linenumber/236
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.||TOP.srr(7704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7704||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.||TOP.srr(7705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7705||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis|| MO161 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7742);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7742||miv_rv32ima_l1_ahb_queue_7.v(195);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/195
Implementation;Synthesis|| MO161 ||@W:Register bit error_TLBuffer.Queue_3.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7743);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7743||miv_rv32ima_l1_ahb_queue_26.v(181);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/181
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7746);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7746||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7747);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7747||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7748);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7748||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7765);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7765||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7766);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7766||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7767);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7767||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7768);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7768||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7769);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7769||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7774);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7774||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7775||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7777);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7777||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7778);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7778||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7851);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7851||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7857);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7857||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7858||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[2] because it is equivalent to instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7910);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7910||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\uart\uart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_top[3] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7914);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7914||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7915);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7915||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7916);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7916||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7917);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7917||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7918);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7918||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7919);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7919||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7920);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7920||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7921);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7921||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7922);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7922||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7923);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7923||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7924||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7925);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7925||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[64]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7926||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7927||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7928||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7929);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7929||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[63]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7930||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.clk_sel_out[2] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.clk_sel_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7931||gate_training.v(1684);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1684
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7932||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7933||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7934||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7935);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7935||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7936||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7937||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7938||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7939);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7939||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7940||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7941);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7941||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7942||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7943);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7943||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7944);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7944||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7945);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7945||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7946||iog_if.v(205);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\iog_if.v'/linenumber/205
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[13] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7947||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7948||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7949);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7949||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[9] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7950);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7950||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[8] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7951);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7951||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[7] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7952);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7952||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[6] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7953);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7953||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7954);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7954||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[28] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7955);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7955||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[27] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7956);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7956||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[26] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7957);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7957||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[25] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7958);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7958||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[24] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7959);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7959||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[23] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7960);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7960||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| BN114 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.||TOP.srr(7967);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7967||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN114 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.||TOP.srr(7968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/7968||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BW150 ||@W:Cannot forward annotate set_clock_groups command because clock uj_jtag_85|un1_duttck_inferred_clock cannot be found||TOP.srr(8118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8118||null;null
Implementation;Synthesis|| MT246 ||@W:Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8125||ddr3_ddrphy_blk.v(10570);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\ddr3_ddrphy_blk\ddr3_ddrphy_blk.v'/linenumber/10570
Implementation;Synthesis|| MT246 ||@W:Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8126||ddr3_ddrphy_blk.v(10561);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\ddr3_ddrphy_blk\ddr3_ddrphy_blk.v'/linenumber/10561
Implementation;Synthesis|| MT246 ||@W:Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8127||ddr3_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(61);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\ddr3_ddrphy_blk\lane_1_iod_dqs\ddr3_ddrphy_blk_lane_1_iod_dqs_pf_iod.v'/linenumber/61
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8128||ddr3_ddrphy_blk_lane_1_iod_dm_pf_iod.v(43);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\ddr3_ddrphy_blk\lane_1_iod_dm\ddr3_ddrphy_blk_lane_1_iod_dm_pf_iod.v'/linenumber/43
Implementation;Synthesis|| MT246 ||@W:Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8129);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8129||rcosc_rcosc_0_pf_osc.v(13);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\rcosc\rcosc_0\rcosc_rcosc_0_pf_osc.v'/linenumber/13
Implementation;Synthesis|| MT246 ||@W:Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8130||init_monitor_init_monitor_0_pf_init_monitor.v(38);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_ddr\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v'/linenumber/38
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.iUDRCK.||TOP.srr(8137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8137||null;null
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8849);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8849||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/13
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8850);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8850||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/14
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_*FEEDBACK*.Y }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8851);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8851||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/15
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.OB_A_12.Y }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8852);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8852||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/16
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.OB_DIFF_CK0.Y }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8853);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8853||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/17
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8854);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8854||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/18
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8855);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8855||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/19
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8856||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/20
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8857);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8857||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/21
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8858||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/22
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.DELAY_LINE_LOAD MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8859);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8859||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/23
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8860||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/24
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8861);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8861||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/25
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.D }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8862);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8862||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/26
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_TRIBUFF_*.E }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8863);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8863||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/27
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_BIBUF*.D }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8864);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8864||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/28
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_BIBUF*.E }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8865);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8865||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/29
Implementation;Synthesis|| MT447 ||@W:Timing constraint (through [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_BIBUF_DIFF_DQS_*.YN }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8866||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/31
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.FIFO_RD_PTR* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8867);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8867||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/32
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8868);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8868||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/33
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.FIFO_WR_PTR* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8869);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8869||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/34
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.TX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8870);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8870||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/35
Implementation;Synthesis|| MT447 ||@W:Timing constraint (to [get_pins { MEMORY_0.DDR3_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(8871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_ddr\synthesis\TOP.srr'/linenumber/8871||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'c:/microsemiprj_pf23/apps/riscv_bootloader/uart_2_spi_bridge_eval2_ddr/designer/top/synthesis.fdc'/linenumber/36
Implementation;Compile;RootName:TOP
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:TOP
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
