============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  07:05:06 pm
  Module:                 encoder_unit
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin              Type     Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
state_reg[3]/CLK                                 0             0 R 
state_reg[3]/Q          DFFPOSX1      31 83.6  128  +184     184 F 
g260781/A                                             +0     184   
g260781/Y               INVX1         26 68.8  324  +256     441 R 
g260758/B                                             +0     441   
g260758/Y               OR2X1          5 11.2   58   +90     530 R 
g260547/A                                             +0     530   
g260547/Y               AND2X1        15 37.3  202  +140     670 R 
g260493/A                                             +0     670   
g260493/Y               INVX1         13 32.2   90  +128     798 F 
g260371/A                                             +0     798   
g260371/Y               AND2X1         5 12.3   37   +65     864 F 
g260304/A                                             +0     864   
g260304/Y               INVX1          3  8.3   11   +30     894 R 
g260184/A                                             +0     894   
g260184/Y               OR2X1          3  8.1   50   +57     951 R 
g260010/A                                             +0     951   
g260010/Y               OR2X1          1  2.3   20   +39     990 R 
g259979/A                                             +0     990   
g259979/Y               AND2X1         2  5.6   48   +41    1031 R 
g259482/A                                             +0    1031   
g259482/Y               AOI22X1        1  3.1   49   +42    1073 F 
g257013/B                                             +0    1073   
g257013/Y               NOR3X1         2  4.0   58   +53    1126 R 
g256757/A                                             +0    1126   
g256757/Y               INVX1          1  1.8    7   +28    1154 F 
g256481/B                                             +0    1154   
g256481/Y               AND2X1         6 13.9   50   +67    1221 F 
g256466/A                                             +0    1221   
g256466/Y               OR2X1          1  2.3   13   +43    1264 F 
g256449/A                                             +0    1264   
g256449/Y               OR2X1          3  5.3   17   +46    1311 F 
g256409/B                                             +0    1311   
g256409/Y               NAND2X1        1  2.5   36   +16    1326 R 
g256386/A                                             +0    1326   
g256386/Y               OR2X1          2  5.0   33   +48    1374 R 
g256358/A                                             +0    1374   
g256358/Y               OR2X1          1  2.3   21   +39    1413 R 
g256262/A                                             +0    1413   
g256262/Y               AND2X1         2  5.0   45   +39    1452 R 
g256153/C                                             +0    1452   
g256153/Y               OAI21X1        1  2.3    6   +23    1475 F 
g255986/A                                             +0    1475   
g255986/Y               OR2X1         16 43.2  126  +123    1598 F 
g255548/A                                             +0    1598   
g255548/Y               AOI22X1        1  3.0   44   +81    1679 R 
g255430/C                                             +0    1679   
g255430/Y               NAND3X1        1  2.3   17   +18    1698 F 
g255385/A                                             +0    1698   
g255385/Y               OR2X1          1  1.3   10   +38    1736 F 
out_buff_reg[228]/D     DFFPOSX1                      +0    1736   
out_buff_reg[228]/CLK   setup                    0   +57    1793 R 
-------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : state_reg[3]/CLK
End-point    : out_buff_reg[228]/D
