Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:44:06 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div10_timing_summary_routed.rpt -pb operator_int_div10_timing_summary_routed.pb -rpx operator_int_div10_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div10
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.201        0.000                      0                  111        0.143        0.000                      0                  111        0.850        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.201        0.000                      0                  111        0.143        0.000                      0                  111        0.850        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.520ns (22.959%)  route 1.745ns (77.041%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    ap_clk
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.520     1.500    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I2_O)        0.053     1.553 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.517     2.070    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I3_O)        0.053     2.123 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.131     2.255    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.053     2.308 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.576     2.884    grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/sel[0]
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.053     2.937 r  grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.937    grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y71         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.520ns (23.142%)  route 1.727ns (76.858%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    ap_clk
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.520     1.500    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I2_O)        0.053     1.553 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.517     2.070    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I3_O)        0.053     2.123 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.131     2.255    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.053     2.308 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.558     2.866    grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/sel[0]
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.053     2.919 r  grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.919    grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/ap_clk
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y71         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.520ns (24.476%)  route 1.605ns (75.524%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    ap_clk
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.520     1.500    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I2_O)        0.053     1.553 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.517     2.070    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I3_O)        0.053     2.123 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.131     2.255    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.053     2.308 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.436     2.744    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/sel[0]
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.053     2.797 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.797    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_clk
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y71         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.520ns (24.496%)  route 1.603ns (75.504%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    ap_clk
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.520     1.500    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X12Y71         LUT4 (Prop_lut4_I2_O)        0.053     1.553 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.517     2.070    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_16_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I3_O)        0.053     2.123 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.131     2.255    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_8_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I1_O)        0.053     2.308 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.434     2.742    grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/sel[0]
    SLICE_X17Y70         LUT6 (Prop_lut6_I0_O)        0.053     2.795 r  grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.795    grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/p_0_out
    SLICE_X17Y70         FDRE                                         r  grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/ap_clk
    SLICE_X17Y70         FDRE                                         r  grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y70         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.467ns (22.194%)  route 1.637ns (77.806%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    ap_clk
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.621     1.601    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[21][0]
    SLICE_X16Y71         LUT4 (Prop_lut4_I1_O)        0.053     1.654 f  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_13/O
                         net (fo=3, routed)           0.308     1.963    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_13_n_0
    SLICE_X19Y70         LUT6 (Prop_lut6_I0_O)        0.053     2.016 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.707     2.723    grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/r_in_V[0]
    SLICE_X17Y70         LUT5 (Prop_lut5_I2_O)        0.053     2.776 r  grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.776    grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X17Y70         FDRE                                         r  grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/ap_clk
    SLICE_X17Y70         FDRE                                         r  grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y70         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.481ns (23.310%)  route 1.582ns (76.690%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    ap_clk
    SLICE_X15Y72         FDRE                                         r  ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y72         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[9]/Q
                         net (fo=15, routed)          0.753     1.694    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/ap_CS_fsm_reg[21][3]
    SLICE_X16Y71         LUT6 (Prop_lut6_I1_O)        0.053     1.747 f  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_20/O
                         net (fo=1, routed)           0.331     2.078    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_20_n_0
    SLICE_X16Y71         LUT6 (Prop_lut6_I0_O)        0.053     2.131 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.229     2.359    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_12_n_0
    SLICE_X19Y71         LUT6 (Prop_lut6_I1_O)        0.053     2.412 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.270     2.682    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]_0[0]
    SLICE_X18Y72         LUT4 (Prop_lut4_I0_O)        0.053     2.735 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.735    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X18Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/ap_clk
    SLICE_X18Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y72         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_109_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.467ns (24.263%)  route 1.458ns (75.737%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    grp_lut_div5_chunk_fu_82/ap_clk
    SLICE_X18Y69         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/Q
                         net (fo=66, routed)          0.569     1.549    grp_lut_div5_chunk_fu_82/grp_lut_div5_chunk_fu_82_ap_ready
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.053     1.602 f  grp_lut_div5_chunk_fu_82/tmp_2_reg_306[0]_i_2/O
                         net (fo=29, routed)          0.526     2.128    grp_lut_div5_chunk_fu_82/tmp_2_reg_306[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I2_O)        0.053     2.181 r  grp_lut_div5_chunk_fu_82/reg_109[2]_i_2/O
                         net (fo=3, routed)           0.362     2.544    grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/reg_1090
    SLICE_X15Y71         LUT5 (Prop_lut5_I3_O)        0.053     2.597 r  grp_lut_div5_chunk_fu_82/r1_U/lut_div5_chunk_r1_rom_U/reg_109[1]_i_1/O
                         net (fo=1, routed)           0.000     2.597    grp_lut_div5_chunk_fu_82_n_28
    SLICE_X15Y71         FDRE                                         r  reg_109_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    ap_clk
    SLICE_X15Y71         FDRE                                         r  reg_109_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y71         FDRE (Setup_fdre_C_D)        0.034     3.137    reg_109_reg[1]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_109_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.467ns (25.027%)  route 1.399ns (74.973%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    grp_lut_div5_chunk_fu_82/ap_clk
    SLICE_X18Y69         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/Q
                         net (fo=66, routed)          0.569     1.549    grp_lut_div5_chunk_fu_82/grp_lut_div5_chunk_fu_82_ap_ready
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.053     1.602 f  grp_lut_div5_chunk_fu_82/tmp_2_reg_306[0]_i_2/O
                         net (fo=29, routed)          0.526     2.128    grp_lut_div5_chunk_fu_82/tmp_2_reg_306[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I2_O)        0.053     2.181 r  grp_lut_div5_chunk_fu_82/reg_109[2]_i_2/O
                         net (fo=3, routed)           0.304     2.485    grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/reg_1090
    SLICE_X13Y70         LUT5 (Prop_lut5_I3_O)        0.053     2.538 r  grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/reg_109[2]_i_1/O
                         net (fo=1, routed)           0.000     2.538    grp_lut_div5_chunk_fu_82_n_27
    SLICE_X13Y70         FDRE                                         r  reg_109_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    ap_clk
    SLICE_X13Y70         FDRE                                         r  reg_109_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.034     3.137    reg_109_reg[2]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.538    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_reg_311_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.361ns (19.611%)  route 1.480ns (80.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    grp_lut_div5_chunk_fu_82/ap_clk
    SLICE_X16Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]/Q
                         net (fo=10, routed)          1.480     2.460    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/ap_return_0_preg[0]
    SLICE_X13Y69         LUT6 (Prop_lut6_I2_O)        0.053     2.513 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q_chunk_V_reg_311[2]_i_1/O
                         net (fo=1, routed)           0.000     2.513    grp_lut_div5_chunk_fu_82_n_24
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_reg_311_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    ap_clk
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_reg_311_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y69         FDRE (Setup_fdre_C_D)        0.035     3.138    q_chunk_V_reg_311_reg[2]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_109_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.467ns (25.888%)  route 1.337ns (74.112%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.672     0.672    grp_lut_div5_chunk_fu_82/ap_clk
    SLICE_X18Y69         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_lut_div5_chunk_fu_82/ap_CS_fsm_reg[1]/Q
                         net (fo=66, routed)          0.569     1.549    grp_lut_div5_chunk_fu_82/grp_lut_div5_chunk_fu_82_ap_ready
    SLICE_X15Y69         LUT3 (Prop_lut3_I0_O)        0.053     1.602 f  grp_lut_div5_chunk_fu_82/tmp_2_reg_306[0]_i_2/O
                         net (fo=29, routed)          0.526     2.128    grp_lut_div5_chunk_fu_82/tmp_2_reg_306[0]_i_2_n_0
    SLICE_X15Y70         LUT6 (Prop_lut6_I2_O)        0.053     2.181 r  grp_lut_div5_chunk_fu_82/reg_109[2]_i_2/O
                         net (fo=3, routed)           0.242     2.423    grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/reg_1090
    SLICE_X13Y70         LUT5 (Prop_lut5_I3_O)        0.053     2.476 r  grp_lut_div5_chunk_fu_82/r0_U/lut_div5_chunk_r0_rom_U/reg_109[0]_i_1/O
                         net (fo=1, routed)           0.000     2.476    grp_lut_div5_chunk_fu_82_n_29
    SLICE_X13Y70         FDRE                                         r  reg_109_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=98, unset)           0.638     3.138    ap_clk
    SLICE_X13Y70         FDRE                                         r  reg_109_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y70         FDRE (Setup_fdre_C_D)        0.035     3.138    reg_109_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.329%)  route 0.117ns (47.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X15Y68         FDRE                                         r  ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[4]/Q
                         net (fo=2, routed)           0.117     0.500    grp_lut_div5_chunk_fu_82/Q[4]
    SLICE_X14Y70         LUT5 (Prop_lut5_I0_O)        0.028     0.528 r  grp_lut_div5_chunk_fu_82/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     0.528    ap_NS_fsm[5]
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X14Y70         FDRE                                         r  ap_CS_fsm_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/ap_return_1_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.886%)  route 0.113ns (53.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/ap_clk
    SLICE_X17Y71         FDRE                                         r  grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_div5_chunk_fu_82/r2_U/lut_div5_chunk_r2_rom_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.113     0.497    grp_lut_div5_chunk_fu_82/r2_q0
    SLICE_X16Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_return_1_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    grp_lut_div5_chunk_fu_82/ap_clk
    SLICE_X16Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_return_1_preg_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.040     0.338    grp_lut_div5_chunk_fu_82/ap_return_1_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.183%)  route 0.104ns (46.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/ap_clk
    SLICE_X18Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q0_reg[0]/Q
                         net (fo=11, routed)          0.104     0.505    grp_lut_div5_chunk_fu_82/q2_q0
    SLICE_X16Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    grp_lut_div5_chunk_fu_82/ap_clk
    SLICE_X16Y72         FDRE                                         r  grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.032     0.330    grp_lut_div5_chunk_fu_82/ap_return_0_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 grp_lut_div5_chunk_fu_82_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.507%)  route 0.108ns (42.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X16Y69         FDRE                                         r  grp_lut_div5_chunk_fu_82_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.118     0.401 f  grp_lut_div5_chunk_fu_82_ap_start_reg_reg/Q
                         net (fo=28, routed)          0.108     0.509    grp_lut_div5_chunk_fu_82/grp_lut_div5_chunk_fu_82_ap_start_reg_reg_0
    SLICE_X17Y69         LUT4 (Prop_lut4_I2_O)        0.028     0.537 r  grp_lut_div5_chunk_fu_82/ap_CS_fsm[16]_i_1/O
                         net (fo=1, routed)           0.000     0.537    ap_NS_fsm11_out
    SLICE_X17Y69         FDRE                                         r  ap_CS_fsm_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X17Y69         FDRE                                         r  ap_CS_fsm_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (56.990%)  route 0.110ns (43.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X14Y68         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y68         FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.110     0.511    grp_lut_div5_chunk_fu_82/Q[0]
    SLICE_X15Y68         LUT6 (Prop_lut6_I1_O)        0.028     0.539 r  grp_lut_div5_chunk_fu_82/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.539    ap_NS_fsm[1]
    SLICE_X15Y68         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X15Y68         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y68         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.539    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_1_reg_316_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_1_reg_316_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X13Y70         FDRE                                         r  q_chunk_V_1_reg_316_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_1_reg_316_reg[1]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/ap_return[7]
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/q_chunk_V_1_reg_316[1]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div5_chunk_fu_82_n_22
    SLICE_X13Y70         FDRE                                         r  q_chunk_V_1_reg_316_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X13Y70         FDRE                                         r  q_chunk_V_1_reg_316_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y70         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_1_reg_316_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_5_reg_336_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_5_reg_336_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X13Y71         FDRE                                         r  q_chunk_V_5_reg_336_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_5_reg_336_reg[1]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/ap_return[3]
    SLICE_X13Y71         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div5_chunk_fu_82/q1_U/lut_div5_chunk_q1_rom_U/q_chunk_V_5_reg_336[1]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div5_chunk_fu_82_n_10
    SLICE_X13Y71         FDRE                                         r  q_chunk_V_5_reg_336_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X13Y71         FDRE                                         r  q_chunk_V_5_reg_336_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y71         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_5_reg_336_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_7_reg_346_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_7_reg_346_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_7_reg_346_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_7_reg_346_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_return[1]
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/q_chunk_V_7_reg_346[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div5_chunk_fu_82_n_5
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_7_reg_346_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_7_reg_346_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_7_reg_346_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tmp_2_reg_306_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_2_reg_306_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X15Y69         FDRE                                         r  tmp_2_reg_306_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y69         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_2_reg_306_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/ap_return[9]
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div5_chunk_fu_82/q0_U/lut_div5_chunk_q0_rom_U/tmp_2_reg_306[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div5_chunk_fu_82_n_56
    SLICE_X15Y69         FDRE                                         r  tmp_2_reg_306_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X15Y69         FDRE                                         r  tmp_2_reg_306_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y69         FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_2_reg_306_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_reg_311_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_reg_311_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.558%)  route 0.130ns (50.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.283     0.283    ap_clk
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_reg_311_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_reg_311_reg[2]/Q
                         net (fo=1, routed)           0.130     0.514    grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/ap_return[8]
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.028     0.542 r  grp_lut_div5_chunk_fu_82/q2_U/lut_div5_chunk_q2_rom_U/q_chunk_V_reg_311[2]_i_1/O
                         net (fo=1, routed)           0.000     0.542    grp_lut_div5_chunk_fu_82_n_24
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_reg_311_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=98, unset)           0.298     0.298    ap_clk
    SLICE_X13Y69         FDRE                                         r  q_chunk_V_reg_311_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y69         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_reg_311_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X12Y71  d_chunk_V_1_reg_256_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X17Y72  d_chunk_V_3_reg_266_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X17Y72  d_chunk_V_3_reg_266_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X17Y72  d_chunk_V_4_reg_271_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y71  d_chunk_V_4_reg_271_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y71  d_chunk_V_8_reg_291_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y71  d_chunk_V_8_reg_291_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y71  d_chunk_V_9_reg_296_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y71  d_chunk_V_9_reg_296_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X12Y71  d_chunk_V_reg_251_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X12Y71  d_chunk_V_1_reg_256_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X17Y72  d_chunk_V_3_reg_266_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X17Y72  d_chunk_V_3_reg_266_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X17Y72  d_chunk_V_4_reg_271_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y71  d_chunk_V_4_reg_271_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y71  d_chunk_V_8_reg_291_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y71  d_chunk_V_8_reg_291_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y71  d_chunk_V_9_reg_296_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y71  d_chunk_V_9_reg_296_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X12Y71  d_chunk_V_reg_251_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X14Y68  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y70  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y72  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y69  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y69  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y70  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y70  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y69  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y70  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y69  ap_CS_fsm_reg[18]/C



