/*

Vivado v2013.3 (64-bit)
SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
Process ID: 5646

Current time: 	5/27/14 3:29:43 PM
Time zone: 	Moscow Standard Time (Europe/Moscow)

OS: DISTRIB_ID=Ubuntu
Version: 3.8.0-38-generic
Architecture: amd64
Available processors (cores): 4

DISPLAY: :0
Screen size: 3840x1200
Screen resolution (DPI): 96
Available screens: 2

Java version: 	1.7.0_17 64-bit
Java home: 	/opt/Xilinx/Vivado/2013.3/tps/lnx64/jre

User name: 	root
User directory: /home/vladimir/Z/zedboard/final_dma
User country: 	RU
User language: 	ru
User locale: 	ru_RU

GUI Allocated memory:	122 mb
GUI Max memory:		3,066 mb
Engine Allocated memory: 3701 mb

*/

// TclEventType: START_GUI
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:29:44 PM
selectMenu (PAResourceItoP.MainMenuMgr_FILE, "File"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
selectMenuItem (PAResourceCommand.PACommandNames_OPEN_PROJECT, "Open Project..."); // ai:JMenuItem (JPopupMenu:JComponent, bR:JFrame)
dismissMenu (PAResourceItoP.MainMenuMgr_FILE, "File"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
setFileChooser ("/home/vladimir/Z/zedboard/final_dma/testDMA.xpr");
// ca:I (bR:JFrame):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_FAILED
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// o:I (bR:JFrame): XilinxNotify - Available Updates: addNotify
selectButton (RDIResource.UpdateDialog_CLOSE, "Close"); // a:JButton (JPanel:JComponent, o:I)
dismissDialog ("XilinxNotify - Available Updates"); // o:I (bR:JFrame)
// TclEventType: PROJECT_NEW
// [GUI Memory]: 63 mb (+63983kb) [00:00:17]
// [Engine Memory]: 3,793 mb (+3826014kb) [00:00:17]
// [Engine Memory]: 3,796 mb (+3145kb) [00:00:17]
// [GUI Memory]: 66 mb (+3165kb) [00:00:17]
// [Engine Memory]: 3,815 mb (+19984kb) [00:00:17]
// [GUI Memory]: 70 mb (+3813kb) [00:00:18]
// Tcl Message: open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from '/home/chupa/WORK/testDMA3work' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. INFO: [IP_Flow 19-2313] Loaded Vivado repository '/opt/Xilinx/Vivado/2013.3/data/ip'. 
// Tcl Message: ERROR: [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'. 
// a:a (bR:JFrame): Critical Messages: addNotify
// [Engine Memory]: 3,820 mb (+5373kb) [00:00:18]
// 'f' command handler elapsed time: 9 seconds
// Tcl Message: open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4493.629 ; gain = 103.090 
dismissDialog ("Open Project"); // ca:I (bR:JFrame)
// [Engine Memory]: 3,831 mb (+11067kb) [00:00:19]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 3,833 mb (+1753kb) [00:00:20]
// [GUI Memory]: 70 mb (+434kb) [00:00:23]
// Elapsed time: 10 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
selectButton (PAResourceQtoZ.RunGadget_SHOW_ERROR, "1 error"); // h:i (JPanel:JComponent, bR:JFrame)
// [GUI Memory]: 74 mb (+4079kb) [00:00:31]
selectCheckBox (PAResourceItoP.MsgView_ERROR_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectCheckBox (PAResourceItoP.MsgView_WARNING_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectCheckBox (PAResourceItoP.MsgView_CRITICAL_WARNINGS, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectCheckBox (PAResourceItoP.MsgView_INFORMATION_MESSAGES, (String) null, false, true); // c:JCheckBox (JPanel:JComponent, bR:JFrame): FALSE
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr. ]", 1); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr. ]", 1, false, false, false, false, true); // N:f (JViewport:JComponent, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr. , [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'.. ]", 2); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr. , [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'.. ]", 2, false, false, false, false, true); // N:f (JViewport:JComponent, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'.. ]", 4); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'.. ]", 4, false, false, false, false, true); // N:f (JViewport:JComponent, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'.. ]", 4); // N:f (JViewport:JComponent, bR:JFrame)
selectTree (PAResourceItoP.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [IP_Flow 19-993] Could not find IP file for IP 'testDMA_auto_pc_815'.. ]", 4); // N:f (JViewport:JComponent, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
// [GUI Memory]: 84 mb (+9625kb) [00:00:40]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// [Engine Memory]: 3,836 mb (+3145kb) [00:00:41]
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:30:19 PM
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: LOAD_FEATURE
// TclEventType: PARAM_UPDATED
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// Tcl Message: Adding component instance block -- xilinx.com:ip:processing_system7:5.3 - processing_system7_0 
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// [Engine Memory]: 3,866 mb (+31469kb) [00:00:44]
// TclEventType: LOAD_FEATURE
// TclEventType: PARAM_UPDATED
// Tcl Message: Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,889 mb (+24117kb) [00:00:49]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,892 mb (+3260kb) [00:00:49]
// [Engine Memory]: 3,897 mb (+4997kb) [00:00:49]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,900 mb (+3751kb) [00:00:49]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,906 mb (+5865kb) [00:00:49]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 84 mb (+740kb) [00:00:49]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,907 mb (+1048kb) [00:00:50]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 85 mb (+724kb) [00:00:51]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,918 mb (+11976kb) [00:00:57]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 3,924 mb (+6291kb) [00:00:57]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 86 mb (+1076kb) [00:00:58]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 88 mb (+1929kb) [00:00:58]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,928 mb (+4505kb) [00:00:58]
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,938 mb (+10141kb) [00:00:59]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,940 mb (+2097kb) [00:00:59]
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 3,943 mb (+3145kb) [00:00:59]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// [Engine Memory]: 3,963 mb (+20971kb) [00:01:04]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 3,982 mb (+19922kb) [00:01:05]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 4678.027 ; gain = 164.047 
// a:a (bR:JFrame): Critical Messages: addNotify
// [GUI Memory]: 88 mb (+265kb) [00:01:05]
// [Engine Memory]: 3,991 mb (+8970kb) [00:01:05]
// Elapsed time: 22 seconds
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 3,998 mb (+7340kb) [00:01:06]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,003 mb (+5382kb) [00:01:06]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:30:43 PM
// [Engine Memory]: 4,006 mb (+3149kb) [00:01:07]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,012 mb (+6340kb) [00:01:08]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 90 mb (+1989kb) [00:01:20]
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 4,031 mb (+20439kb) [00:01:22]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 4,042 mb (+11001kb) [00:01:22]
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 4,049 mb (+7159kb) [00:01:22]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 4,069 mb (+21659kb) [00:01:31]
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_844'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_844'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_844'. 
// [Engine Memory]: 4,071 mb (+2097kb) [00:01:31]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:31:09 PM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_955'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_955'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_955'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_845'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_845'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_845'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_956'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_956'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_956'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_846'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_846'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_846'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_957'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_957'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_957'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_958'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_958'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_958'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_847'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_847'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_847'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_959'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_959'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_959'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_848'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_848'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_848'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_960'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_960'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_960'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_849'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_849'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_849'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 4758.680 ; gain = 59.469 
// 'aI' command handler elapsed time: 25 seconds
// Elapsed time: 24 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 91 mb (+1572kb) [00:01:38]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Tue May 27 15:31:19 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log 
// [Engine Memory]: 4,075 mb (+4194kb) [00:01:43]
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// [GUI Memory]: 92 mb (+636kb) [00:02:49]
// TclEventType: RUN_FAILED
// O:af (bR:JFrame): Synthesis Failed: addNotify
// Elapsed time: 258 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Synthesis Failed"); // O:af (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:35:41 PM
// [Engine Memory]: 4,078 mb (+3149kb) [00:06:04]
// Elapsed time: 48 seconds
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Design Runs", 4); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// [GUI Memory]: 93 mb (+1190kb) [00:07:25]
// [Engine Memory]: 4,090 mb (+12640kb) [00:08:04]
// [GUI Memory]: 95 mb (+2386kb) [00:08:34]
// Elapsed time: 159 seconds
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Tcl Console", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Messages", 1); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTab ((HResource) null, (HResource) null, "Log", 2); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// Elapsed time: 47 seconds
selectCodeEditor ("init_dma_v5_0.v", 297, 432); // I:aR (JPanel:JComponent, bR:JFrame)
// [GUI Memory]: 98 mb (+2671kb) [00:10:44]
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: RSB_PROPERTY_CHANGE
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_OPEN_DIAGRAM
// [Engine Memory]: 4,090 mb (+12kb) [00:10:49]
// [GUI Memory]: 100 mb (+1788kb) [00:10:49]
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 4,093 mb (+3149kb) [00:10:50]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 100 mb (+456kb) [00:10:50]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 603, 596, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// [GUI Memory]: 101 mb (+1198kb) [00:10:51]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:40:29 PM
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,102 mb (+9449kb) [00:10:54]
// [Engine Memory]: 4,111 mb (+9449kb) [00:10:54]
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 105 mb (+3968kb) [00:10:58]
// [Engine Memory]: 4,119 mb (+7921kb) [00:10:58]
// [GUI Memory]: 110 mb (+5470kb) [00:10:58]
// 'g' command handler elapsed time: 5 seconds
// [GUI Memory]: 115 mb (+4568kb) [00:10:58]
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:40:38 PM
// [Engine Memory]: 4,125 mb (+6299kb) [00:11:02]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:40:40 PM
// [Engine Memory]: 4,128 mb (+3149kb) [00:11:03]
selectCodeEditor ("init_dma_v5_0.v", 296, 434); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0.v", 330, 447); // aR:G (JPanel:JComponent, bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: PACKAGER_MESSAGE_UPDATE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_UPDATE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "IP Ports", 4); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,132 mb (+4071kb) [00:11:19]
selectButton (PAResourceItoP.MessageBanner_CHANGES_DETECTED_IN_VIVADO_PROJECT_THAT, "Merge changes from IP Ports Wizard"); // h:i (JPanel:JComponent, bR:JFrame)
// TclEventType: PACKAGER_COMPONENT_RESET
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::merge_project_changes ports [ipx::current_core] 
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "PL_START_CAPTURES ; in ;  ; 0 ;  ; 0 ;  ; wire", 1); // P:ad (JViewport:JComponent, bR:JFrame)
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "PS_START_CAPTURES ; out ;  ; 0 ;  ; 0 ;  ; wire", 0, false, true, false, false, false); // P:ad (JViewport:JComponent, bR:JFrame) - CONTROL KEY DOWN
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "PL_LEN_REF ; in ;  ; 31 ;  ; 0 ;  ; wire", 3, false, true, false, false, false); // P:ad (JViewport:JComponent, bR:JFrame) - CONTROL KEY DOWN
// [GUI Memory]: 119 mb (+4589kb) [00:11:23]
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "PS_DDR_ADDR_BUF ; out ;  ; 31 ;  ; 0 ;  ; wire", 9, false, true, false, false, false); // P:ad (JViewport:JComponent, bR:JFrame) - CONTROL KEY DOWN
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "PL_DDR_ADDR_BUF ; in ;  ; 31 ;  ; 0 ;  ; wire", 10, false, true, false, false, false); // P:ad (JViewport:JComponent, bR:JFrame) - CONTROL KEY DOWN
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "M_PL_START ; out ;  ; 0 ;  ; 0 ;  ; wire", 11, false, true, false, false, false); // P:ad (JViewport:JComponent, bR:JFrame) - CONTROL KEY DOWN
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "S_PL_START ; in ;  ; 0 ;  ; 0 ;  ; wire", 12, false, true, false, false, false); // P:ad (JViewport:JComponent, bR:JFrame) - CONTROL KEY DOWN
selectTable (PAResourceItoP.PortFacetTable_PORT_FACET_TABLE, "M_PL_START ; out ;  ; 0 ;  ; 0 ;  ; wire", 11, false, false, false, true, false); // P:ad (JViewport:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceItoP.PortFacetTable_REMOVE_PORT, "Remove Port"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// [GUI Memory]: 121 mb (+1600kb) [00:11:25]
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_DELETE
// [GUI Memory]: 123 mb (+2995kb) [00:11:25]
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: ipx::remove_port {PL_START_CAPTURES} [ipx::current_core] 
// Tcl Message: ipx::remove_port {PS_START_CAPTURES} [ipx::current_core] 
// Tcl Message: ipx::remove_port {PL_LEN_REF} [ipx::current_core] 
// Tcl Message: ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core] 
// Tcl Message: ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core] 
// Tcl Message: ipx::remove_port {M_PL_START} [ipx::current_core] 
// Tcl Message: ipx::remove_port {S_PL_START} [ipx::current_core] 
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PROJECT_CLOSE
// [Engine Memory]: 4,140 mb (+8388kb) [00:11:28]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:41:05 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:41:06 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:41:06 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:41:06 PM
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: CREATE_IP_CATALOG
selectTab ((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 13 to revision 14 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd), testDMA (testDMA.v)]", 3); // n:f (u:JPanel, bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd), testDMA (testDMA.v)]", 3); // n:f (u:JPanel, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4833.188 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 4833.188 ; gain = 8.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
// TclEventType: FILE_SET_CHANGE
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4833.188 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 65 seconds
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:42:46 PM
// TclEventType: DG_UPDATE_GRAPH
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_856'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_856'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_856'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_967'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_967'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_967'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_857'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_857'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_857'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_968'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_968'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_968'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_858'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_858'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_858'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_969'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_969'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_969'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_970'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_970'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_970'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_859'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_859'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_859'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_971'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_971'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_971'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_860'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_860'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_860'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_972'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_972'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_972'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_861'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_861'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_861'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 4833.188 ; gain = 0.000 
// 'aI' command handler elapsed time: 33 seconds
// Elapsed time: 32 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,147 mb (+7479kb) [00:13:52]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:43:29 PM
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 83 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 4,155 mb (+8388kb) [00:15:16]
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Tue May 27 15:44:52 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Tue May 27 15:44:52 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4848.320 ; gain = 0.000 
// 'aI' command handler elapsed time: 6 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// [Engine Memory]: 4,161 mb (+5873kb) [00:16:05]
// Elapsed time: 48 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 4,165 mb (+4194kb) [00:16:23]
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Tue May 27 15:46:00 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Tue May 27 15:46:00 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 15); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Tue May 27 15:46:04 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log 
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// [Engine Memory]: 4,192 mb (+29073kb) [00:16:30]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:46:09 PM
// TclEventType: RUN_COMPLETED
// [Engine Memory]: 4,193 mb (+1048kb) [00:22:59]
// [GUI Memory]: 125 mb (+1427kb) [00:22:59]
// [Engine Memory]: 4,195 mb (+2097kb) [00:22:59]
// [GUI Memory]: 127 mb (+1980kb) [00:22:59]
// [Engine Memory]: 4,197 mb (+2097kb) [00:22:59]
// [GUI Memory]: 130 mb (+3469kb) [00:23:01]
// [Engine Memory]: 4,198 mb (+1048kb) [00:23:01]
// O:af (bR:JFrame): Synthesis Completed: addNotify
// Elapsed time: 407 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
// ca:I (bR:JFrame):  Starting Design runs : addNotify
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 4,224 mb (+26566kb) [00:23:16]
// [Engine Memory]: 4,226 mb (+2908kb) [00:23:16]
// [Engine Memory]: 4,230 mb (+3981kb) [00:23:16]
// [GUI Memory]: 131 mb (+1185kb) [00:23:16]
// [Engine Memory]: 4,234 mb (+3588kb) [00:23:16]
// [GUI Memory]: 133 mb (+1843kb) [00:23:16]
// [Engine Memory]: 4,237 mb (+3375kb) [00:23:16]
// [GUI Memory]: 135 mb (+1843kb) [00:23:16]
// [Engine Memory]: 4,239 mb (+2097kb) [00:23:16]
// TclEventType: RUN_MODIFY
// [GUI Memory]: 142 mb (+7593kb) [00:23:16]
// [Engine Memory]: 4,265 mb (+27451kb) [00:23:16]
// [GUI Memory]: 144 mb (+1843kb) [00:23:16]
// [GUI Memory]: 145 mb (+1382kb) [00:23:16]
// [GUI Memory]: 146 mb (+1382kb) [00:23:16]
// [GUI Memory]: 148 mb (+2304kb) [00:23:16]
// [Engine Memory]: 4,268 mb (+3145kb) [00:23:16]
// [GUI Memory]: 150 mb (+1382kb) [00:23:16]
// [Engine Memory]: 4,270 mb (+2097kb) [00:23:16]
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Tue May 27 15:52:53 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
// [GUI Memory]: 156 mb (+6942kb) [00:23:17]
dismissDialog ("Starting Design runs"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:52:54 PM
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 27 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// O:af (bR:JFrame): Implementation Completed: addNotify
// Elapsed time: 169 seconds
selectRadioButton (PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a:JRadioButton (JPanel:JComponent, O:af)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, O:af)
dismissDialog ("Implementation Completed"); // O:af (bR:JFrame)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [Engine Memory]: 4,271 mb (+1048kb) [00:26:35]
// [Engine Memory]: 4,273 mb (+2097kb) [00:26:35]
// [Engine Memory]: 4,276 mb (+3145kb) [00:26:35]
// [Engine Memory]: 4,279 mb (+3145kb) [00:26:35]
// [Engine Memory]: 4,281 mb (+2097kb) [00:26:35]
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Tue May 27 15:56:12 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
// [Engine Memory]: 4,284 mb (+3145kb) [00:26:35]
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:56:19 PM
// [Engine Memory]: 4,292 mb (+8388kb) [00:26:45]
// TclEventType: RUN_COMPLETED
// Elapsed time: 93 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// HMemoryUtils.trashcanNow. Current time: 5/27/14 3:59:36 PM
// Elapsed time: 387 seconds
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectButton (RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, s:X)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Open Implemented Design]", 20); // w:K (v:u, bR:JFrame)
// ca:I (bR:JFrame):  Open Implemented Design : addNotify
// Tcl Message: open_run impl_1 
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:04:24 PM
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// [Engine Memory]: 4,712 mb (+440705kb) [00:34:53]
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: DESIGN_NEW
// [Engine Memory]: 4,743 mb (+31989kb) [00:34:59]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:04:36 PM
// TclEventType: DESIGN_NEW
// [Engine Memory]: 4,778 mb (+36511kb) [00:34:59]
// [Engine Memory]: 4,825 mb (+49299kb) [00:35:00]
// [Engine Memory]: 4,895 mb (+74031kb) [00:35:00]
// [GUI Memory]: 159 mb (+2818kb) [00:35:01]
// Package: addNotify
// Device: addNotify
// [GUI Memory]: 162 mb (+2942kb) [00:35:03]
// [GUI Memory]: 173 mb (+11570kb) [00:35:03]
// [GUI Memory]: 175 mb (+2092kb) [00:35:03]
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2013.3 
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s). INFO: [Common 17-78] Attempting to get a license: Internal_bitstream 
// Tcl Message: Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/.Xil/Vivado-5646-ubuntu/dcp/testDMA_wrapper.xdc] 
// Tcl Message: Finished Parsing XDC File [/home/vladimir/Z/zedboard/final_dma/.Xil/Vivado-5646-ubuntu/dcp/testDMA_wrapper.xdc] Reading XDEF placement. Reading XDEF routing. 
// Tcl Message: Read XDEF File: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 5416.660 ; gain = 10.000 
// Tcl Message: Restoring placement. Restored 3641 out of 3641 XDEF sites from archive | CPU: 2.180000 secs | Memory: 29.805603 MB | 
// Tcl Message: INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files:  INFO: [Project 1-111] Unisim Transformation Summary:   A total of 41 instances were transformed.   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances   RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances  
// [GUI Memory]: 186 mb (+11252kb) [00:35:04]
// [GUI Memory]: 186 mb (+739kb) [00:35:04]
// TclEventType: CURR_DESIGN_SET
// Tcl Message: open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 5596.867 ; gain = 611.492 
// 'de' command handler elapsed time: 25 seconds
// Q:a (bR:JFrame): Critical Messages: addNotify
// [GUI Memory]: 190 mb (+3451kb) [00:35:05]
// [GUI Memory]: 190 mb (+672kb) [00:35:05]
// Elapsed time: 25 seconds
dismissDialog ("Open Implemented Design"); // ca:I (bR:JFrame)
// Elapsed time: 11 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, Q:a)
selectTab ((HResource) null, (HResource) null, "Sources", 0); // FrameContainer:JideTabbedPane (ContainerContainer:JideSplitPane, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
// [GUI Memory]: 206 mb (+16586kb) [00:35:30]
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 7 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5596.867 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 15 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 331 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
// [GUI Memory]: 207 mb (+438kb) [00:41:20]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// [GUI Memory]: 210 mb (+3708kb) [00:41:20]
// [GUI Memory]: 210 mb (+279kb) [00:41:21]
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
// [GUI Memory]: 212 mb (+1561kb) [00:41:38]
// [GUI Memory]: 215 mb (+2843kb) [00:41:38]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 583, 604, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,899 mb (+4194kb) [00:41:42]
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// [GUI Memory]: 225 mb (+11420kb) [00:41:46]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 5 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 228 mb (+2657kb) [00:41:47]
// [GUI Memory]: 231 mb (+2896kb) [00:41:47]
// [GUI Memory]: 232 mb (+965kb) [00:41:47]
// [GUI Memory]: 233 mb (+1931kb) [00:41:47]
// [GUI Memory]: 235 mb (+1614kb) [00:41:47]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,900 mb (+1048kb) [00:41:47]
// [Engine Memory]: 4,915 mb (+15728kb) [00:41:47]
// [Engine Memory]: 4,917 mb (+2097kb) [00:41:47]
// [Engine Memory]: 4,920 mb (+3145kb) [00:41:47]
// [Engine Memory]: 4,923 mb (+3145kb) [00:41:47]
// [Engine Memory]: 4,925 mb (+2097kb) [00:41:47]
// [Engine Memory]: 4,926 mb (+1048kb) [00:41:47]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,927 mb (+1048kb) [00:41:47]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:11:24 PM
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// [Engine Memory]: 4,928 mb (+1048kb) [00:41:50]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S00_AXI_inst - init_dma_v5_0_S00_AXI (init_dma_v5_0_S00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S00_AXI_inst - init_dma_v5_0_S00_AXI (init_dma_v5_0_S00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:11:27 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:11:59 PM
// [Engine Memory]: 4,948 mb (+21200kb) [00:42:25]
// Tcl Message: current_project testDMA 
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// ca:I (bR:JFrame):  Re-customize IP : addNotify
// TclEventType: PARAM_UPDATED
// m:I (bR:JFrame): Re-customize IP: addNotify
// Elapsed time: 136 seconds
dismissDialog ("Re-customize IP"); // ca:I (bR:JFrame)
selectButton (RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, m:I)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:29:37 PM
// Elapsed time: 963 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M01_AXI_inst - init_dma_v5_0_M01_AXI (init_dma_v5_0_M01_AXI.v)]", 5); // n:f (u:JPanel, bR:JFrame)
// Tcl Message: current_project edit_ip 
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M01_AXI_inst - init_dma_v5_0_M01_AXI (init_dma_v5_0_M01_AXI.v)]", 5, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:29:53 PM
// Elapsed time: 16 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:30:10 PM
// Tcl Message: current_project testDMA 
// Elapsed time: 584 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 718, 278, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/Emul} {/home/vladimir/Z/zedboard/final_dma/IPCore/Emul/component.xml} 
// Tcl Message: ERROR: [Common 17-70] Application Exception: project already exists with this alias 
// HOptionPane Error: 'ERROR: [Common 17-70] Application Exception: project already exists with this alias  (Edit in IP Packager)'
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// Elapsed time: 16 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 767, 314, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
setText (PAResourceAtoH.EditInIPPackagerHandler_PROJECT_NAME, "edit_ip1", true); // am:JTextField (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip1} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/Emul} {/home/vladimir/Z/zedboard/final_dma/IPCore/Emul/component.xml} 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 4,951 mb (+3149kb) [01:10:44]
// [Engine Memory]: 4,957 mb (+6299kb) [01:10:44]
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// Tcl Message: INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. 
// [Engine Memory]: 4,961 mb (+3149kb) [01:10:46]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// 'g' command handler elapsed time: 7 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,971 mb (+10551kb) [01:10:49]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ADC_emul (Emul.v)]", 1, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:40:27 PM
// [Engine Memory]: 4,977 mb (+6299kb) [01:10:51]
// af:bv (bR:JFrame): Confirm Close Project: addNotify
// Elapsed time: 96 seconds
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Close Project : addNotify
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:42:04 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:42:05 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:42:05 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:42:06 PM
// [Engine Memory]: 4,981 mb (+4194kb) [01:12:29]
// Tcl Message: close_project 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
// Elapsed time: 469 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S00_AXI_inst - init_dma_v5_0_S00_AXI (init_dma_v5_0_S00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S00_AXI_inst - init_dma_v5_0_S00_AXI (init_dma_v5_0_S00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S01_AXI_inst - init_dma_v5_0_S01_AXI (init_dma_v5_0_S01_AXI.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S01_AXI_inst - init_dma_v5_0_S01_AXI (init_dma_v5_0_S01_AXI.v)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:50:00 PM
// Elapsed time: 402 seconds
selectCodeEditor ("init_dma_v5_0_S01_AXI.v", 461, 264); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 31 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 4:59:37 PM
// Elapsed time: 1161 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 857, 435); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: current_project testDMA 
// TclEventType: RSB_CANVAS_LOCATION
// Elapsed time: 111 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 1034, 599, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_DISCONNECT_RSB_PIN, "Disconnect Pin"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: disconnect_bd_net /axi_dma_0_s2mm_introut [get_bd_ports LD7] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: connect_bd_net [get_bd_ports LD7] [get_bd_pins init_dma_0/m00_irq_end_buff_dma] 
// [GUI Memory]: 235 mb (+429kb) [01:48:56]
// Elapsed time: 79 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 332, 397); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 260, 412); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 153, 414, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 208, 457); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 202, 470, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// [GUI Memory]: 237 mb (+1546kb) [01:50:38]
// Elapsed time: 35 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 269, 468); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 224, 466); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 263, 471); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 75 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S00_AXI_inst - init_dma_v5_0_S00_AXI (init_dma_v5_0_S00_AXI.v)]", 2); // n:f (u:JPanel, bR:JFrame)
// Tcl Message: current_project edit_ip 
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S00_AXI_inst - init_dma_v5_0_S00_AXI (init_dma_v5_0_S00_AXI.v)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S01_AXI_inst - init_dma_v5_0_S01_AXI (init_dma_v5_0_S01_AXI.v)]", 3); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_S01_AXI_inst - init_dma_v5_0_S01_AXI (init_dma_v5_0_S01_AXI.v)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 25 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 73 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, aR:X)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:23:55 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:23:56 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:23:56 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:23:57 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 14 to revision 15 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5674.250 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 5674.250 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5674.250 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 4,981 mb (+434kb) [01:54:52]
// [Engine Memory]: 4,984 mb (+3145kb) [01:54:52]
// [Engine Memory]: 4,986 mb (+2097kb) [01:54:52]
// [Engine Memory]: 4,989 mb (+3145kb) [01:54:52]
// [Engine Memory]: 4,991 mb (+2097kb) [01:54:52]
// [Engine Memory]: 4,993 mb (+2097kb) [01:54:52]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 4,995 mb (+2097kb) [01:54:52]
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:24:30 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// [Engine Memory]: 5,001 mb (+6504kb) [01:55:06]
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// [Engine Memory]: 5,005 mb (+4194kb) [01:55:15]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_868'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_868'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_868'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_979'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_979'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_979'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_869'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_869'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_869'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_980'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_980'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_980'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_870'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_870'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_870'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_981'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_981'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_981'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_982'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_982'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_982'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_871'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_871'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_871'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_983'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_983'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_983'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_872'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_872'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 239 mb (+1902kb) [01:55:34]
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_872'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_984'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_984'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_984'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_873'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_873'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_873'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 5698.867 ; gain = 10.203 
// 'aI' command handler elapsed time: 36 seconds
// Elapsed time: 35 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,007 mb (+2097kb) [01:55:36]
// [Engine Memory]: 5,009 mb (+2097kb) [01:55:36]
// [Engine Memory]: 5,012 mb (+3145kb) [01:55:36]
// [Engine Memory]: 5,015 mb (+3145kb) [01:55:36]
// [Engine Memory]: 5,017 mb (+2097kb) [01:55:36]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 5,020 mb (+3145kb) [01:55:36]
// [Engine Memory]: 5,038 mb (+18833kb) [01:55:36]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:25:14 PM
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
dismissDialog ("Generate Output Products"); // an:X (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:25:56 PM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectButton (RDIResource.CodeView_RELOAD, "Reload"); // h:i (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:26:02 PM
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5731.828 ; gain = 0.000 
// 'aI' command handler elapsed time: 7 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [GUI Memory]: 245 mb (+6766kb) [01:56:40]
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Tue May 27 17:26:17 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Tue May 27 17:26:17 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// [GUI Memory]: 248 mb (+3122kb) [01:58:00]
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:29:37 PM
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 538 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 85 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "<Local to Project>", 0); // c:JComboBox (JPanel:JComponent, s:X)
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 8 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 5731.828 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 14 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 149 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 39 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 123, 316, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 6 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// [GUI Memory]: 250 mb (+1438kb) [02:10:49]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:40:32 PM
// Tcl Message: current_project testDMA 
// Elapsed time: 655 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 111, 336); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 44 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 187, 506); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 195, 661); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 207, 656); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 149, 657, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 177, 424); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 177, 424, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 172, 411); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 10 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 145, 505); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 19 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 209, 697); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 824, 193); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 13 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 142, 382); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 2, 292); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 582, 483); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 22 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 20, 218); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 35 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: current_project edit_ip 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:54:36 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:54:36 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:54:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:54:37 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 15 to revision 16 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5731.828 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5731.828 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Current time: 5/27/14 5:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 6:29:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 6:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 7:29:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 7:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 8:29:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 8:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 9:29:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 9:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 10:29:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 10:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 11:29:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/27/14 11:59:37 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 12:29:37 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 12:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 1:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 1:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 3:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 3:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 4:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 4:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 5:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 5:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 6:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 6:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 7:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 7:59:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 8:29:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 8:59:38 AM
// Elapsed time: 54408 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd), testDMA_ADC_emul_0_9 (testDMA_ADC_emul_0_9.xci)]", 3, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 1232 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 513, 473, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 10 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 253 mb (+3276kb) [17:52:47]
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:22:29 AM
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 98 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 129, 398); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:29:38 AM
// Elapsed time: 1281 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 56, 41); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 57, 20); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 223 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 156, 656); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 54 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:50:22 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:50:23 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:50:23 AM
// TclEventType: CREATE_IP_CATALOG
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:50:24 AM
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// Tcl Message: ipx::update_ip_instances 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5731.828 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5731.828 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5731.828 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:50:47 AM
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_880'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_880'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_880'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_991'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_991'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_991'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_881'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_881'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_881'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_992'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_992'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_992'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_882'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_882'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_882'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_993'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_993'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_993'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_994'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_994'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_994'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_883'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_883'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_883'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_995'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_995'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_995'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_884'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_884'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_884'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_996'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_996'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_996'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_885'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_885'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_885'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 5731.828 ; gain = 0.000 
// 'aI' command handler elapsed time: 34 seconds
// Elapsed time: 33 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,040 mb (+2097kb) [18:21:55]
// [Engine Memory]: 5,042 mb (+2097kb) [18:21:55]
// TclEventType: RUN_RESET
// [GUI Memory]: 255 mb (+2144kb) [18:21:55]
// [Engine Memory]: 5,058 mb (+16777kb) [18:21:55]
// [GUI Memory]: 257 mb (+2015kb) [18:21:55]
// [Engine Memory]: 5,060 mb (+2097kb) [18:21:55]
// [GUI Memory]: 258 mb (+1343kb) [18:21:55]
// [Engine Memory]: 5,063 mb (+3145kb) [18:21:55]
// [GUI Memory]: 259 mb (+1343kb) [18:21:55]
// [Engine Memory]: 5,065 mb (+2097kb) [18:21:55]
// [GUI Memory]: 262 mb (+2688kb) [18:21:55]
// [Engine Memory]: 5,068 mb (+3145kb) [18:21:55]
// [GUI Memory]: 263 mb (+1343kb) [18:21:55]
// [Engine Memory]: 5,070 mb (+2097kb) [18:21:55]
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,076 mb (+6291kb) [18:21:56]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// [GUI Memory]: 263 mb (+285kb) [18:21:56]
// [GUI Memory]: 271 mb (+7893kb) [18:21:56]
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,084 mb (+8388kb) [18:21:56]
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,088 mb (+4194kb) [18:21:56]
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Wed May 28 09:51:33 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Wed May 28 09:51:33 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
// [GUI Memory]: 275 mb (+3901kb) [18:21:56]
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:51:36 AM
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 465 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:59:39 AM
// Elapsed time: 52 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, null, -1); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 285 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 8 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 5781.828 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 14 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 241 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// Elapsed time: 52 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 987, 501, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_DISCONNECT_RSB_PIN, "Disconnect Pin"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: disconnect_bd_net /def_stream_0_m00_tx_en [get_bd_ports LD0] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins axi_data_fifo_0/m_axi_awvalid] [get_bd_pins init_dma_0/s01_axi_awvalid] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net -net [get_bd_nets axi_data_fifo_0_m_axi_awvalid] [get_bd_ports LD0] [get_bd_pins axi_data_fifo_0/m_axi_awvalid] 
// TclEventType: RSB_CANVAS_LOCATION
// Elapsed time: 16 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 1111, 265, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_DISCONNECT_RSB_PIN, "Disconnect Pin"); // ai:JMenuItem (am:JPopupMenu, Popup:JWindow)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: disconnect_bd_net /axi_dma_0_s2mm_introut [get_bd_ports LD1] 
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: connect_bd_net [get_bd_ports LD1] [get_bd_pins axi_data_fifo_0/m_axi_wvalid] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net -net [get_bd_nets axi_data_fifo_0_m_axi_wvalid] [get_bd_pins init_dma_0/s01_axi_wvalid] [get_bd_pins axi_data_fifo_0/m_axi_wvalid] 
// Elapsed time: 40 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 377, 481, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Elapsed time: 109 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 319, 484, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 5 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 275 mb (+548kb) [18:43:50]
// Elapsed time: 13 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:13:30 AM
// Elapsed time: 52 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 240, 444); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 496 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:22:44 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:22:45 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:22:45 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:22:46 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 17 to revision 18 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5781.828 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 5781.828 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5781.828 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:23:12 AM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, null, -1, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_892'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_892'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_892'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1003'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1003'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1003'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_893'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_893'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_893'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1004'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1004'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1004'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_894'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_894'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_894'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1005'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1005'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1005'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1006'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1006'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1006'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_895'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_895'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_895'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1007'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1007'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1007'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_896'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_896'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_896'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1008'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1008'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1008'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_897'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_897'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_897'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5781.828 ; gain = 0.000 
// 'aI' command handler elapsed time: 37 seconds
// Elapsed time: 35 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// [Engine Memory]: 5,089 mb (+1048kb) [18:54:32]
// [Engine Memory]: 5,091 mb (+2097kb) [18:54:32]
// TclEventType: RUN_RESET
// [Engine Memory]: 5,093 mb (+2097kb) [18:54:32]
// TclEventType: RUN_MODIFY
// [GUI Memory]: 279 mb (+3960kb) [18:54:32]
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,101 mb (+8388kb) [18:54:33]
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// Tcl Message: [Wed May 28 10:24:09 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Wed May 28 10:24:09 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// [GUI Memory]: 282 mb (+3552kb) [18:54:56]
// [GUI Memory]: 286 mb (+3903kb) [18:55:07]
// [GUI Memory]: 291 mb (+5548kb) [18:55:21]
// [GUI Memory]: 292 mb (+1030kb) [18:58:27]
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:29:39 AM
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 426 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 216 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 7 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// [Engine Memory]: 5,106 mb (+5242kb) [19:05:35]
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 5800.828 ; gain = 6.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// [Engine Memory]: 5,107 mb (+1048kb) [19:05:45]
// Elapsed time: 18 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 648 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 41 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 284, 461, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 5 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:47:03 AM
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 184, 578); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 19 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// [Engine Memory]: 5,110 mb (+3145kb) [19:17:59]
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PROJECT_CLOSE
// [Engine Memory]: 5,118 mb (+8388kb) [19:17:59]
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:47:36 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:47:38 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:47:37 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:47:38 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 5,120 mb (+1941kb) [19:18:04]
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 18 to revision 19 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 5,122 mb (+1982kb) [19:18:07]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5815.570 ; gain = 3.742 ipx::update_ip_instances: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 5815.570 ; gain = 11.742 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5815.570 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:48:08 AM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// [Engine Memory]: 5,123 mb (+1048kb) [19:18:51]
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_904'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_904'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_904'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1015'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1015'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1015'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_905'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_905'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_905'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1016'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1016'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1016'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_906'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_906'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_906'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1017'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1017'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1017'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1018'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1018'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1018'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_907'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_907'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_907'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1019'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1019'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1019'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_908'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_908'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_908'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1020'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1020'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1020'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_909'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_909'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_909'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5816.570 ; gain = 1.000 
// 'aI' command handler elapsed time: 36 seconds
// Elapsed time: 35 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 128 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 24); // w:K (v:u, bR:JFrame)
// TclEventType: LOAD_FEATURE
// TclEventType: HW_SESSION_OPEN
// [Engine Memory]: 5,130 mb (+7286kb) [19:21:20]
// [Engine Memory]: 5,134 mb (+4841kb) [19:21:20]
// Tcl Message: open_hw 
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// [Engine Memory]: 5,147 mb (+12795kb) [19:21:23]
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// [Engine Memory]: 5,156 mb (+9437kb) [19:21:23]
// [Engine Memory]: 5,159 mb (+3145kb) [19:21:23]
// [Engine Memory]: 5,161 mb (+2097kb) [19:21:23]
// [Engine Memory]: 5,164 mb (+3145kb) [19:21:23]
// [Engine Memory]: 5,166 mb (+2097kb) [19:21:23]
// TclEventType: RUN_RESET
// [Engine Memory]: 5,167 mb (+1048kb) [19:21:23]
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 297 mb (+4747kb) [19:21:24]
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,175 mb (+8388kb) [19:21:24]
// TclEventType: RUN_MODIFY
// [GUI Memory]: 302 mb (+5445kb) [19:21:24]
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:51:02 AM
// Tcl Message: [Wed May 28 10:51:01 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Wed May 28 10:51:01 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
// [Engine Memory]: 5,179 mb (+4194kb) [19:21:25]
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
closeFrame (PAResourceItoP.PAViews_DEBUG_PROBES, "Debug Probes"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// Elapsed time: 369 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Open Block Design]", 6); // w:K (v:u, bR:JFrame)
selectMenuItem ((HResource) null, "testDMA.bd"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 248, 445, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
// TclEventType: RUN_COMPLETED
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 8 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,180 mb (+1048kb) [19:27:55]
// [Engine Memory]: 5,183 mb (+3145kb) [19:27:55]
// [Engine Memory]: 5,185 mb (+2097kb) [19:27:55]
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// [Engine Memory]: 5,194 mb (+9437kb) [19:27:56]
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:57:35 AM
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 14 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:59:39 AM
// TclEventType: RUN_COMPLETED
// Elapsed time: 279 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// Tcl Message: current_project testDMA 
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 6 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 5891.020 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 15 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 198 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 8 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 5891.020 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 20 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: delete_bd_objs [get_bd_nets axi_data_fifo_0_m_axi_wvalid] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: delete_bd_objs [get_bd_nets axi_data_fifo_0_m_axi_awvalid] 
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_ports LD1] [get_bd_pins axi_dma_0/s2mm_introut] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_ports LD0] [get_bd_pins axi_dma_0/s2mm_introut] 
// Elapsed time: 197 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5891.020 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:10:17 AM
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 56 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_916'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_916'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_916'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1027'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1027'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1027'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_917'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_917'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_917'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1028'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1028'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1028'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_918'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_918'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_918'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1029'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1029'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1029'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1030'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1030'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1030'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_919'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_919'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_919'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1031'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1031'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1031'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_920'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_920'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_920'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1032'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1032'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1032'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_921'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_921'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_921'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5891.020 ; gain = 0.000 
// 'aI' command handler elapsed time: 19 seconds
// Elapsed time: 19 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,196 mb (+2097kb) [19:42:08]
// [Engine Memory]: 5,199 mb (+3145kb) [19:42:08]
// [Engine Memory]: 5,201 mb (+2097kb) [19:42:08]
// [Engine Memory]: 5,204 mb (+3145kb) [19:42:08]
// [Engine Memory]: 5,205 mb (+1048kb) [19:42:08]
// TclEventType: RUN_RESET
// [Engine Memory]: 5,221 mb (+16777kb) [19:42:08]
// [Engine Memory]: 5,224 mb (+3145kb) [19:42:08]
// [Engine Memory]: 5,226 mb (+2097kb) [19:42:08]
// [Engine Memory]: 5,229 mb (+3145kb) [19:42:08]
// [Engine Memory]: 5,231 mb (+2097kb) [19:42:08]
// [Engine Memory]: 5,233 mb (+2097kb) [19:42:08]
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,237 mb (+4194kb) [19:42:09]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,245 mb (+8388kb) [19:42:09]
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:11:47 AM
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Wed May 28 11:11:46 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Wed May 28 11:11:46 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 491 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 121 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 10 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// [Engine Memory]: 5,265 mb (+20975kb) [19:52:36]
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:22:16 AM
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 5962.020 ; gain = 20.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 17 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 170 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 32 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: current_project edit_ip 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:26:00 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:26:00 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:26:01 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:26:01 AM
// TclEventType: CREATE_IP_CATALOG
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// Tcl Message: ipx::update_ip_instances 
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 19 to revision 20 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 5962.020 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 5962.020 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5962.020 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:26:30 AM
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_928'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_928'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_928'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1039'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1039'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1039'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_929'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_929'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_929'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1040'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1040'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1040'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_930'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_930'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_930'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1041'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1041'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1041'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1042'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1042'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1042'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_931'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_931'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_931'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1043'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1043'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1043'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_932'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_932'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_932'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1044'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1044'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1044'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_933'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_933'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_933'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 5962.020 ; gain = 0.000 
// 'aI' command handler elapsed time: 38 seconds
// Elapsed time: 37 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// TclEventType: FILE_SET_CHANGE
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5962.020 ; gain = 0.000 
// 'aI' command handler elapsed time: 6 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// [Engine Memory]: 5,268 mb (+3141kb) [19:57:54]
// [Engine Memory]: 5,270 mb (+2097kb) [19:57:54]
// [Engine Memory]: 5,273 mb (+3145kb) [19:57:54]
// [Engine Memory]: 5,275 mb (+2097kb) [19:57:54]
// [Engine Memory]: 5,277 mb (+2097kb) [19:57:54]
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// [GUI Memory]: 304 mb (+1667kb) [19:57:54]
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:27:31 AM
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,285 mb (+8388kb) [19:57:55]
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,289 mb (+4194kb) [19:57:55]
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed May 28 11:27:32 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Wed May 28 11:27:32 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:29:39 AM
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 428 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 346 seconds
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 7 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 5986.020 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 18 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:59:39 AM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 12:29:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 12:59:39 PM
// Elapsed time: 5488 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 455 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 254, 493, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 266, 525, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 5 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/28/14 1:20:22 PM
// Elapsed time: 117 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 53, 171); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 16 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 270, 611); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 270, 611, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 270, 611, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectMenuItem (RDIResourceCommand.RDICommands_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// Elapsed time: 17 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 57, 292); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 1:29:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 1:59:39 PM
// Elapsed time: 3086 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 332, 252, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 265, 183, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 249, 213, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// Elapsed time: 32 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 493, 521, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: ERROR: [Common 17-70] Application Exception: project already exists with this alias 
// HOptionPane Error: 'ERROR: [Common 17-70] Application Exception: project already exists with this alias  (Edit in IP Packager)'
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:15:07 PM
// 'g' command handler elapsed time: 4 seconds
// [Engine Memory]: 5,305 mb (+17612kb) [22:45:30]
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// Elapsed time: 291 seconds
selectTab ("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - init_dma", 1); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, bR:JFrame)
// Tcl Message: current_project testDMA 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// Tcl Message: delete_bd_objs [get_bd_nets init_dma_0_m01_axi_txn_done] 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_ports LD4] [get_bd_pins axi_dma_0/s2mm_introut] 
// Elapsed time: 255 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 340, 307, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: ERROR: [Common 17-70] Application Exception: project already exists with this alias 
// HOptionPane Error: 'ERROR: [Common 17-70] Application Exception: project already exists with this alias  (Edit in IP Packager)'
// 'g' command handler elapsed time: 3 seconds
selectButton ((HResource) null, "OK"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// Elapsed time: 14 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 28 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 179, 548); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 263 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 242, 335); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:29:39 PM
// Elapsed time: 76 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: current_project edit_ip 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:30:46 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:30:48 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:30:48 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:30:49 PM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 20 to revision 21 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6002.816 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 6002.816 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6002.816 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:31:18 PM
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Tcl Message: update_compile_order -fileset sources_1 
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_940'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_940'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_940'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1051'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1051'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1051'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_941'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_941'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_941'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1052'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1052'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1052'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_942'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_942'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_942'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1053'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1053'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1053'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1054'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1054'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1054'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_943'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_943'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_943'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1055'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1055'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1055'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_944'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_944'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_944'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1056'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1056'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1056'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_945'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_945'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_945'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 6002.816 ; gain = 0.000 
// 'aI' command handler elapsed time: 36 seconds
// Elapsed time: 35 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// [Engine Memory]: 5,308 mb (+3145kb) [23:02:46]
// [Engine Memory]: 5,310 mb (+2097kb) [23:02:46]
// [Engine Memory]: 5,312 mb (+2097kb) [23:02:46]
// [Engine Memory]: 5,315 mb (+3145kb) [23:02:46]
// [Engine Memory]: 5,318 mb (+3145kb) [23:02:46]
// [Engine Memory]: 5,319 mb (+1048kb) [23:02:46]
// TclEventType: RUN_RESET
// [Engine Memory]: 5,320 mb (+1048kb) [23:02:46]
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 308 mb (+4697kb) [23:02:46]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// [GUI Memory]: 316 mb (+8246kb) [23:02:46]
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,328 mb (+8388kb) [23:02:47]
// TclEventType: RUN_MODIFY
// [Engine Memory]: 5,332 mb (+4194kb) [23:02:47]
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed May 28 14:32:23 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Wed May 28 14:32:23 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:32:27 PM
// [Engine Memory]: 5,336 mb (+4194kb) [23:02:57]
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 436 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 354 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 7 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// [Engine Memory]: 5,350 mb (+14680kb) [23:16:17]
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 6048.816 ; gain = 15.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// [Engine Memory]: 5,351 mb (+1048kb) [23:16:24]
// Elapsed time: 15 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// Elapsed time: 112 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 181 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 293, 366, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 5 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 5,353 mb (+2129kb) [23:21:27]
// [Engine Memory]: 5,370 mb (+16957kb) [23:21:28]
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:51:07 PM
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:51:08 PM
// Tcl Message: current_project testDMA 
// HMemoryUtils.trashcanNow. Current time: 5/28/14 2:59:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 3:29:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 3:59:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 4:29:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 4:59:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 5:29:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 5:59:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 6:29:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 6:59:39 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 7:29:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 7:59:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 8:29:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 8:59:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:29:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 9:59:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:29:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 10:59:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:29:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/28/14 11:59:40 PM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 12:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 12:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 1:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 1:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 2:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 2:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 3:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 3:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 4:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 4:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 5:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 5:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 6:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 6:59:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 7:29:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 7:59:41 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 8:29:41 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 8:59:41 AM
// Elapsed time: 65938 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 146, 250); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 225 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 94, 262); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 630, 318); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 111, 315, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 93, 259); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 98, 261, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// Elapsed time: 224 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 109, 355); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 53 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 173, 400); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 186, 453); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 171, 471); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 135, 439); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 31, 342); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 133 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 79, 269); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 78, 272); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 326, 413); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 326, 413, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 257, 422); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 26 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 164, 638); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 23 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 114, 438); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 154 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 114, 696); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 247, 696, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 218, 486); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 187, 501, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 298, 698); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 54 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 138, 626); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 149, 617); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 118, 572, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 103, 642); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 91, 640); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 93, 640, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 203, 637); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 862, 639); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 231, 620); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 247, 620); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 282, 637); // aR:G (JPanel:JComponent, bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:29:41 AM
// Elapsed time: 388 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 100, 354); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 100, 354, false, false, false, false, true); // aR:G (JPanel:JComponent, bR:JFrame) - DOUBLE CLICK
// Elapsed time: 129 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 531, 370); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 542, 364); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 545, 370); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 312 seconds
selectMenu (PAResourceItoP.MainMenuMgr_EDIT, "Edit"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
dismissMenu (PAResourceItoP.MainMenuMgr_EDIT, "Edit"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 242, 338); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 16 seconds
selectMenu (PAResourceItoP.MainMenuMgr_FLOW, "Flow"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
dismissMenu (PAResourceItoP.MainMenuMgr_FLOW, "Flow"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
selectMenu (PAResourceItoP.MainMenuMgr_TOOLS, "Tools"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
dismissMenu (PAResourceItoP.MainMenuMgr_TOOLS, "Tools"); // ac:JideMenu (CommandMenuBar:CommandBar, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_DONT_SAVE, "Don't Save"); // a:JButton (JPanel:JComponent, aR:X)
// af:bv (bR:JFrame): Confirm Close Project: addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, af:bv)
// ca:I (bR:JFrame):  Close Project : addNotify
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
// Tcl Message: current_project edit_ip 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:40:39 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:40:40 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:40:40 AM
// 'b' command handler elapsed time: 4 seconds
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:40:41 AM
// Tcl Message: close_project 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Confirm Close Project"); // af:bv (bR:JFrame)
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 471, 220, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
dismissDialog ("Close Project"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 418, 294, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 5 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:40:58 AM
// Elapsed time: 11 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 69, 651); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 38 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 245, 353); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 163, 654); // aR:G (JPanel:JComponent, bR:JFrame)
// Elapsed time: 12 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 314, 574); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 144, 577, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 126, 666); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 126, 666, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// Elapsed time: 17 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 241, 189); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 102, 188, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_COPY, "Copy"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 126, 653); // aR:G (JPanel:JComponent, bR:JFrame)
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 137, 668, false, false, false, true, false); // aR:G (JPanel:JComponent, bR:JFrame) - POPUP TRIGGER
selectMenuItem (RDIResource.HCodeEditor_PASTE, "Paste"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// Elapsed time: 83 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_CURRENT_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:44:21 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:44:22 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:44:22 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:44:23 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
// Elapsed time: 12 seconds
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 21 to revision 22 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
collapseTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6067.020 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 6067.020 ; gain = 0.000 
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6067.020 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:44:52 AM
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
// TclEventType: FILE_SET_CHANGE
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_952'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_952'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_952'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1063'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1063'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1063'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_953'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_953'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_953'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1064'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1064'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1064'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_954'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_954'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_954'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1065'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1065'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1065'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1066'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1066'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1066'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_955'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_955'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_955'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1067'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1067'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1067'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_956'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_956'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_956'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1068'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1068'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1068'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_957'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_957'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_957'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 6067.020 ; gain = 0.000 
// 'aI' command handler elapsed time: 38 seconds
// Elapsed time: 37 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// Elapsed time: 22 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// [GUI Memory]: 316 mb (+232kb) [42:16:25]
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [GUI Memory]: 325 mb (+9258kb) [42:16:25]
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu May 29 09:46:02 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Thu May 29 09:46:02 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
// [GUI Memory]: 328 mb (+3069kb) [42:16:26]
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// [GUI Memory]: 336 mb (+8749kb) [42:16:34]
// [GUI Memory]: 337 mb (+1273kb) [42:20:14]
// [GUI Memory]: 338 mb (+787kb) [42:21:14]
// [GUI Memory]: 343 mb (+5129kb) [42:22:44]
// TclEventType: RUN_COMPLETED
// [GUI Memory]: 349 mb (+6244kb) [42:22:53]
// [Engine Memory]: 5,375 mb (+5242kb) [42:22:53]
// [GUI Memory]: 350 mb (+1357kb) [42:22:53]
// [Engine Memory]: 5,377 mb (+2097kb) [42:22:53]
// [Engine Memory]: 5,380 mb (+3145kb) [42:22:53]
// [Engine Memory]: 5,382 mb (+2097kb) [42:22:53]
// [Engine Memory]: 5,384 mb (+2097kb) [42:22:53]
// [Engine Memory]: 5,386 mb (+2097kb) [42:22:53]
// [Engine Memory]: 5,387 mb (+1048kb) [42:22:54]
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:52:34 AM
// [Engine Memory]: 5,395 mb (+8388kb) [42:23:08]
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 454 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// TclEventType: RUN_COMPLETED
// HMemoryUtils.trashcanNow. Current time: 5/29/14 9:59:41 AM
// Elapsed time: 794 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_EXPORT_HARDWARE, "Export Hardware for SDK..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// s:X (bR:JFrame): Export Hardware for SDK: addNotify
selectCheckBox (PAResourceAtoH.ExportHardwareDialog_LAUNCH_SDK, "Launch SDK", false, true); // c:JCheckBox (JPanel:JComponent, s:X): FALSE
selectComboBox (PAResourceAtoH.ExportHardwareDialog_EXPORT_TO, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectComboBox (PAResourceAtoH.ExportHardwareDialog_WORKSPACE, "Choose Location...", 1); // c:JComboBox (JPanel:JComponent, s:X)
setFolderChooser ("/home/vladimir/Z/zedboard/final_dma");
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, s:X)
// 'd' command handler elapsed time: 8 seconds
selectButton ((HResource) null, "Yes"); // JButton:AbstractButton (JPanel:JComponent, D:JDialog)
dismissDialog ("Export Hardware for SDK"); // s:X (bR:JFrame)
// ca:I (bR:JFrame):  Export Hardware for SDK : addNotify
// Tcl Message: export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma 
// Tcl Message: Exporting to file /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [BD 41-436] exporting bit file '/home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/testDMA_wrapper.bit'... 
// Tcl Message: export_hardware: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 6092.020 ; gain = 0.000 
// Tcl Message: launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml 
// Tcl Message: INFO: [Vivado 12-393] Launching SDK... INFO: [Vivado 12-417] Running xsdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages. 
// Elapsed time: 16 seconds
dismissDialog ("Export Hardware for SDK"); // ca:I (bR:JFrame)
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:29:41 AM
// Elapsed time: 1355 seconds
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
// Elapsed time: 229 seconds
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 409, 234, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenu (PAResourceQtoZ.SystemBuilderView_ORIENTATION, "Orientation"); // af:JMenu (am:JPopupMenu, bR:JFrame)
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 6 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:33:55 AM
// Elapsed time: 365 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:40:07 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:40:08 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:40:08 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:40:09 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: CREATE_IP_CATALOG
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded testDMA_init_dma_0_1 (init_dma_v5_0 5.0) from revision 22 to revision 23 INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/ip/testDMA_init_dma_0_1/testDMA_init_dma_0_1.upgrade_log'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: upgrade_bd_cells: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6092.020 ; gain = 0.000 ipx::update_ip_instances: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 6092.020 ; gain = 0.000 
// Elapsed time: 10 seconds
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// a:X (bR:JFrame): Create HDL Wrapper: addNotify
selectRadioButton (PAResourceAtoH.AddHDLWrapperDialog_COPY_GENERATED_WRAPPER_TO_ALLOW_USER, "Copy generated wrapper to allow user edits"); // a:JRadioButton (JPanel:JComponent, a:X)
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, a:X)
dismissDialog ("Create HDL Wrapper"); // a:X (bR:JFrame)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// ca:I (bR:JFrame):  Create HDL Wrapper : addNotify
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// Tcl Message: make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6092.020 ; gain = 0.000 
// a:a (bR:JFrame): Critical Messages: addNotify
dismissDialog ("Create HDL Wrapper"); // ca:I (bR:JFrame)
selectButton ((HResource) null, "Copy and overwrite"); // JButton:AbstractButton (JPanel:JComponent, C:JDialog)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v 
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:40:34 AM
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, a:a)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
selectMenuItem (PAResourceCommand.PACommandNames_GENERATE_COMPOSITE_FILE, "Generate Output Products..."); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// an:X (bR:JFrame): Generate Output Products: addNotify
selectButton (PAResourceQtoZ.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a:JButton (JPanel:JComponent, an:X)
// ca:I (bR:JFrame):  Managing Output Products : addNotify
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] 
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: Verilog Output written to : testDMA.v Verilog Output written to : testDMA_wrapper.v Wrote  : </home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd>  
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_processing_system7_0_0'. Delivering 'Vivado Synthesis' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Vivado Simulation' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Miscellaneous' files for IP 'testDMA_processing_system7_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Synthesis' files for IP 'testDMA_def_stream_0_0'. Delivering 'Verilog Simulation' files for IP 'testDMA_def_stream_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /def_stream_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_axi_dma_0_0'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_axi_dma_0_0'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'VHDL Synthesis' files for IP 'testDMA_proc_sys_reset_0'. Delivering 'Implementation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'testDMA_proc_sys_reset_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead. 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'VHDL Simulation' files for IP 'testDMA_proc_sys_reset_0'. 
// Tcl Message: INFO: [IP_Flow 19-1706] Not generating up to date 'Implementation' target for IP 'testDMA_proc_sys_reset_0'. INFO: [BD 41-1029] Generation completed for the IP Integrator block /proc_sys_reset . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_1'. 
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_1'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Synthesis' files for IP 'testDMA_xbar_3'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_xbar_3'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/xbar . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axis_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axis_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axis_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Synthesis' files for IP 'testDMA_ADC_emul_0_9'. Delivering 'Verilog Simulation' files for IP 'testDMA_ADC_emul_0_9'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /ADC_emul_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_init_dma_0_1'. Delivering 'Verilog Simulation' files for IP 'testDMA_init_dma_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /init_dma_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_axi_data_fifo_0_1'. Delivering 'Verilog Synthesis' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_axi_data_fifo_0_1'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_data_fifo_0 . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_964'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_964'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_964'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1075'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1075'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1075'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_965'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_965'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_965'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1076'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1076'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1076'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_ds_966'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_ds_966'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_ds_966'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_ds . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1077'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1077'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1077'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/m03_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1078'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1078'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1078'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_967'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_967'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_967'. 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PARAM_UPDATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s00_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1079'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1079'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1079'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_968'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_968'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_968'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /processing_system7_0_axi_periph/s01_couplers/auto_us . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_pc_1080'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_pc_1080'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_pc_1080'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/m00_couplers/auto_pc . 
// Tcl Message: Delivering 'Verilog Instantiation Template' file for IP 'testDMA_auto_us_969'. Delivering 'Verilog Synthesis' files for IP 'testDMA_auto_us_969'. 
// Tcl Message: INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:fifo_generator:11.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. INFO: [IP_Flow 19-616] The current project language is set to Verilog. However the IP definition 'xilinx.com:ip:blk_mem_gen:8.0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead. 
// Tcl Message: Delivering 'Verilog Simulation' files for IP 'testDMA_auto_us_969'. 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block /axi_mem_intercon/s00_couplers/auto_us . 
// Tcl Message: generate_target: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 6092.020 ; gain = 0.000 
// 'aI' command handler elapsed time: 36 seconds
// Elapsed time: 35 seconds
dismissDialog ("Managing Output Products"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23); // w:K (v:u, bR:JFrame)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// [Engine Memory]: 5,396 mb (+1048kb) [43:11:52]
// [Engine Memory]: 5,412 mb (+16777kb) [43:11:52]
// [Engine Memory]: 5,414 mb (+2097kb) [43:11:52]
// [Engine Memory]: 5,417 mb (+3145kb) [43:11:52]
// [Engine Memory]: 5,419 mb (+2097kb) [43:11:52]
// [Engine Memory]: 5,421 mb (+2097kb) [43:11:52]
// TclEventType: RUN_RESET
// [Engine Memory]: 5,422 mb (+1048kb) [43:11:52]
// TclEventType: RUN_MODIFY
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:41:30 AM
// Tcl Message: reset_run synth_1 
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// [Engine Memory]: 5,430 mb (+8388kb) [43:11:54]
// TclEventType: RUN_MODIFY
// ca:I (bR:JFrame):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// Tcl Message: [Thu May 29 10:41:30 2014] Launched synth_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/synth_1/runme.log [Thu May 29 10:41:30 2014] Launched impl_1... Run output will be captured here: /home/vladimir/Z/zedboard/final_dma/testDMA.runs/impl_1/runme.log 
dismissDialog ("Generate Bitstream"); // ca:I (bR:JFrame)
// Elapsed time: 304 seconds
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// ca:I (bR:JFrame):  Open Block Design : addNotify
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd} 
dismissDialog ("Open Block Design"); // ca:I (bR:JFrame)
selectView (PAResourceItoP.PAViews_SYSTEM, "System", 422, 238, 1226, 780, false, false, false, true, false); // cb:aA (TdiGroup:JideTabbedPane, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_CANVAS_LOCATION
// TclEventType: RSB_BLOCK_SIZE
selectMenuItem (PAResourceQtoZ.SystemBuilderMenu_EDIT_IN_IP_PACKAGER, "Edit in IP Packager"); // ai:JMenuItem (am:JPopupMenu, bR:JFrame)
// i:X (bR:JFrame): Edit in IP Packager: addNotify
selectButton (RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, i:X)
// ca:I (bR:JFrame):  Edit in IP Packager : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// TclEventType: PACKAGER_MESSAGE_RESET
// Tcl Message: ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0/component.xml} 
// Tcl Message: Scanning sources... Finished scanning sources 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_5.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/Emul'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore/init_dma_v4_4.0'. INFO: [IP_Flow 19-1700] Loaded user repository '/home/vladimir/Z/zedboard/final_dma/IPCore'. 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: FILE_SET_CHANGE
// 'g' command handler elapsed time: 6 seconds
dismissDialog ("Edit in IP Packager"); // ca:I (bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
expandTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v)]", 1); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4); // n:f (u:JPanel, bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, init_dma_v5_0 (init_dma_v5_0.v), init_dma_v5_0_M00_AXI_inst - init_dma_v5_0_M00_AXI (init_dma_v5_0_M00_AXI.v)]", 4, false, false, false, false, true); // n:f (u:JPanel, bR:JFrame) - DOUBLE CLICK
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:46:51 AM
// Elapsed time: 38 seconds
selectCodeEditor ("init_dma_v5_0_M00_AXI.v", 225, 608); // aR:G (JPanel:JComponent, bR:JFrame)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// az:a (bR:JFrame): Launch Run Critical Messages: addNotify
// Elapsed time: 53 seconds
selectButton (PAResourceAtoH.CmdMsgDialog_OK, "OK"); // g:a (JPanel:JComponent, az:a)
dismissDialog ("Launch Run Critical Messages"); // az:a (bR:JFrame)
// Elapsed time: 102 seconds
selectButton (PAResourceQtoZ.StateMonitor_CANCEL, "Cancel"); // a:JButton (v:JPanel, bR:JFrame)
// bv:I (bR:JFrame): Cancel Implementation: addNotify
selectButton (PAResourceQtoZ.StateMonitor_RESET_RUN, "Reset Run"); // a:JButton (JPanel:JComponent, bv:I)
// TclEventType: RUN_MODIFY
// TclEventType: DESIGN_STALE
// TclEventType: RUN_RESET
// TclEventType: RUN_FAILED
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: current_project testDMA 
// TclEventType: RUN_FAILED
// Tcl Message: reset_run impl_1 -noclean_dir 
dismissDialog ("Cancel Implementation"); // bv:I (bR:JFrame)
dismissDialog ("Cancel Implementation"); // bv:I (bR:JFrame)
// Elapsed time: 68 seconds
selectTree (PAResourceAtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Package IP]", 4); // w:K (v:u, bR:JFrame)
// aR:X (bR:JFrame): Save Project: addNotify
selectButton (PAResourceQtoZ.SaveProjectUtils_SAVE, "Save"); // a:JButton (JPanel:JComponent, aR:X)
// ca:I (bR:JFrame):  Save Design : addNotify
// TclEventType: DG_GRAPH_STALE
// ca:I (bR:JFrame):  Open Project Manager : addNotify
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: current_project edit_ip 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
dismissDialog ("Open Project Manager"); // ca:I (bR:JFrame)
selectList (PAResourceItoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 9); // F:l (JViewport:JComponent, bR:JFrame)
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 5,437 mb (+7340kb) [43:21:45]
// [Engine Memory]: 5,439 mb (+2097kb) [43:21:45]
// [Engine Memory]: 5,443 mb (+4194kb) [43:21:45]
// [Engine Memory]: 5,453 mb (+10485kb) [43:21:45]
// [Engine Memory]: 5,457 mb (+4194kb) [43:21:45]
// [Engine Memory]: 5,459 mb (+2097kb) [43:21:45]
// TclEventType: DG_UPDATE_GRAPH
selectButton (PAResourceQtoZ.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a:JButton (JPanel:JComponent, bR:JFrame)
// ca:I (bR:JFrame):  Package IP : addNotify
// TclEventType: PACKAGER_UNLOAD_CORE
closeView (PAResourceItoP.PAViews_PACKAGE_IP, "Package IP - init_dma"); // u:aA
// TclEventType: PACKAGER_CURRENT_CORE
// TclEventType: PROJECT_CLOSE
// [Engine Memory]: 5,468 mb (+9437kb) [43:21:46]
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:51:23 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:51:24 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:51:25 AM
// HMemoryUtils.trashcanNow. Current time: 5/29/14 10:51:25 AM
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: ipx::update_ip_instances 
minimizeFrame (PAResourceItoP.PAViews_TCL_CONSOLE, "Tcl Console"); // af:DockableFrame (FrameContainer:JideTabbedPane, bR:JFrame)
// TclEventType: CREATE_IP_CATALOG
dismissDialog ("Save Project"); // aR:X (bR:JFrame)
dismissDialog ("Package IP"); // ca:I (bR:JFrame)
selectTree (PAResourceAtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, testDMA_wrapper (testDMA_wrapper.v), testDMA_i - testDMA (testDMA.bd)]", 2, false, false, false, true, false); // n:f (u:JPanel, bR:JFrame) - POPUP TRIGGER
// TclEventType: RSB_SCRIPT_TASK
