
---------- Begin Simulation Statistics ----------
final_tick                               124834875500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 532703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709100                       # Number of bytes of host memory used
host_op_rate                                   814898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   119.09                       # Real time elapsed on the host
host_tick_rate                             1048283297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436880                       # Number of instructions simulated
sim_ops                                      97042214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124835                       # Number of seconds simulated
sim_ticks                                124834875500                       # Number of ticks simulated
system.cpu.Branches                           7714394                       # Number of branches fetched
system.cpu.committedInsts                    63436880                       # Number of instructions committed
system.cpu.committedOps                      97042214                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        249669751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               249669750.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902191                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168375                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234784                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088671                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088671                       # number of integer instructions
system.cpu.num_int_register_reads           214307215                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409630                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099173                       # number of memory refs
system.cpu.num_store_insts                   10025422                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879196     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011984     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043154                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         56287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        31396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          31396                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     36062445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36062445                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36062445                       # number of overall hits
system.cpu.dcache.overall_hits::total        36062445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39996                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39996                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39996                       # number of overall misses
system.cpu.dcache.overall_misses::total         39996                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3085814500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3085814500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3085814500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3085814500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36102441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36102441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36102441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36102441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77153.077808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77153.077808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77153.077808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77153.077808                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31707                       # number of writebacks
system.cpu.dcache.writebacks::total             31707                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        39996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39996                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3045818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3045818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3045818500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3045818500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001108                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76153.077808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76153.077808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76153.077808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76153.077808                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39484                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26049072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26049072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1567383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1567383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64058.484551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64058.484551                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24468                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1542915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1542915000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63058.484551                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63058.484551                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10013373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10013373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15528                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15528                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1518431500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1518431500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10028901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10028901                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97786.675683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97786.675683                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15528                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1502903500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1502903500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96786.675683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96786.675683                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.414724                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36102441                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            902.651290                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.414724                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72244878                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72244878                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26073760                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10029649                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1985                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85587510                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85587510                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85587510                       # number of overall hits
system.cpu.icache.overall_hits::total        85587510                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          986                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            986                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          986                       # number of overall misses
system.cpu.icache.overall_misses::total           986                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     98643000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98643000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     98643000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98643000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100043.610548                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100043.610548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100043.610548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100043.610548                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          489                       # number of writebacks
system.cpu.icache.writebacks::total               489                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          986                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          986                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          986                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          986                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     97657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     97657000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97657000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99043.610548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99043.610548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99043.610548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99043.610548                       # average overall mshr miss latency
system.cpu.icache.replacements                    489                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85587510                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85587510                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          986                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           986                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     98643000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98643000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100043.610548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100043.610548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     97657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97657000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99043.610548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99043.610548                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           479.713897                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86803.748479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   479.713897                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.936941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.936941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171177978                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171177978                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 124834875500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12175                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12206                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data               12175                       # number of overall hits
system.l2.overall_hits::total                   12206                       # number of overall hits
system.l2.demand_misses::.cpu.inst                955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              27821                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28776                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               955                       # number of overall misses
system.l2.overall_misses::.cpu.data             27821                       # number of overall misses
system.l2.overall_misses::total                 28776                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95797500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2857859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2953657000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95797500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2857859500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2953657000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40982                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40982                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.695595                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.695595                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100311.518325                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102723.104849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102643.070614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100311.518325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102723.104849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102643.070614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               19787                       # number of writebacks
system.l2.writebacks::total                     19787                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         27821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        27821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86247500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2579649500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2665897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86247500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2579649500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2665897000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.968560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.695595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.702162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.968560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.695595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.702162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90311.518325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92723.104849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92643.070614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90311.518325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92723.104849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92643.070614                       # average overall mshr miss latency
system.l2.replacements                          52288                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31707                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31707                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31707                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31707                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          489                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              489                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          489                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          489                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6620                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6620                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           13967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13967                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1463212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1463212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.899472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104762.082051                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104762.082051                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        13967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1323542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1323542000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.899472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.899472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94762.082051                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94762.082051                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95797500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100311.518325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100311.518325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          955                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86247500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86247500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.968560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968560                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90311.518325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90311.518325                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        13854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1394647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1394647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24468                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.566209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.566209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100667.496752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100667.496752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13854                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1256107500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1256107500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.566209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.566209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90667.496752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90667.496752                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.634894                       # Cycle average of tags in use
system.l2.tags.total_refs                       74335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.407860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     245.386904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.538862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       262.709128                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.479271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.513104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999287                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    214710                       # Number of tag accesses
system.l2.tags.data_accesses                   214710                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     75961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    104835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032588670750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3816                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3817                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              186900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              72219                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28776                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19787                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115104                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    79148                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6449                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3187                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115104                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                79148                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   27160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.466073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.585329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.384593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3720     97.46%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           59      1.55%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           25      0.65%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.16%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3817                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.896751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.884401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               91      2.38%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.24%      2.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      0.29%      2.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.45%      3.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3670     96.17%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3816                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  412736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 7366656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5065472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     59.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  124834853500                       # Total gap between requests
system.mem_ctrls.avgGap                    2570575.41                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       244480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      6709440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4859584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1958427.074331483571                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 53746518.936529077590                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 38928095.858917243779                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3820                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       111284                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        79148                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    158657000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4975808750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3013727658750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     41533.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     44712.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  38077117.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       244480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      7122176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       7366656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       244480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       244480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      5065472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      5065472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          955                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        27821                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28776                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19787                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19787                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1958427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     57052774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         59011202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1958427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1958427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     40577379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        40577379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     40577379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1958427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     57052774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        99588580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               108655                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               75931                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         8150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6712                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         8065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4852                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4640                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3097184500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             543275000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5134465750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28504.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           47254.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               89438                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              67394                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        27741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   425.702318                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   359.079305                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   273.171120                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          404      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          287      1.03%      2.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17331     62.47%     64.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          260      0.94%     65.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3883     14.00%     79.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          431      1.55%     81.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1608      5.80%     87.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          267      0.96%     88.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3270     11.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        27741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6953920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4859584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               55.704946                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               38.928096                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        99667260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        52951635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      389458440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     196856640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9853908480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13517583630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36553364160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60663790245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   485.952263                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  94866617500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4168320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25799938000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        98489160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        52325460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      386338260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     199477080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9853908480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13382200080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  36667371360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60640109880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   485.762569                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  95160014250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4168320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  25506541250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19787                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7724                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13967                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13967                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14809                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85063                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85063                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85063                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     12432128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     12432128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12432128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28776                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28776    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28776                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           372913000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          501590250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          489                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           986                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24468                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2461                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       119476                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                121937                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       377600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18355968                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               18733568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           52288                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5065472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            93270                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.336614                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.472554                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61874     66.34%     66.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  31396     33.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93270                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 124834875500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          169261500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4437000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         179982000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
