0.6
2017.1
Apr 14 2017
19:10:27
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/ALU.v,1554376346,verilog,,,,ALU,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ctrl.v,1554286966,verilog,,,,Ctrl,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ext.v,1554044038,verilog,,,,Ext,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Instr_Mem.v,1554191014,verilog,,,,Instr_Mem,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MIPS.v,1555497455,verilog,,,D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/ALU.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ctrl.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ext.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Instr_Mem.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Mem.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MUX.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Next_PC.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/PC.v,MIPS,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MUX.v,1554042049,verilog,,,,MUX,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Mem.v,1554191076,verilog,,,,Mem,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Next_PC.v,1554093125,verilog,,,,Next_PC,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/PC.v,1555496314,verilog,,,,PC,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/RegFile.v,1554190792,verilog,,,,RegFile,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/TESTBENCH.v,1555497854,verilog,,,D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/seg7x16.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/clk_div.v;D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MIPS.v,TESTBENCH,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/clk_div.v,1555497845,verilog,,,,clk_div,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/seg7x16.v,1554959105,verilog,,,,seg7x16,,,,,,,,
D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/ip/Instr_Mem/sim/Instr_Mem.v,1555496326,verilog,,,,,,,,,,,,
