Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/TestBench_procesador2_isim_beh.exe -prj C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/TestBench_procesador2_beh.prj work.TestBench_procesador2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/UC.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/Sumador.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/SEU.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/RF.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/PC.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/instructionMemory.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/Procesador2.vhd" into library work
Parsing VHDL file "C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/TestBench_procesador2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity Sumador [sumador_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity instructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity UC [uc_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture arq_procesador2 of entity Procesador2 [procesador2_default]
Compiling architecture behavior of entity testbench_procesador2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/Emanuel Maya/Documents/Digitales/Procesador1/TestBench_procesador2_isim_beh.exe
Fuse Memory Usage: 37468 KB
Fuse CPU Usage: 1156 ms
