\hypertarget{group___a_d_c___external__trigger__edge___regular}{}\doxysection{ADC\+\_\+\+External\+\_\+trigger\+\_\+edge\+\_\+\+Regular}
\label{group___a_d_c___external__trigger__edge___regular}\index{ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}{ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gad4e7bd22759d723c50cda223ef2b9b82}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE}}(EDGE)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}\label{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}} 
\index{ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}!ADC\_EXTERNALTRIGCONVEDGE\_FALLING@{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_FALLING@{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}!ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+FALLING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00226}{226}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}\label{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}} 
\index{ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}!ADC\_EXTERNALTRIGCONVEDGE\_NONE@{ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_NONE@{ADC\_EXTERNALTRIGCONVEDGE\_NONE}!ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_NONE}{ADC\_EXTERNALTRIGCONVEDGE\_NONE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+NONE~((uint32\+\_\+t)0x00000000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00224}{224}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}\label{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}} 
\index{ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}!ADC\_EXTERNALTRIGCONVEDGE\_RISING@{ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_RISING@{ADC\_EXTERNALTRIGCONVEDGE\_RISING}!ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_RISING}{ADC\_EXTERNALTRIGCONVEDGE\_RISING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00225}{225}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}\label{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}} 
\index{ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}!ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING@{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}
\index{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING@{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}!ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}}
\doxysubsubsection{\texorpdfstring{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+EXTERNALTRIGCONVEDGE\+\_\+\+RISINGFALLING~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00227}{227}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___external__trigger__edge___regular_gad4e7bd22759d723c50cda223ef2b9b82}\label{group___a_d_c___external__trigger__edge___regular_gad4e7bd22759d723c50cda223ef2b9b82}} 
\index{ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}!IS\_ADC\_EXT\_TRIG\_EDGE@{IS\_ADC\_EXT\_TRIG\_EDGE}}
\index{IS\_ADC\_EXT\_TRIG\_EDGE@{IS\_ADC\_EXT\_TRIG\_EDGE}!ADC\_External\_trigger\_edge\_Regular@{ADC\_External\_trigger\_edge\_Regular}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EXT\_TRIG\_EDGE}{IS\_ADC\_EXT\_TRIG\_EDGE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG\+\_\+\+EDGE(\begin{DoxyParamCaption}\item[{}]{EDGE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                    (((EDGE) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab2e3a19c05441925f9b9a482238994ac}{ADC\_EXTERNALTRIGCONVEDGE\_NONE}})    || \(\backslash\)}
\DoxyCodeLine{                                    ((EDGE) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga0aaa4e876de630733ca4ca4116b9608e}{ADC\_EXTERNALTRIGCONVEDGE\_RISING}})  || \(\backslash\)}
\DoxyCodeLine{                                    ((EDGE) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_ga15975c01b6a514f346272a1373239c54}{ADC\_EXTERNALTRIGCONVEDGE\_FALLING}}) || \(\backslash\)}
\DoxyCodeLine{                                    ((EDGE) == \mbox{\hyperlink{group___a_d_c___external__trigger__edge___regular_gab4221f5f52b5f75dc8cea701bb57be35}{ADC\_EXTERNALTRIGCONVEDGE\_RISINGFALLING}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00229}{229}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

