#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Jun 02 19:35:46 2016
# Process ID: 6216
# Log file: d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/example_top.vds
# Journal file: d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k325tffg900-2
# set_property target_language Verilog [current_project]
# set_property board_part xilinx.com:kc705:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/vio_twm_ddrx_synth_1/vio_twm_ddrx.dcp
# set_property used_in_implementation false [get_files d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/vio_twm_ddrx_synth_1/vio_twm_ddrx.dcp]
# add_files -quiet d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/mig_7series_1_synth_1/mig_7series_1.dcp
# set_property used_in_implementation false [get_files d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/mig_7series_1_synth_1/mig_7series_1.dcp]
# add_files -quiet d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/ila_ddrx_axi_synth_1/ila_ddrx_axi.dcp
# set_property used_in_implementation false [get_files d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/ila_ddrx_axi_synth_1/ila_ddrx_axi.dcp]
# read_verilog -library xil_defaultlib {
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v
#   d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v]
# read_xdc d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc
# set_property used_in_implementation false [get_files d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc]
# set_property processing_order EARLY [get_files d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.cache/wt [current_project]
# set_property parent.project_dir d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example [current_project]
# catch { write_hwdef -file example_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top example_top -part xc7k325tffg900-2
Command: synth_design -top example_top -part xc7k325tffg900-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_tg with formal parameter declaration list [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:166]
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_axi4_wrapper with formal parameter declaration list [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:201]
WARNING: [Synth 8-2507] parameter declaration becomes local in mig_7series_v2_1_axi4_wrapper with formal parameter declaration list [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:208]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 240.992 ; gain = 107.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_top' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:74]
	Parameter BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter ENFORCE_RD_WR bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_CMD bound to: 8'b00010001 
	Parameter ENFORCE_RD_WR_PATTERN bound to: 3'b000 
	Parameter C_EN_WRAP_TRANS bound to: 0 - type: integer 
	Parameter C_AXI_NBURST_TEST bound to: 0 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter DEBUG_PORT bound to: ON - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter BURST_LENGTH bound to: 8 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter TG_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASK_SIZE bound to: 8 - type: integer 
	Parameter DBG_WR_STS_WIDTH bound to: 40 - type: integer 
	Parameter DBG_RD_STS_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:706]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:707]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:708]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:709]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:711]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:712]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:715]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:716]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:717]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:718]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:719]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:720]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:721]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:722]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:723]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:724]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:725]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:726]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:727]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:728]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:729]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:730]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:731]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:732]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:733]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:734]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:735]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:736]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:737]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:738]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:739]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:740]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:741]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:742]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:743]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:744]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:745]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:746]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:747]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:748]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:749]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:750]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:751]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:752]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:753]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:754]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:755]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:756]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:757]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:758]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:759]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:760]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:761]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:762]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:763]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:764]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:765]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:766]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:767]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:768]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:769]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:770]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:771]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:774]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:775]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:776]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:777]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:778]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:779]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:780]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:781]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:782]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:783]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:784]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:785]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:786]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:787]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:788]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:789]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:790]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:791]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:792]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:793]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:794]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:795]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:796]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:797]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:798]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:799]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:800]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:801]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:802]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:803]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:804]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:805]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:806]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:807]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:808]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:809]
INFO: [Synth 8-4472] Detected and applied attribute mark_debug = TRUE [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:810]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'mig_7series_1' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/realtime/mig_7series_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_1' (1#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/realtime/mig_7series_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_axi4_tg' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v:69]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_EN_WRAP_TRANS bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: 16777215 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter DBG_WR_STS_WIDTH bound to: 40 - type: integer 
	Parameter DBG_RD_STS_WIDTH bound to: 40 - type: integer 
	Parameter ENFORCE_RD_WR bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_CMD bound to: 8'b00010001 
	Parameter EN_UPSIZER bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_PATTERN bound to: 3'b000 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter WDG_TIMER_WIDTH bound to: 11 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_axi4_wrapper' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:69]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: 16777215 - type: integer 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter EN_UPSIZER bound to: 0 - type: integer 
	Parameter WDG_TIMER_WIDTH bound to: 11 - type: integer 
	Parameter AXI_WRIDLE bound to: 9'b000000000 
	Parameter AXI_WRCTL bound to: 9'b000000001 
	Parameter AXI_WRRDY bound to: 9'b000000010 
	Parameter AXI_WRDAT bound to: 9'b000000011 
	Parameter AXI_WRDAT_WT bound to: 9'b000000100 
	Parameter AXI_WRDAT_LST bound to: 9'b000000101 
	Parameter AXI_WRDAT_DMY bound to: 9'b000000110 
	Parameter AXI_WRRESP_WT bound to: 9'b000000111 
	Parameter AXI_WRTO bound to: 9'b000001000 
	Parameter AXI_RDIDLE bound to: 6'b000000 
	Parameter AXI_RDCTL bound to: 6'b000001 
	Parameter AXI_RDDAT bound to: 6'b000010 
	Parameter AXI_RDDAT_LST bound to: 6'b000011 
	Parameter AXI_RDDAT_WT bound to: 6'b000100 
	Parameter AXI_RDTO bound to: 6'b000101 
INFO: [Synth 8-155] case statement is not full and has no default [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:374]
INFO: [Synth 8-155] case statement is not full and has no default [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:664]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_axi4_wrapper' (2#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_tg' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:68]
	Parameter C_AXI_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_NBURST_SUPPORT bound to: 0 - type: integer 
	Parameter C_BEGIN_ADDRESS bound to: 0 - type: integer 
	Parameter C_END_ADDRESS bound to: 16777215 - type: integer 
	Parameter C_EN_WRAP_TRANS bound to: 0 - type: integer 
	Parameter CTL_SIG_WIDTH bound to: 3 - type: integer 
	Parameter WR_STS_WIDTH bound to: 16 - type: integer 
	Parameter RD_STS_WIDTH bound to: 16 - type: integer 
	Parameter DBG_WR_STS_WIDTH bound to: 40 - type: integer 
	Parameter DBG_RD_STS_WIDTH bound to: 40 - type: integer 
	Parameter ENFORCE_RD_WR bound to: 0 - type: integer 
	Parameter ENFORCE_RD_WR_CMD bound to: 8'b00010001 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter ENFORCE_RD_WR_PATTERN bound to: 3'b000 
	Parameter TG_IDLE bound to: 9'b000000000 
	Parameter TG_GEN_PRBS bound to: 9'b000000001 
	Parameter TG_WR_CMD bound to: 9'b000000010 
	Parameter TG_WR_DATA bound to: 9'b000000011 
	Parameter TG_WR_DONE bound to: 9'b000000100 
	Parameter TG_RD_CMD bound to: 9'b000000101 
	Parameter TG_RD_DATA bound to: 9'b000000110 
	Parameter TG_UPDT_CNTR bound to: 9'b000000111 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_data_gen_chk' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v:69]
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_data_gen_chk' (3#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_data_gen_chk.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: SPARTAN6 - type: string 
	Parameter ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PRBS_CMD bound to: BLEN - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -12288 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 8192 - type: integer 
	Parameter PRBS_SADDR bound to: 8192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi' (4#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter FAMILY bound to: VIRTEX7 - type: string 
	Parameter ADDR_WIDTH bound to: 30 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter PRBS_CMD bound to: ADDRESS - type: string 
	Parameter PRBS_WIDTH bound to: 32 - type: integer 
	Parameter SEED_WIDTH bound to: 32 - type: integer 
	Parameter PRBS_EADDR_MASK_POS bound to: -16777216 - type: integer 
	Parameter PRBS_SADDR_MASK_POS bound to: 8192 - type: integer 
	Parameter PRBS_EADDR bound to: 16777215 - type: integer 
	Parameter PRBS_SADDR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0' (4#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_cmd_prbs_gen_axi.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:232]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_tg' (5#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_tg.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_axi4_tg' (6#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/traffic_gen/mig_7series_v2_1_axi4_tg.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'axi_wlock' does not match port width (2) of module 'mig_7series_v2_1_axi4_tg' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1056]
WARNING: [Synth 8-689] width (1) of port connection 'axi_wd_wid' does not match port width (4) of module 'mig_7series_v2_1_axi4_tg' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1063]
WARNING: [Synth 8-689] width (1) of port connection 'axi_rlock' does not match port width (2) of module 'mig_7series_v2_1_axi4_tg' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1082]
INFO: [Synth 8-638] synthesizing module 'vio_twm_ddrx' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/realtime/vio_twm_ddrx_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'vio_twm_ddrx' (7#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/realtime/vio_twm_ddrx_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'ila_ddrx_axi' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/realtime/ila_ddrx_axi_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'ila_ddrx_axi' (8#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/realtime/ila_ddrx_axi_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_1_chk_win' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DLY_WIDTH bound to: 26 - type: integer 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter SC_WIDTH bound to: 3 - type: integer 
	Parameter SDC_WIDTH bound to: 5 - type: integer 
	Parameter WIN_SIZE bound to: 6 - type: integer 
	Parameter SIM_OPTION bound to: FALSE - type: string 
	Parameter DLY_CNTR_WIDTH bound to: 26 - type: integer 
	Parameter DQ_BITS bound to: 6 - type: integer 
	Parameter DQ_PER_DQS_BITS bound to: 3 - type: integer 
	Parameter DQS_SELECT_BITS bound to: 3 - type: integer 
	Parameter BYTE bound to: 8 - type: integer 
	Parameter WIN_IDLE bound to: 4'b0000 
	Parameter WIN_INC_TAP bound to: 4'b0001 
	Parameter WIN_SHORT_DLY bound to: 4'b0010 
	Parameter WIN_WAIT_INC bound to: 4'b0011 
	Parameter WIN_CHK_ERR_R bound to: 4'b0100 
	Parameter WIN_BACK_R bound to: 4'b0101 
	Parameter WIN_SS_R bound to: 4'b0110 
	Parameter WIN_RTN_TAP_R bound to: 4'b0111 
	Parameter WIN_DEC_TAP bound to: 4'b1000 
	Parameter WIN_WAIT_DEC bound to: 4'b1001 
	Parameter WIN_CHK_ERR_L bound to: 4'b1010 
	Parameter WIN_BACK_L bound to: 4'b1011 
	Parameter WIN_SS_L bound to: 4'b1100 
	Parameter WIN_RTN_TAP_L bound to: 4'b1101 
	Parameter WIN_CK_DONE bound to: 4'b1110 
INFO: [Synth 8-638] synthesizing module 'RAM128X1D' [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:27714]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM128X1D' (9#1) [C:/Xilinx/Vivado/2014.2/scripts/rt/data/unisim_comp.v:27714]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:452]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:467]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:488]
WARNING: [Synth 8-689] width (4) of port connection 'A' does not match port width (7) of module 'RAM128X1D' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:670]
WARNING: [Synth 8-3848] Net win_current_bit in module/entity mig_7series_v2_1_chk_win does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:107]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_1_chk_win' (10#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:70]
WARNING: [Synth 8-689] width (64) of port connection 'cmp_data' does not match port width (512) of module 'mig_7series_v2_1_chk_win' [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1471]
WARNING: [Synth 8-350] instance 'u_chk_win' of module 'mig_7series_v2_1_chk_win' requires 28 connections, but only 27 given [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3848] Net mem_pattern_init_done in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:637]
WARNING: [Synth 8-3848] Net app_rd_data_valid in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:634]
WARNING: [Synth 8-3848] Net app_rd_data in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:635]
WARNING: [Synth 8-3848] Net dbg_cmp_data_valid_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:759]
WARNING: [Synth 8-3848] Net dbg_cmp_error_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:760]
WARNING: [Synth 8-3848] Net dbg_cmp_data_r_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:761]
WARNING: [Synth 8-3848] Net dbg_dq_error_bytelane_cmp_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:762]
WARNING: [Synth 8-3848] Net dbg_cumlative_dq_lane_error_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:763]
WARNING: [Synth 8-3848] Net dbg_cmp_addr_i_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:764]
WARNING: [Synth 8-3848] Net dbg_cmp_bl_i_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:765]
WARNING: [Synth 8-3848] Net dbg_mcb_cmd_full_i_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:766]
WARNING: [Synth 8-3848] Net dbg_mcb_wr_full_i_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:767]
WARNING: [Synth 8-3848] Net dbg_mcb_rd_empty_i_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:768]
WARNING: [Synth 8-3848] Net dbg_ddrx_ila_rdpath_765_764_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:769]
INFO: [Synth 8-256] done synthesizing module 'example_top' (11#1) [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 272.840 ; gain = 139.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :mem_pattern_init_done to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[6] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[5] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[4] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[3] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[2] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[1] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
WARNING: [Synth 8-3295] tying undriven pin \CHIPSCOPE_INST.u_chk_win :win_bit_select[0] to constant 0 [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:1463]
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/dcp_2/mig_7series_1_in_context.xdc] for cell 'u_mig_7series_1'
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/.Xil/Vivado-6216-radar-PC/dcp_2/mig_7series_1_in_context.xdc] for cell 'u_mig_7series_1'
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc]
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/constrs_1/imports/par/example_top.xdc]
Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7): 30 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 548.227 ; gain = 414.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for sys_clk_i. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for init_calib_complete. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for sys_rst. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[63]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[62]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[61]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[60]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[59]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[58]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[57]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[56]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[55]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[54]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[53]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[52]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[51]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[50]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[49]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[48]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[47]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[46]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[45]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[44]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[43]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[42]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[41]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[40]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[39]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[38]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[37]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[36]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[35]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[34]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[33]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[32]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[7]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[6]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[5]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[4]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[7]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[6]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[5]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[4]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[7]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[6]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[5]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[4]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.runs/synth_1/dont_buffer.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 548.227 ; gain = 414.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 548.227 ; gain = 414.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'win_state_r_reg' in module 'mig_7series_v2_1_chk_win'
INFO: [Synth 8-3354] encoded FSM with state register 'win_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v2_1_chk_win'
WARNING: [Synth 8-3848] Net win_current_bit in module/entity mig_7series_v2_1_chk_win does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/mig_7series_v2_1_chk_win.v:107]
WARNING: [Synth 8-3848] Net mem_pattern_init_done in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:637]
WARNING: [Synth 8-3848] Net app_rd_data_valid in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:634]
WARNING: [Synth 8-3848] Net app_rd_data in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:635]
WARNING: [Synth 8-3848] Net dbg_cmp_data_valid_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:759]
WARNING: [Synth 8-3848] Net dbg_cmp_error_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:760]
WARNING: [Synth 8-3848] Net dbg_cmp_data_r_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:761]
WARNING: [Synth 8-3848] Net dbg_dq_error_bytelane_cmp_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:762]
WARNING: [Synth 8-3848] Net dbg_cumlative_dq_lane_error_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:763]
WARNING: [Synth 8-3848] Net dbg_cmp_addr_i_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:764]
WARNING: [Synth 8-3848] Net dbg_cmp_bl_i_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:765]
WARNING: [Synth 8-3848] Net dbg_mcb_cmd_full_i_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:766]
WARNING: [Synth 8-3848] Net dbg_mcb_wr_full_i_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:767]
WARNING: [Synth 8-3848] Net dbg_mcb_rd_empty_i_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:768]
WARNING: [Synth 8-3848] Net dbg_ddrx_ila_rdpath_765_764_orig_orig in module/entity example_top does not have driver. [d:/UndergroundRadar/kc705_dds_mig/mig_7series_1_example/mig_7series_1_example.srcs/sources_1/imports/rtl/example_top.v:769]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              391 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 14    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 6     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 53    
	  16 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module example_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              391 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mig_7series_v2_1_axi4_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               30 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 14    
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module mig_7series_v2_1_data_gen_chk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_cmd_prbs_gen_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_1_tg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module mig_7series_v2_1_axi4_tg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mig_7series_v2_1_chk_win 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  24 Input     16 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 551.188 ; gain = 417.836
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 551.324 ; gain = 417.973
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 551.324 ; gain = 417.973
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------------------------------------------+--------------------+----------------------+---------------+-------------------+
|Module Name | RTL Object                                              | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name | 
+------------+---------------------------------------------------------+--------------------+----------------------+---------------+-------------------+
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[0].u_pi_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[0].u_pi_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[1].u_pi_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[1].u_pi_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[2].u_pi_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[2].u_pi_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[3].u_pi_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[3].u_pi_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[4].u_pi_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[4].u_pi_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[5].u_pi_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_pi[5].u_pi_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[0].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[0].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[1].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[1].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[2].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[2].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[3].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[3].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[4].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[4].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[5].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[5].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[6].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[6].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[7].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[7].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[8].u_po_left_ram   | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
|            | \CHIPSCOPE_INST.u_chk_win/gen_ram_po[8].u_po_right_ram  | User Instantiated  | -                    | RAM128X1D X 1 | ->example_top     | 
+------------+---------------------------------------------------------+--------------------+----------------------+---------------+-------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_valid_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/traffic_gen_inst/curr_addr2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/traffic_gen_inst/curr_addr1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_wini_0 /\CHIPSCOPE_INST.u_chk_win/FSM_onehot_win_state_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/traffic_gen_inst/cmd_err_dbg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/ctl_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/ctl_w_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_valid_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/addr_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/addr_w_reg[29] )
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/FSM_onehot_win_state_r_reg[0] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[24] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[23] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[22] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[21] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[20] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[19] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[18] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[17] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[16] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[15] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[14] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[13] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[12] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[11] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[10] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[9] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[8] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[7] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[6] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[5] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[4] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[3] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[2] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[1] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/delay_cntr_reg[0] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/error_dqs_reg ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[63] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[62] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[61] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[60] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[59] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[58] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[57] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[56] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[55] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[54] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[53] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[52] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[51] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[50] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[49] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[48] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[47] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[46] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[45] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[44] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[43] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[42] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[41] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[40] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[39] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[38] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[37] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[36] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[35] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[34] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[33] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[32] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[31] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[30] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[29] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[28] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[27] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[26] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[25] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[24] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[23] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[22] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[21] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[20] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[19] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[18] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[17] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[16] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[15] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[14] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[13] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[12] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[11] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[10] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[9] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/gen_div4_rddata_mux.cmp_data_r_reg[8] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\CHIPSCOPE_INST.u_chk_win/read_valid_r_reg ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/ctl_w_reg[0] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/wrap_w_reg ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[31] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[30] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[29] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[28] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[27] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[26] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[25] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[24] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[23] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[22] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[21] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[20] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[19] ) is unused and will be removed from module example_top.
WARNING: [Synth 8-3332] Sequential element (\u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data_reg[18] ) is unused and will be removed from module example_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/mem_pattern_init_done_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.u_chk_win/win_current_byte_reg[3] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 569.797 ; gain = 436.445
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 569.797 ; gain = 436.445
Finished Parallel Section  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 569.797 ; gain = 436.445
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 609.625 ; gain = 476.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 612.645 ; gain = 479.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CHIPSCOPE_INST.app_rd_data_r1_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 643.352 ; gain = 510.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin win_current_byte_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin vio_sel_mux_rdd_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_valid_orig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_error_orig_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[63] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[62] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[61] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[60] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[59] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[58] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[57] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[56] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[55] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[54] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[53] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[52] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[51] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[50] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[49] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[48] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[47] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[46] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[45] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[44] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[43] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[42] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[41] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[40] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_data_r_orig_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_dq_error_bytelane_cmp_orig_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cumlative_dq_lane_error_orig_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dbg_cmp_addr_i_orig_inferred:in0[24] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 643.352 ; gain = 510.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 643.352 ; gain = 510.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 643.352 ; gain = 510.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|example_top | CHIPSCOPE_INST.dbg_extn_trig_out_ack_r_reg[7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mig_7series_1 |         1|
|2     |vio_twm_ddrx  |         1|
|3     |ila_ddrx_axi  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ila_ddrx_axi  |     1|
|2     |mig_7series_1 |     1|
|3     |vio_twm_ddrx  |     1|
|4     |CARRY4        |    12|
|5     |LUT1          |   389|
|6     |LUT2          |   103|
|7     |LUT3          |    90|
|8     |LUT4          |   209|
|9     |LUT5          |   126|
|10    |LUT6          |   275|
|11    |MUXF7         |     1|
|12    |RAM128X1D     |    30|
|13    |SRL16E        |     1|
|14    |FDCE          |  1379|
|15    |FDRE          |   740|
|16    |FDSE          |    48|
|17    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------------------------------------+------+
|      |Instance                     |Module                                            |Cells |
+------+-----------------------------+--------------------------------------------------+------+
|1     |top                          |                                                  |  5141|
|2     |  \CHIPSCOPE_INST.u_chk_win  |mig_7series_v2_1_chk_win                          |   256|
|3     |  u_axi4_tg_inst             |mig_7series_v2_1_axi4_tg                          |  1387|
|4     |    axi4_wrapper_inst        |mig_7series_v2_1_axi4_wrapper                     |   696|
|5     |    traffic_gen_inst         |mig_7series_v2_1_tg                               |   691|
|6     |      addr_gen_inst          |mig_7series_v2_1_cmd_prbs_gen_axi__parameterized0 |    86|
|7     |      blen_gen_inst          |mig_7series_v2_1_cmd_prbs_gen_axi                 |    51|
|8     |      data_gen_chk_inst      |mig_7series_v2_1_data_gen_chk                     |   282|
+------+-----------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 643.352 ; gain = 510.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1780 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 643.352 ; gain = 510.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 269 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 643.352 ; gain = 456.547
# write_checkpoint example_top.dcp
# report_utilization -file example_top_utilization_synth.rpt -pb example_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 643.352 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 02 19:36:24 2016...
