

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Wed Apr 17 15:09:57 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem7
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.104 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_187  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     577|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     926|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     102|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    1605|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+---+-----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------+-----------+---------+----+---+-----+-----+
    |grp_OP_AL_32I_fu_187  |OP_AL_32I  |        0|   0|  0|  926|    0|
    +----------------------+-----------+---------+----+---+-----+-----+
    |Total                 |           |        0|   0|  0|  926|    0|
    +----------------------+-----------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln80_fu_440_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln86_4_fu_433_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln86_5_fu_405_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln86_6_fu_601_p2    |         +|   0|  0|  39|          32|          32|
    |grp_fu_200_p2           |         +|   0|  0|  39|          32|           3|
    |grp_fu_211_p2           |      icmp|   0|  0|  10|           3|           1|
    |grp_fu_216_p2           |      icmp|   0|  0|  39|          32|          32|
    |grp_fu_222_p2           |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln67_1_fu_533_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln67_2_fu_547_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln67_3_fu_561_p2   |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln67_4_fu_575_p2   |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln67_fu_519_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln68_fu_447_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln69_fu_461_p2     |      icmp|   0|  0|  39|          32|          32|
    |or_ln86_2_fu_649_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln86_fu_621_p2       |        or|   0|  0|   2|           1|           1|
    |returnval_10_fu_553_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_11_fu_567_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_12_fu_581_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_2_fu_453_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_3_fu_467_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_4_fu_475_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_5_fu_489_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_6_fu_497_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_7_fu_511_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_8_fu_525_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_9_fu_539_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_fu_589_p3     |    select|   0|  0|  13|           1|          13|
    |xor_ln71_fu_483_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_fu_505_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 577|         322|         435|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_phi_ln83_1_phi_fu_166_p18  |  43|          8|   32|        256|
    |ap_phi_mux_phi_ln83_phi_fu_141_p18    |  31|          6|   32|        192|
    |grp_OP_AL_32I_fu_187_op2_val          |  14|          3|   32|         96|
    |grp_OP_AL_32I_fu_187_opcode_val       |  14|          3|    6|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 102|         20|  102|        562|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|inst_val     |   in|   32|     ap_none|      inst_val|        scalar|
|r1_val       |   in|   32|     ap_none|        r1_val|        scalar|
|r2_val       |   in|   32|     ap_none|        r2_val|        scalar|
|pc_val       |   in|   32|     ap_none|        pc_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%pc_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc_val" [hart.cpp:33]   --->   Operation 2 'read' 'pc_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%r2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r2_val" [hart.cpp:33]   --->   Operation 3 'read' 'r2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r1_val" [hart.cpp:33]   --->   Operation 4 'read' 'r1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inst_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst_val" [hart.cpp:33]   --->   Operation 5 'read' 'inst_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %inst_val_read" [hart.cpp:33]   --->   Operation 6 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_val_read, i32 12, i32 14" [hart.cpp:35]   --->   Operation 7 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_val_read, i32 25, i32 31" [hart.cpp:36]   --->   Operation 8 'partselect' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%offset_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_val_read, i32 20, i32 31" [hart.cpp:37]   --->   Operation 9 'partselect' 'offset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i12 %offset_2" [hart.cpp:37]   --->   Operation 10 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 7" [hart.cpp:38]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 31" [hart.cpp:38]   --->   Operation 12 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_val_read, i32 8, i32 11" [hart.cpp:39]   --->   Operation 13 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_val_read, i32 25, i32 30" [hart.cpp:38]   --->   Operation 14 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%offset_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_1, i1 %tmp, i6 %tmp_3, i4 %tmp_5, i1 0" [hart.cpp:38]   --->   Operation 15 'bitconcatenate' 'offset_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_val_read, i32 12, i32 31" [hart.cpp:41]   --->   Operation 16 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%imm_20_U = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_6, i12 0" [hart.cpp:41]   --->   Operation 17 'bitconcatenate' 'imm_20_U' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_val_read, i32 21, i32 30" [hart.cpp:42]   --->   Operation 18 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 20" [hart.cpp:42]   --->   Operation 19 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_val_read, i32 12, i32 19" [hart.cpp:42]   --->   Operation 20 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%offset_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp_1, i8 %tmp_s, i1 %tmp_2, i10 %tmp_7, i1 0" [hart.cpp:42]   --->   Operation 21 'bitconcatenate' 'offset_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i21 %offset_1" [hart.cpp:42]   --->   Operation 22 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%switch_ln45 = switch i7 %opcode, void %sw.epilog, i7 51, void %sw.bb, i7 19, void %sw.bb61, i7 99, void %sw.bb77_ifconv, i7 55, void %sw.bb88, i7 23, void %sw.bb96, i7 111, void %sw.bb106, i7 103, void %sw.bb116" [hart.cpp:45]   --->   Operation 23 'switch' 'switch_ln45' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 24 [1/1] (0.95ns)   --->   "%add_ln80_2 = add i32 %pc_val_read, i32 4" [OP_AL_32I.cpp:80->hart.cpp:73]   --->   Operation 24 'add' 'add_ln80_2' <Predicate = (opcode == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%add_ln86_5 = add i32 %sext_ln37, i32 %pc_val_read" [hart.cpp:86->hart.cpp:74]   --->   Operation 25 'add' 'add_ln86_5' <Predicate = (opcode == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln75 = icmp_eq  i3 %func3, i3 0" [hart.cpp:75]   --->   Operation 26 'icmp' 'icmp_ln75' <Predicate = (opcode == 103)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %cond.true, void %cond.false" [hart.cpp:75]   --->   Operation 27 'br' 'br_ln75' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_10 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %add_ln86_5, i32 0, i1 1" [hart.cpp:75]   --->   Operation 28 'bitset' 'tmp_10' <Predicate = (opcode == 103 & !icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.66ns)   --->   "%br_ln75 = br void %sw.epilog" [hart.cpp:75]   --->   Operation 29 'br' 'br_ln75' <Predicate = (opcode == 103 & !icmp_ln75)> <Delay = 0.66>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %add_ln86_5, i32 0, i1 0" [hart.cpp:75]   --->   Operation 30 'bitset' 'tmp_9' <Predicate = (opcode == 103 & icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.66ns)   --->   "%br_ln75 = br void %sw.epilog" [hart.cpp:75]   --->   Operation 31 'br' 'br_ln75' <Predicate = (opcode == 103 & icmp_ln75)> <Delay = 0.66>
ST_1 : Operation 32 [1/1] (0.95ns)   --->   "%add_ln80_1 = add i32 %pc_val_read, i32 4" [OP_AL_32I.cpp:80->hart.cpp:69]   --->   Operation 32 'add' 'add_ln80_1' <Predicate = (opcode == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%add_ln86_4 = add i32 %sext_ln42, i32 %pc_val_read" [hart.cpp:86->hart.cpp:70]   --->   Operation 33 'add' 'add_ln86_4' <Predicate = (opcode == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.66ns)   --->   "%br_ln71 = br void %sw.epilog" [hart.cpp:71]   --->   Operation 34 'br' 'br_ln71' <Predicate = (opcode == 111)> <Delay = 0.66>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%add_ln80 = add i32 %imm_20_U, i32 %pc_val_read" [OP_AL_32I.cpp:80->hart.cpp:65]   --->   Operation 35 'add' 'add_ln80' <Predicate = (opcode == 23)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.95ns)   --->   "%add_ln86_3 = add i32 %pc_val_read, i32 4" [hart.cpp:86->hart.cpp:66]   --->   Operation 36 'add' 'add_ln86_3' <Predicate = (opcode == 23)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.66ns)   --->   "%br_ln67 = br void %sw.epilog" [hart.cpp:67]   --->   Operation 37 'br' 'br_ln67' <Predicate = (opcode == 23)> <Delay = 0.66>
ST_1 : Operation 38 [1/1] (0.95ns)   --->   "%add_ln86_2 = add i32 %pc_val_read, i32 4" [hart.cpp:86->hart.cpp:62]   --->   Operation 38 'add' 'add_ln86_2' <Predicate = (opcode == 55)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.66ns)   --->   "%br_ln63 = br void %sw.epilog" [hart.cpp:63]   --->   Operation 39 'br' 'br_ln63' <Predicate = (opcode == 55)> <Delay = 0.66>
ST_1 : Operation 40 [1/1] (0.95ns)   --->   "%icmp_ln68 = icmp_eq  i32 %r1_val_read, i32 %r2_val_read" [OP_AL_32I.cpp:68->hart.cpp:57]   --->   Operation 40 'icmp' 'icmp_ln68' <Predicate = (opcode == 99 & icmp_ln67_5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%returnval_2 = select i1 %icmp_ln68, i13 %offset_3, i13 4" [OP_AL_32I.cpp:68->hart.cpp:57]   --->   Operation 41 'select' 'returnval_2' <Predicate = (opcode == 99 & icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.95ns)   --->   "%icmp_ln69 = icmp_ne  i32 %r1_val_read, i32 %r2_val_read" [OP_AL_32I.cpp:69->hart.cpp:57]   --->   Operation 42 'icmp' 'icmp_ln69' <Predicate = (opcode == 99 & icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node returnval_12)   --->   "%returnval_3 = select i1 %icmp_ln69, i13 %offset_3, i13 4" [OP_AL_32I.cpp:69->hart.cpp:57]   --->   Operation 43 'select' 'returnval_3' <Predicate = (opcode == 99 & icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_slt  i32 %r1_val_read, i32 %r2_val_read" [OP_AL_32I.cpp:70->hart.cpp:57]   --->   Operation 44 'icmp' 'icmp_ln70' <Predicate = (opcode == 99 & icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node returnval_11)   --->   "%returnval_4 = select i1 %icmp_ln70, i13 %offset_3, i13 4" [OP_AL_32I.cpp:70->hart.cpp:57]   --->   Operation 45 'select' 'returnval_4' <Predicate = (opcode == 99 & icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.95ns)   --->   "%icmp_ln71 = icmp_slt  i32 %r1_val_read, i32 %r2_val_read" [OP_AL_32I.cpp:71->hart.cpp:57]   --->   Operation 46 'icmp' 'icmp_ln71' <Predicate = (opcode == 99 & icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node returnval_10)   --->   "%xor_ln71 = xor i1 %icmp_ln71, i1 1" [OP_AL_32I.cpp:71->hart.cpp:57]   --->   Operation 47 'xor' 'xor_ln71' <Predicate = (opcode == 99 & icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node returnval_10)   --->   "%returnval_5 = select i1 %xor_ln71, i13 %offset_3, i13 4" [OP_AL_32I.cpp:71->hart.cpp:57]   --->   Operation 48 'select' 'returnval_5' <Predicate = (opcode == 99 & icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.95ns)   --->   "%icmp_ln72 = icmp_ult  i32 %r1_val_read, i32 %r2_val_read" [OP_AL_32I.cpp:72->hart.cpp:57]   --->   Operation 49 'icmp' 'icmp_ln72' <Predicate = (opcode == 99 & icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%returnval_6 = select i1 %icmp_ln72, i13 %offset_3, i13 4" [OP_AL_32I.cpp:72->hart.cpp:57]   --->   Operation 50 'select' 'returnval_6' <Predicate = (opcode == 99 & icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.95ns)   --->   "%icmp_ln73 = icmp_ult  i32 %r1_val_read, i32 %r2_val_read" [OP_AL_32I.cpp:73->hart.cpp:57]   --->   Operation 51 'icmp' 'icmp_ln73' <Predicate = (opcode == 99 & icmp_ln67 & !icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%xor_ln73 = xor i1 %icmp_ln73, i1 1" [OP_AL_32I.cpp:73->hart.cpp:57]   --->   Operation 52 'xor' 'xor_ln73' <Predicate = (opcode == 99 & icmp_ln67 & !icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%returnval_7 = select i1 %xor_ln73, i13 %offset_3, i13 4" [OP_AL_32I.cpp:73->hart.cpp:57]   --->   Operation 53 'select' 'returnval_7' <Predicate = (opcode == 99 & icmp_ln67 & !icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln67 = icmp_eq  i3 %func3, i3 7" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 54 'icmp' 'icmp_ln67' <Predicate = (opcode == 99 & !icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%returnval_8 = select i1 %icmp_ln67, i13 %returnval_7, i13 1" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 55 'select' 'returnval_8' <Predicate = (opcode == 99 & !icmp_ln67_1 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.61ns)   --->   "%icmp_ln67_1 = icmp_eq  i3 %func3, i3 6" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 56 'icmp' 'icmp_ln67_1' <Predicate = (opcode == 99 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_9 = select i1 %icmp_ln67_1, i13 %returnval_6, i13 %returnval_8" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 57 'select' 'returnval_9' <Predicate = (opcode == 99 & !icmp_ln67_2 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.61ns)   --->   "%icmp_ln67_2 = icmp_eq  i3 %func3, i3 5" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 58 'icmp' 'icmp_ln67_2' <Predicate = (opcode == 99 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_10 = select i1 %icmp_ln67_2, i13 %returnval_5, i13 %returnval_9" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 59 'select' 'returnval_10' <Predicate = (opcode == 99 & !icmp_ln67_3 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.61ns)   --->   "%icmp_ln67_3 = icmp_eq  i3 %func3, i3 4" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 60 'icmp' 'icmp_ln67_3' <Predicate = (opcode == 99 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_11 = select i1 %icmp_ln67_3, i13 %returnval_4, i13 %returnval_10" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 61 'select' 'returnval_11' <Predicate = (opcode == 99 & !icmp_ln67_4 & !icmp_ln67_5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.61ns)   --->   "%icmp_ln67_4 = icmp_eq  i3 %func3, i3 1" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 62 'icmp' 'icmp_ln67_4' <Predicate = (opcode == 99 & !icmp_ln67_5)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_12 = select i1 %icmp_ln67_4, i13 %returnval_3, i13 %returnval_11" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 63 'select' 'returnval_12' <Predicate = (opcode == 99 & !icmp_ln67_5)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.61ns)   --->   "%icmp_ln67_5 = icmp_eq  i3 %func3, i3 0" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 64 'icmp' 'icmp_ln67_5' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%returnval = select i1 %icmp_ln67_5, i13 %returnval_2, i13 %returnval_12" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 65 'select' 'returnval' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln86_6)   --->   "%sext_ln66 = sext i13 %returnval" [OP_AL_32I.cpp:66->hart.cpp:57]   --->   Operation 66 'sext' 'sext_ln66' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln86_6 = add i32 %sext_ln66, i32 %pc_val_read" [hart.cpp:86->hart.cpp:58]   --->   Operation 67 'add' 'add_ln86_6' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.66ns)   --->   "%br_ln59 = br void %sw.epilog" [hart.cpp:59]   --->   Operation 68 'br' 'br_ln59' <Predicate = (opcode == 99)> <Delay = 0.66>
ST_1 : Operation 69 [1/1] (1.89ns)   --->   "%return_val_1 = call i32 @OP_AL_32I, i6 19, i7 %tmp2, i3 %func3, i32 %r1_val_read, i32 %sext_ln37" [hart.cpp:52]   --->   Operation 69 'call' 'return_val_1' <Predicate = (opcode == 19)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val_1, i32 1, i32 31" [hart.cpp:53]   --->   Operation 70 'partselect' 'trunc_ln5' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %trunc_ln5" [hart.cpp:53]   --->   Operation 71 'sext' 'sext_ln53' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %return_val_1" [hart.cpp:54]   --->   Operation 72 'trunc' 'trunc_ln54' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.95ns)   --->   "%add_ln86_1 = add i32 %pc_val_read, i32 4" [hart.cpp:86->hart.cpp:54]   --->   Operation 73 'add' 'add_ln86_1' <Predicate = (opcode == 19)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %add_ln86_1" [hart.cpp:86->hart.cpp:54]   --->   Operation 74 'trunc' 'trunc_ln86_1' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.25ns)   --->   "%or_ln86 = or i1 %trunc_ln86_1, i1 %trunc_ln54" [hart.cpp:86->hart.cpp:54]   --->   Operation 75 'or' 'or_ln86' <Predicate = (opcode == 19)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln86_1, i32 1, i32 31" [hart.cpp:86->hart.cpp:54]   --->   Operation 76 'partselect' 'tmp_8' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln86_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_8, i1 %or_ln86" [hart.cpp:86->hart.cpp:54]   --->   Operation 77 'bitconcatenate' 'or_ln86_1' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.66ns)   --->   "%br_ln55 = br void %sw.epilog" [hart.cpp:55]   --->   Operation 78 'br' 'br_ln55' <Predicate = (opcode == 19)> <Delay = 0.66>
ST_1 : Operation 79 [1/1] (1.89ns)   --->   "%return_val = call i32 @OP_AL_32I, i6 51, i7 %tmp2, i3 %func3, i32 %r1_val_read, i32 %r2_val_read" [hart.cpp:47]   --->   Operation 79 'call' 'return_val' <Predicate = (opcode == 51)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val, i32 1, i32 31" [hart.cpp:48]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i31 %trunc_ln" [hart.cpp:48]   --->   Operation 81 'sext' 'sext_ln48' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %return_val" [hart.cpp:49]   --->   Operation 82 'trunc' 'trunc_ln49' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.95ns)   --->   "%add_ln86 = add i32 %pc_val_read, i32 4" [hart.cpp:86->hart.cpp:49]   --->   Operation 83 'add' 'add_ln86' <Predicate = (opcode == 51)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %add_ln86" [hart.cpp:86->hart.cpp:49]   --->   Operation 84 'trunc' 'trunc_ln86' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.25ns)   --->   "%or_ln86_2 = or i1 %trunc_ln86, i1 %trunc_ln49" [hart.cpp:86->hart.cpp:49]   --->   Operation 85 'or' 'or_ln86_2' <Predicate = (opcode == 51)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln86, i32 1, i32 31" [hart.cpp:86->hart.cpp:49]   --->   Operation 86 'partselect' 'tmp_4' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_4, i1 %or_ln86_2" [hart.cpp:86->hart.cpp:49]   --->   Operation 87 'bitconcatenate' 'or_ln1' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.66ns)   --->   "%br_ln50 = br void %sw.epilog" [hart.cpp:50]   --->   Operation 88 'br' 'br_ln50' <Predicate = (opcode == 51)> <Delay = 0.66>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%phi_ln83 = phi i32 0, void %entry, i32 %add_ln80_1, void %sw.bb106, i32 %add_ln80, void %sw.bb96, i32 %imm_20_U, void %sw.bb88, i32 0, void %sw.bb77_ifconv, i32 %sext_ln53, void %sw.bb61, i32 %sext_ln48, void %sw.bb, i32 %add_ln80_2, void %cond.false, i32 %add_ln80_2, void %cond.true"   --->   Operation 89 'phi' 'phi_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%phi_ln83_1 = phi i32 0, void %entry, i32 %add_ln86_4, void %sw.bb106, i32 %add_ln86_3, void %sw.bb96, i32 %add_ln86_2, void %sw.bb88, i32 %add_ln86_6, void %sw.bb77_ifconv, i32 %or_ln86_1, void %sw.bb61, i32 %or_ln1, void %sw.bb, i32 %tmp_9, void %cond.false, i32 %tmp_10, void %cond.true" [hart.cpp:83]   --->   Operation 90 'phi' 'phi_ln83_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %phi_ln83" [hart.cpp:83]   --->   Operation 91 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %phi_ln83_1" [hart.cpp:83]   --->   Operation 92 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%ret_ln83 = ret i64 %mrv_1" [hart.cpp:83]   --->   Operation 93 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pc_val_read   (read          ) [ 00]
r2_val_read   (read          ) [ 00]
r1_val_read   (read          ) [ 00]
inst_val_read (read          ) [ 00]
opcode        (trunc         ) [ 01]
func3         (partselect    ) [ 00]
tmp2          (partselect    ) [ 00]
offset_2      (partselect    ) [ 00]
sext_ln37     (sext          ) [ 00]
tmp           (bitselect     ) [ 00]
tmp_1         (bitselect     ) [ 00]
tmp_5         (partselect    ) [ 00]
tmp_3         (partselect    ) [ 00]
offset_3      (bitconcatenate) [ 00]
tmp_6         (partselect    ) [ 00]
imm_20_U      (bitconcatenate) [ 00]
tmp_7         (partselect    ) [ 00]
tmp_2         (bitselect     ) [ 00]
tmp_s         (partselect    ) [ 00]
offset_1      (bitconcatenate) [ 00]
sext_ln42     (sext          ) [ 00]
switch_ln45   (switch        ) [ 00]
add_ln80_2    (add           ) [ 00]
add_ln86_5    (add           ) [ 00]
icmp_ln75     (icmp          ) [ 01]
br_ln75       (br            ) [ 00]
tmp_10        (bitset        ) [ 00]
br_ln75       (br            ) [ 00]
tmp_9         (bitset        ) [ 00]
br_ln75       (br            ) [ 00]
add_ln80_1    (add           ) [ 00]
add_ln86_4    (add           ) [ 00]
br_ln71       (br            ) [ 00]
add_ln80      (add           ) [ 00]
add_ln86_3    (add           ) [ 00]
br_ln67       (br            ) [ 00]
add_ln86_2    (add           ) [ 00]
br_ln63       (br            ) [ 00]
icmp_ln68     (icmp          ) [ 00]
returnval_2   (select        ) [ 00]
icmp_ln69     (icmp          ) [ 00]
returnval_3   (select        ) [ 00]
icmp_ln70     (icmp          ) [ 00]
returnval_4   (select        ) [ 00]
icmp_ln71     (icmp          ) [ 00]
xor_ln71      (xor           ) [ 00]
returnval_5   (select        ) [ 00]
icmp_ln72     (icmp          ) [ 00]
returnval_6   (select        ) [ 00]
icmp_ln73     (icmp          ) [ 00]
xor_ln73      (xor           ) [ 00]
returnval_7   (select        ) [ 00]
icmp_ln67     (icmp          ) [ 01]
returnval_8   (select        ) [ 00]
icmp_ln67_1   (icmp          ) [ 01]
returnval_9   (select        ) [ 00]
icmp_ln67_2   (icmp          ) [ 01]
returnval_10  (select        ) [ 00]
icmp_ln67_3   (icmp          ) [ 01]
returnval_11  (select        ) [ 00]
icmp_ln67_4   (icmp          ) [ 01]
returnval_12  (select        ) [ 00]
icmp_ln67_5   (icmp          ) [ 01]
returnval     (select        ) [ 00]
sext_ln66     (sext          ) [ 00]
add_ln86_6    (add           ) [ 00]
br_ln59       (br            ) [ 00]
return_val_1  (call          ) [ 00]
trunc_ln5     (partselect    ) [ 00]
sext_ln53     (sext          ) [ 00]
trunc_ln54    (trunc         ) [ 00]
add_ln86_1    (add           ) [ 00]
trunc_ln86_1  (trunc         ) [ 00]
or_ln86       (or            ) [ 00]
tmp_8         (partselect    ) [ 00]
or_ln86_1     (bitconcatenate) [ 00]
br_ln55       (br            ) [ 00]
return_val    (call          ) [ 00]
trunc_ln      (partselect    ) [ 00]
sext_ln48     (sext          ) [ 00]
trunc_ln49    (trunc         ) [ 00]
add_ln86      (add           ) [ 00]
trunc_ln86    (trunc         ) [ 00]
or_ln86_2     (or            ) [ 00]
tmp_4         (partselect    ) [ 00]
or_ln1        (bitconcatenate) [ 00]
br_ln50       (br            ) [ 00]
phi_ln83      (phi           ) [ 00]
phi_ln83_1    (phi           ) [ 00]
mrv           (insertvalue   ) [ 00]
mrv_1         (insertvalue   ) [ 00]
ret_ln83      (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pc_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP_AL_32I"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="pc_val_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_val_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="r2_val_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r2_val_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r1_val_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r1_val_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inst_val_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_val_read/1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="phi_ln83_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln83 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="phi_ln83_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="32" slack="0"/>
<pin id="147" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="32" slack="0"/>
<pin id="149" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="8" bw="1" slack="0"/>
<pin id="151" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="10" bw="31" slack="0"/>
<pin id="153" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="12" bw="31" slack="0"/>
<pin id="155" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="14" bw="32" slack="0"/>
<pin id="157" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="16" bw="32" slack="0"/>
<pin id="159" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln83/1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="phi_ln83_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln83_1 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="phi_ln83_1_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="32" slack="0"/>
<pin id="174" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="8" bw="32" slack="0"/>
<pin id="176" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="10" bw="32" slack="0"/>
<pin id="178" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="12" bw="32" slack="0"/>
<pin id="180" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="14" bw="32" slack="0"/>
<pin id="182" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="16" bw="32" slack="0"/>
<pin id="184" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln83_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_OP_AL_32I_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="0" index="3" bw="3" slack="0"/>
<pin id="192" dir="0" index="4" bw="32" slack="0"/>
<pin id="193" dir="0" index="5" bw="32" slack="0"/>
<pin id="194" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="return_val_1/1 return_val/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/1 add_ln80_1/1 add_ln86_3/1 add_ln86_2/1 add_ln86_1/1 add_ln86/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 icmp_ln67_5/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 icmp_ln71/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 icmp_ln73/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 trunc_ln/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="opcode_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="func3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="5" slack="0"/>
<pin id="256" dir="0" index="3" bw="5" slack="0"/>
<pin id="257" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="offset_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="12" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="offset_2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln37_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="0" index="3" bw="5" slack="0"/>
<pin id="311" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="offset_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="0" index="4" bw="4" slack="0"/>
<pin id="332" dir="0" index="5" bw="1" slack="0"/>
<pin id="333" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offset_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="20" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="imm_20_U_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="20" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_20_U/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="offset_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="21" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="8" slack="0"/>
<pin id="391" dir="0" index="3" bw="1" slack="0"/>
<pin id="392" dir="0" index="4" bw="10" slack="0"/>
<pin id="393" dir="0" index="5" bw="1" slack="0"/>
<pin id="394" dir="1" index="6" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offset_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln42_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="21" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln86_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_5/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_10_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="0" index="3" bw="1" slack="0"/>
<pin id="416" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="0" index="3" bw="1" slack="0"/>
<pin id="427" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln86_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="21" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_4/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln80_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln68_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="returnval_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="13" slack="0"/>
<pin id="456" dir="0" index="2" bw="13" slack="0"/>
<pin id="457" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_2/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln69_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="returnval_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="13" slack="0"/>
<pin id="470" dir="0" index="2" bw="13" slack="0"/>
<pin id="471" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_3/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="returnval_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="13" slack="0"/>
<pin id="478" dir="0" index="2" bw="13" slack="0"/>
<pin id="479" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_4/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="xor_ln71_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="returnval_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="13" slack="0"/>
<pin id="492" dir="0" index="2" bw="13" slack="0"/>
<pin id="493" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_5/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="returnval_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="13" slack="0"/>
<pin id="500" dir="0" index="2" bw="13" slack="0"/>
<pin id="501" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_6/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="xor_ln73_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="returnval_7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="13" slack="0"/>
<pin id="514" dir="0" index="2" bw="13" slack="0"/>
<pin id="515" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_7/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln67_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="returnval_8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="13" slack="0"/>
<pin id="528" dir="0" index="2" bw="13" slack="0"/>
<pin id="529" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_8/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln67_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="3" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="returnval_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="13" slack="0"/>
<pin id="542" dir="0" index="2" bw="13" slack="0"/>
<pin id="543" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_9/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln67_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_2/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="returnval_10_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="13" slack="0"/>
<pin id="556" dir="0" index="2" bw="13" slack="0"/>
<pin id="557" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_10/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln67_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_3/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="returnval_11_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="13" slack="0"/>
<pin id="570" dir="0" index="2" bw="13" slack="0"/>
<pin id="571" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_11/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="icmp_ln67_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_4/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="returnval_12_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="13" slack="0"/>
<pin id="584" dir="0" index="2" bw="13" slack="0"/>
<pin id="585" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_12/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="returnval_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="13" slack="0"/>
<pin id="592" dir="0" index="2" bw="13" slack="0"/>
<pin id="593" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln66_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="13" slack="0"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln86_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="13" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_6/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sext_ln53_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="31" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="trunc_ln54_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln86_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="or_ln86_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln86_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="31" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln86_1/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln48_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="31" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln49_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln86_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="or_ln86_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln86_2/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="or_ln1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="31" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="mrv_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="mrv_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="161"><net_src comp="110" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="162"><net_src comp="110" pin="0"/><net_sink comp="141" pin=8"/></net>

<net id="186"><net_src comp="110" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="195"><net_src comp="98" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="126" pin="2"/><net_sink comp="187" pin=4"/></net>

<net id="198"><net_src comp="108" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="120" pin="2"/><net_sink comp="187" pin=5"/></net>

<net id="204"><net_src comp="114" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="141" pin=14"/></net>

<net id="207"><net_src comp="200" pin="2"/><net_sink comp="141" pin=16"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="166" pin=4"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="166" pin=6"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="126" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="120" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="126" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="120" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="102" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="187" pin="6"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="104" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="102" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="200" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="104" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="132" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="132" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="12" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="262"><net_src comp="252" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="263"><net_src comp="252" pin="4"/><net_sink comp="187" pin=3"/></net>

<net id="270"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="132" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="274"><net_src comp="264" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="132" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="187" pin=5"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="132" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="132" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="312"><net_src comp="30" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="132" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="132" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="298" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="290" pin="3"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="316" pin="4"/><net_sink comp="326" pin=3"/></net>

<net id="338"><net_src comp="306" pin="4"/><net_sink comp="326" pin=4"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="132" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="12" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="340" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="141" pin=6"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="132" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="132" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="24" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="132" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="12" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="298" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="377" pin="4"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="369" pin="3"/><net_sink comp="387" pin=3"/></net>

<net id="399"><net_src comp="359" pin="4"/><net_sink comp="387" pin=4"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="387" pin=5"/></net>

<net id="404"><net_src comp="387" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="285" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="114" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="78" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="80" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="82" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="421"><net_src comp="411" pin="4"/><net_sink comp="166" pin=16"/></net>

<net id="428"><net_src comp="78" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="432"><net_src comp="422" pin="4"/><net_sink comp="166" pin=14"/></net>

<net id="437"><net_src comp="401" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="114" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="444"><net_src comp="350" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="114" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="446"><net_src comp="440" pin="2"/><net_sink comp="141" pin=4"/></net>

<net id="451"><net_src comp="126" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="120" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="326" pin="6"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="126" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="120" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="326" pin="6"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="216" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="326" pin="6"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="84" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="216" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="82" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="326" pin="6"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="222" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="326" pin="6"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="84" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="222" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="82" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="326" pin="6"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="523"><net_src comp="252" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="86" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="511" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="88" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="252" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="90" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="497" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="525" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="252" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="92" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="489" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="539" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="252" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="94" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="475" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="553" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="579"><net_src comp="252" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="467" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="567" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="211" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="453" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="581" pin="3"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="114" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="601" pin="2"/><net_sink comp="166" pin=8"/></net>

<net id="611"><net_src comp="228" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="141" pin=10"/></net>

<net id="616"><net_src comp="187" pin="6"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="200" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="613" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="106" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="238" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="627" pin=2"/></net>

<net id="635"><net_src comp="627" pin="3"/><net_sink comp="166" pin=10"/></net>

<net id="639"><net_src comp="228" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="141" pin=12"/></net>

<net id="644"><net_src comp="187" pin="6"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="200" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="641" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="106" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="238" pin="4"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="649" pin="2"/><net_sink comp="655" pin=2"/></net>

<net id="663"><net_src comp="655" pin="3"/><net_sink comp="166" pin=12"/></net>

<net id="668"><net_src comp="112" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="141" pin="18"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="166" pin="18"/><net_sink comp="670" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: hart : inst_val | {1 }
	Port: hart : r1_val | {1 }
	Port: hart : r2_val | {1 }
	Port: hart : pc_val | {1 }
  - Chain level:
	State 1
		sext_ln37 : 1
		offset_3 : 1
		imm_20_U : 1
		offset_1 : 1
		sext_ln42 : 2
		switch_ln45 : 1
		add_ln86_5 : 2
		icmp_ln75 : 1
		br_ln75 : 2
		tmp_10 : 3
		tmp_9 : 3
		add_ln86_4 : 3
		add_ln80 : 2
		returnval_2 : 2
		returnval_3 : 2
		returnval_4 : 2
		xor_ln71 : 1
		returnval_5 : 2
		returnval_6 : 2
		xor_ln73 : 1
		returnval_7 : 2
		icmp_ln67 : 1
		returnval_8 : 3
		icmp_ln67_1 : 1
		returnval_9 : 4
		icmp_ln67_2 : 1
		returnval_10 : 5
		icmp_ln67_3 : 1
		returnval_11 : 6
		icmp_ln67_4 : 1
		returnval_12 : 7
		icmp_ln67_5 : 1
		returnval : 8
		sext_ln66 : 9
		add_ln86_6 : 10
		return_val_1 : 2
		trunc_ln5 : 3
		sext_ln53 : 4
		trunc_ln54 : 3
		trunc_ln86_1 : 1
		or_ln86 : 4
		tmp_8 : 1
		or_ln86_1 : 4
		return_val : 1
		trunc_ln : 2
		sext_ln48 : 3
		trunc_ln49 : 2
		trunc_ln86 : 1
		or_ln86_2 : 3
		tmp_4 : 1
		or_ln1 : 3
		phi_ln83 : 5
		phi_ln83_1 : 11
		mrv : 6
		mrv_1 : 12
		ret_ln83 : 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   call   |    grp_OP_AL_32I_fu_187   |    32   |   847   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_211        |    0    |    10   |
|          |         grp_fu_216        |    0    |    39   |
|          |         grp_fu_222        |    0    |    39   |
|          |      icmp_ln68_fu_447     |    0    |    39   |
|   icmp   |      icmp_ln69_fu_461     |    0    |    39   |
|          |      icmp_ln67_fu_519     |    0    |    10   |
|          |     icmp_ln67_1_fu_533    |    0    |    10   |
|          |     icmp_ln67_2_fu_547    |    0    |    10   |
|          |     icmp_ln67_3_fu_561    |    0    |    10   |
|          |     icmp_ln67_4_fu_575    |    0    |    10   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_200        |    0    |    39   |
|          |     add_ln86_5_fu_405     |    0    |    39   |
|    add   |     add_ln86_4_fu_433     |    0    |    39   |
|          |      add_ln80_fu_440      |    0    |    39   |
|          |     add_ln86_6_fu_601     |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |     returnval_2_fu_453    |    0    |    13   |
|          |     returnval_3_fu_467    |    0    |    13   |
|          |     returnval_4_fu_475    |    0    |    13   |
|          |     returnval_5_fu_489    |    0    |    13   |
|          |     returnval_6_fu_497    |    0    |    13   |
|  select  |     returnval_7_fu_511    |    0    |    13   |
|          |     returnval_8_fu_525    |    0    |    13   |
|          |     returnval_9_fu_539    |    0    |    13   |
|          |    returnval_10_fu_553    |    0    |    13   |
|          |    returnval_11_fu_567    |    0    |    13   |
|          |    returnval_12_fu_581    |    0    |    13   |
|          |      returnval_fu_589     |    0    |    13   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln71_fu_483      |    0    |    2    |
|          |      xor_ln73_fu_505      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln86_fu_621      |    0    |    2    |
|          |      or_ln86_2_fu_649     |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |  pc_val_read_read_fu_114  |    0    |    0    |
|   read   |  r2_val_read_read_fu_120  |    0    |    0    |
|          |  r1_val_read_read_fu_126  |    0    |    0    |
|          | inst_val_read_read_fu_132 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_228        |    0    |    0    |
|          |         grp_fu_238        |    0    |    0    |
|          |        func3_fu_252       |    0    |    0    |
|          |        tmp2_fu_264        |    0    |    0    |
|partselect|      offset_2_fu_275      |    0    |    0    |
|          |        tmp_5_fu_306       |    0    |    0    |
|          |        tmp_3_fu_316       |    0    |    0    |
|          |        tmp_6_fu_340       |    0    |    0    |
|          |        tmp_7_fu_359       |    0    |    0    |
|          |        tmp_s_fu_377       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       opcode_fu_248       |    0    |    0    |
|          |     trunc_ln54_fu_613     |    0    |    0    |
|   trunc  |    trunc_ln86_1_fu_617    |    0    |    0    |
|          |     trunc_ln49_fu_641     |    0    |    0    |
|          |     trunc_ln86_fu_645     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      sext_ln37_fu_285     |    0    |    0    |
|          |      sext_ln42_fu_401     |    0    |    0    |
|   sext   |      sext_ln66_fu_597     |    0    |    0    |
|          |      sext_ln53_fu_608     |    0    |    0    |
|          |      sext_ln48_fu_636     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_290        |    0    |    0    |
| bitselect|        tmp_1_fu_298       |    0    |    0    |
|          |        tmp_2_fu_369       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      offset_3_fu_326      |    0    |    0    |
|          |      imm_20_U_fu_350      |    0    |    0    |
|bitconcatenate|      offset_1_fu_387      |    0    |    0    |
|          |      or_ln86_1_fu_627     |    0    |    0    |
|          |       or_ln1_fu_655       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  bitset  |       tmp_10_fu_411       |    0    |    0    |
|          |        tmp_9_fu_422       |    0    |    0    |
|----------|---------------------------|---------|---------|
|insertvalue|         mrv_fu_664        |    0    |    0    |
|          |        mrv_1_fu_670       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    32   |   1422  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|phi_ln83_1_reg_163|   32   |
| phi_ln83_reg_138 |   32   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_OP_AL_32I_fu_187 |  p1  |   2  |   6  |   12   |
| grp_OP_AL_32I_fu_187 |  p5  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   76   ||  0.804  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   32   |  1422  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   96   |  1431  |
+-----------+--------+--------+--------+
