<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="led_09.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="led_09.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="led_09.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="led_09.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="led_09.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="led_09.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="led_09.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="led_09.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="led_09.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="led_09.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="led_09.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="led_09.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="led_09.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="led_09.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="led_09.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="led_09.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="led_09.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="led_09.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="led_09.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="led_09.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="led_09.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="led_09.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="led_09.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="led_09.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led_09_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="led_09_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="led_09_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="led_09_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="led_09_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="led_09_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_09_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_09_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="led_09_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="led_09_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_09_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="led_09_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="led_09_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="led_09_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="led_09_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/map/led_09_map.nlf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/map/led_09_map.sdf"/>
    <file xil_pn:branch="PostMapSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/map/led_09_map.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9151227136632646648" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5271631931329867471" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4898157788269936182" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319266" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3225001354186799035" xil_pn:start_ts="1757319266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757319615" xil_pn:in_ck="5158874067489517" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1057143763747309984" xil_pn:start_ts="1757319596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="led_09.lso"/>
      <outfile xil_pn:name="led_09.ngc"/>
      <outfile xil_pn:name="led_09.ngr"/>
      <outfile xil_pn:name="led_09.prj"/>
      <outfile xil_pn:name="led_09.stx"/>
      <outfile xil_pn:name="led_09.syr"/>
      <outfile xil_pn:name="led_09.xst"/>
      <outfile xil_pn:name="led_09_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1757320514" xil_pn:in_ck="5158874067488265" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8144298609318924149" xil_pn:start_ts="1757320514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757320527" xil_pn:in_ck="1561724441966251660" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8355222198877910962" xil_pn:start_ts="1757320514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="led_09.bld"/>
      <outfile xil_pn:name="led_09.ngd"/>
      <outfile xil_pn:name="led_09_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1757320553" xil_pn:in_ck="1563256020951516109" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4756088955047530681" xil_pn:start_ts="1757320527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="led_09.pcf"/>
      <outfile xil_pn:name="led_09_map.map"/>
      <outfile xil_pn:name="led_09_map.mrp"/>
      <outfile xil_pn:name="led_09_map.ncd"/>
      <outfile xil_pn:name="led_09_map.ngm"/>
      <outfile xil_pn:name="led_09_map.xrpt"/>
      <outfile xil_pn:name="led_09_summary.xml"/>
      <outfile xil_pn:name="led_09_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1757320583" xil_pn:in_ck="5685913180011916198" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1757320553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="led_09.ncd"/>
      <outfile xil_pn:name="led_09.pad"/>
      <outfile xil_pn:name="led_09.par"/>
      <outfile xil_pn:name="led_09.ptwx"/>
      <outfile xil_pn:name="led_09.unroutes"/>
      <outfile xil_pn:name="led_09.xpi"/>
      <outfile xil_pn:name="led_09_pad.csv"/>
      <outfile xil_pn:name="led_09_pad.txt"/>
      <outfile xil_pn:name="led_09_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1757383975" xil_pn:in_ck="5158874067480640" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1757383959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="led_09.bgn"/>
      <outfile xil_pn:name="led_09.bit"/>
      <outfile xil_pn:name="led_09.drc"/>
      <outfile xil_pn:name="led_09.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1757383991" xil_pn:in_ck="5158874067467786" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1757383989">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1757320583" xil_pn:in_ck="1361087594896608841" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1757320571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="led_09.twr"/>
      <outfile xil_pn:name="led_09.twx"/>
    </transform>
    <transform xil_pn:end_ts="1757385042" xil_pn:in_ck="-6301937403913092643" xil_pn:name="TRAN_postMapSimModel" xil_pn:prop_ck="-1350610255716125376" xil_pn:start_ts="1757385027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/map/led_09_map.nlf"/>
      <outfile xil_pn:name="netgen/map/led_09_map.sdf"/>
      <outfile xil_pn:name="netgen/map/led_09_map.v"/>
    </transform>
  </transforms>

</generated_project>
