
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003267                       # Number of seconds simulated
sim_ticks                                  3267170397                       # Number of ticks simulated
final_tick                               574770093516                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65017                       # Simulator instruction rate (inst/s)
host_op_rate                                    85276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 100804                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904780                       # Number of bytes of host memory used
host_seconds                                 32411.25                       # Real time elapsed on the host
sim_insts                                  2107291092                       # Number of instructions simulated
sim_ops                                    2763886800                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       110208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        32128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               146304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92544                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          861                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          251                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1143                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             723                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  723                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       587664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33731941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       626842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9833586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                44780034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       587664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       626842                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1214507                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28325428                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28325428                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28325428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       587664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33731941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       626842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9833586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               73105462                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7834942                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873601                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509775                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185595                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414892                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372530                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207962                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5877                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3383785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15977723                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873601                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580492                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         909008                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        354912                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667910                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74122                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7751252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.375630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4461089     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164113      2.12%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298738      3.85%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280300      3.62%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456062      5.88%     73.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475534      6.13%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113807      1.47%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86017      1.11%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1415592     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7751252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366767                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.039291                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491542                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       343265                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181743                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        13026                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        721666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313973                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17887113                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        721666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639502                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         105525                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41126                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044888                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       198536                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17403064                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69143                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        78011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23121792                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79233095                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79233095                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8208748                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2054                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           539542                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2667946                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582851                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9953                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       225378                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16449015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13840101                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18617                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5027654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13787892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7751252                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785531                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840002                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2690512     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1434386     18.51%     53.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1271655     16.41%     69.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773398      9.98%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802532     10.35%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473534      6.11%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210568      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56331      0.73%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38336      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7751252                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54787     66.29%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17857     21.60%     87.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10009     12.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10861247     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109565      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374769     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493520      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13840101                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766459                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82653                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005972                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35532719                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21478721                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13922754                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34289                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       782992                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143910                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        721666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          52967                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5147                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16451019                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2667946                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582851                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3057                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207953                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574711                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279353                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265385                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761014                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048565                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481661                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.732586                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392942                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377343                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20103687                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707395                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408837                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371777                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5079307                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185889                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7029586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.617702                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.311816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3233809     46.00%     46.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493309     21.24%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833533     11.86%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283331      4.03%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272699      3.88%     87.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       114896      1.63%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299613      4.26%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88713      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       409683      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7029586                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371777                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931215                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       409683                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23070987                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33624455                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  83690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.783494                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.783494                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.276334                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.276334                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62765606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17548645                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18401063                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7834942                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2964319                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2420478                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198839                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1232089                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1165392                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          304594                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8755                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3063888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16092186                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2964319                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1469986                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3485874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1034616                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        424086                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1491660                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        76974                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7808012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4322138     55.36%     55.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          283934      3.64%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          430090      5.51%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          295821      3.79%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          208447      2.67%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          202247      2.59%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          122406      1.57%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          262692      3.36%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1680237     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7808012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378346                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053900                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3152575                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       445273                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3327611                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48593                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        833947                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       497324                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19259273                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        833947                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3330426                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46773                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       142822                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3194870                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       259163                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18679823                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        108174                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88262                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26211223                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86931725                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86931725                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16094311                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10116878                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3338                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1603                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           773177                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1710837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       872895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10467                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       204883                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17400383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13887759                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27841                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5821419                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17800830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7808012                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778655                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921432                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2784288     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1585143     20.30%     55.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1098585     14.07%     70.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       747779      9.58%     79.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       768660      9.84%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       362817      4.65%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       325061      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62414      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73265      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7808012                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          75218     70.57%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15001     14.07%     84.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16373     15.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11614925     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175240      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1599      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1363852      9.82%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       732143      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13887759                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772541                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106592                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007675                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35717960                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23225038                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13500978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13994351                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43785                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       664990                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          617                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       207723                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        833947                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24359                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4619                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17403586                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62716                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1710837                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       872895                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1603                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       229242                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13630810                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1274848                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256946                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1988536                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1937209                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            713688                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739746                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13506996                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13500978                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8741231                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24833314                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723175                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9357454                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11534544                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5869053                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200240                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6974065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177902                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2655623     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2004731     28.75%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       759021     10.88%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       424614      6.09%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       354242      5.08%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159364      2.29%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       151433      2.17%     93.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       104753      1.50%     94.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360284      5.17%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6974065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9357454                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11534544                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1711019                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045847                       # Number of loads committed
system.switch_cpus1.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1673466                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10384164                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       238591                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360284                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24017378                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35641724                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9357454                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11534544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9357454                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837294                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837294                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194323                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194323                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61218522                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18779187                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17711960                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3196                       # number of misc regfile writes
system.l2.replacements                           1143                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           581770                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66679                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.724936                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18983.403444                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.914621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    453.550230                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.722495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    118.584056                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             58.493584                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          29569.684163                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16321.647407                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.289664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.006921                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000240                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001809                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000893                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.451198                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.249049                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4209                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2850                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7059                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2520                       # number of Writeback hits
system.l2.Writeback_hits::total                  2520                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2850                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7059                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4209                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2850                       # number of overall hits
system.l2.overall_hits::total                    7059                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          861                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          251                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1143                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          861                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          251                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1143                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          861                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          251                       # number of overall misses
system.l2.overall_misses::total                  1143                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       828929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     53933162                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       843140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     16244830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        71850061                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       828929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     53933162                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       843140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     16244830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71850061                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       828929                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     53933162                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       843140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     16244830                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71850061                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                8202                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2520                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2520                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5070                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 8202                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5070                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                8202                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.169822                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.080942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.139356                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.169822                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.080942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139356                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.169822                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.080942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139356                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55261.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62640.141696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52696.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64720.438247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62860.945757                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55261.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62640.141696                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52696.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64720.438247                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62860.945757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55261.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62640.141696                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52696.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64720.438247                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62860.945757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  723                       # number of writebacks
system.l2.writebacks::total                       723                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          861                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          251                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1143                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1143                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1143                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       738959                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48939124                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       749265                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14790984                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     65218332                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       738959                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     48939124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       749265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14790984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     65218332                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       738959                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     48939124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       749265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14790984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     65218332                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169822                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.080942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.139356                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.169822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.080942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.169822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.080942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139356                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49263.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56839.865273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46829.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58928.223108                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 57058.908136                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49263.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56839.865273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46829.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58928.223108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57058.908136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49263.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56839.865273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46829.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58928.223108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57058.908136                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.914594                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700006                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.992620                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.914594                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868453                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667892                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667892                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667892                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1099245                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1099245                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1099245                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1099245                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1099245                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1099245                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667910                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667910                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667910                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667910                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667910                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61069.166667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61069.166667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61069.166667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61069.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61069.166667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61069.166667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       844876                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       844876                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       844876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       844876                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       844876                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       844876                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56325.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56325.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56325.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56325.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56325.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56325.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5070                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223937688                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5326                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42046.129929                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.909399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.090601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776990                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223010                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2069332                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2069332                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2506272                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2506272                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2506272                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2506272                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        13825                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        13825                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13825                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13825                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13825                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13825                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    501125236                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    501125236                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    501125236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    501125236                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    501125236                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    501125236                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520097                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520097                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520097                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520097                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006637                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006637                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005486                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005486                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005486                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005486                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36247.756673                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36247.756673                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36247.756673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36247.756673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36247.756673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36247.756673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1710                       # number of writebacks
system.cpu0.dcache.writebacks::total             1710                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8755                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8755                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8755                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5070                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5070                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5070                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5070                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5070                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5070                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     83979439                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     83979439                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     83979439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     83979439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     83979439                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     83979439                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002434                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002012                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002012                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002012                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002012                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16563.991913                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16563.991913                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16563.991913                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16563.991913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16563.991913                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16563.991913                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.722465                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089432928                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358079.930736                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.722465                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025196                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739940                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1491641                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1491641                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1491641                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1491641                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1491641                       # number of overall hits
system.cpu1.icache.overall_hits::total        1491641                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1047104                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1047104                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1047104                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1047104                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1047104                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1047104                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1491660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1491660                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1491660                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1491660                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1491660                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1491660                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55110.736842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55110.736842                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55110.736842                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55110.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55110.736842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55110.736842                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       860665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       860665                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       860665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       860665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       860665                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       860665                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53791.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53791.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53791.562500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53791.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53791.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53791.562500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3101                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161221052                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3357                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              48025.335716                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.591295                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.408705                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       970208                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         970208                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       661975                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        661975                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1602                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1602                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1632183                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1632183                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1632183                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1632183                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6300                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6300                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6300                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    154259396                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    154259396                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    154259396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    154259396                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    154259396                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    154259396                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       976508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       976508                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       661975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       661975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1638483                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1638483                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1638483                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1638483                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006452                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006452                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003845                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003845                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003845                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003845                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24485.618413                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24485.618413                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24485.618413                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24485.618413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24485.618413                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24485.618413                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          810                       # number of writebacks
system.cpu1.dcache.writebacks::total              810                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3199                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3199                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3199                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3199                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3199                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3199                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3101                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3101                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3101                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40036970                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40036970                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40036970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40036970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40036970                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40036970                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12910.986778                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12910.986778                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12910.986778                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12910.986778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12910.986778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12910.986778                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
