INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/lab04/lab04.srcs/sources_1/new/adder_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/lab04/lab04.srcs/sources_1/new/my_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucetre/Documents/semester/lab04/lab04.srcs/sim_1/new/tb_adder_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_array
