# Synthesis-Verification
ECE481 Project for Verification Methods of Synthesized Designs
- The purpose of the project here was to simulate a circuit and observe changes in slack when multiple clock signals are used
