

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1fd24a6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1fd24a68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a50..

GPGPU-Sim PTX: cudaLaunch for 0x0x40963a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvm6iiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvm6iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvm6iiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvm6iiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvm6iiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvm6iiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvm6iiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x11938 (mri-gridding.4.sm_70.ptx:8340) @%p2 bra BB22_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11968 (mri-gridding.4.sm_70.ptx:8349) shl.b32 %r86, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11988 (mri-gridding.4.sm_70.ptx:8353) @%p3 bra BB22_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119a0 (mri-gridding.4.sm_70.ptx:8359) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11e40 (mri-gridding.4.sm_70.ptx:8509) @%p4 bra BB22_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f30 (mri-gridding.4.sm_70.ptx:8546) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11e58 (mri-gridding.4.sm_70.ptx:8514) @%p5 bra BB22_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f10 (mri-gridding.4.sm_70.ptx:8540) shl.b32 %r349, %r349, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x11f28 (mri-gridding.4.sm_70.ptx:8543) @%p6 bra BB22_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f30 (mri-gridding.4.sm_70.ptx:8546) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x11f38 (mri-gridding.4.sm_70.ptx:8547) @%p7 bra BB22_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f70 (mri-gridding.4.sm_70.ptx:8557) mov.u32 %r350, %r90;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x11f78 (mri-gridding.4.sm_70.ptx:8558) @%p4 bra BB22_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12078 (mri-gridding.4.sm_70.ptx:8597) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x11f98 (mri-gridding.4.sm_70.ptx:8564) @%p9 bra BB22_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12060 (mri-gridding.4.sm_70.ptx:8592) shl.b32 %r350, %r350, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x12070 (mri-gridding.4.sm_70.ptx:8594) @%p10 bra BB22_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12078 (mri-gridding.4.sm_70.ptx:8597) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x121f8 (mri-gridding.4.sm_70.ptx:8645) @%p15 bra BB22_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12200 (mri-gridding.4.sm_70.ptx:8647) @%p2 bra BB22_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x12200 (mri-gridding.4.sm_70.ptx:8647) @%p2 bra BB22_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12360 (mri-gridding.4.sm_70.ptx:8711) membar.gl;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x123d0 (mri-gridding.4.sm_70.ptx:8730) @%p17 bra BB22_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12460 (mri-gridding.4.sm_70.ptx:8761) @%p2 bra BB22_22;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x12460 (mri-gridding.4.sm_70.ptx:8761) @%p2 bra BB22_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12528 (mri-gridding.4.sm_70.ptx:8789) mov.u32 %r69, %nctaid.x;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x12538 (mri-gridding.4.sm_70.ptx:8791) @%p3 bra BB22_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12560 (mri-gridding.4.sm_70.ptx:8799) setp.eq.s32%p1, %r67, %r68;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x12668 (mri-gridding.4.sm_70.ptx:8856) @!%p1 bra BB22_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126f0 (mri-gridding.4.sm_70.ptx:8887) ret;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x12670 (mri-gridding.4.sm_70.ptx:8857) bra.uni BB22_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12678 (mri-gridding.4.sm_70.ptx:8860) mov.u32 %r318, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvm6iiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvm6iiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvm6iiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvm6iiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvm6iiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 509773
gpu_sim_insn = 1023822520
gpu_ipc =    2008.3890
gpu_tot_sim_cycle = 509773
gpu_tot_sim_insn = 1023822520
gpu_tot_ipc =    2008.3890
gpu_tot_issued_cta = 2594
gpu_occupancy = 58.0653% 
gpu_tot_occupancy = 58.0653% 
max_total_param_size = 0
gpu_stall_dramfull = 290138
gpu_stall_icnt2sh    = 3016
partiton_level_parallism =      26.0873
partiton_level_parallism_total  =      26.0873
partiton_level_parallism_util =      28.5127
partiton_level_parallism_util_total  =      28.5127
L2_BW  =     944.9858 GB/Sec
L2_BW_total  =     944.9858 GB/Sec
gpu_total_sim_rate=198800
############## bottleneck_stats #############
cycles: core 509773, icnt 509773, l2 509773, dram 382780
gpu_ipc	2008.389
gpu_tot_issued_cta = 2594, average cycles = 197
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 1182782 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 573216 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.213	80
L1D data util	0.735	80	0.755	27
L1D tag util	0.241	80	0.249	65
L2 data util	0.357	64	0.364	17
L2 tag util	0.316	64	0.323	53
n_l2_access	 10311319
icnt s2m util	0.000	0	0.000	53	flits per packet: -nan
icnt m2s util	0.000	0	0.000	53	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.236	32	0.240	2

latency_l1_hit:	46968280, num_l1_reqs:	1573522
L1 hit latency:	29
latency_l2_hit:	1546249001, num_l2_reqs:	6392900
L2 hit latency:	913
latency_dram:	-1311192998, num_dram_reqs:	3891796
DRAM latency:	766

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.475	80	0.483	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.121	80	0.123	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.151	80	0.154	0

smem port	0.461	80

n_reg_bank	16
reg port	0.114	16	0.177	1
L1D tag util	0.241	80	0.249	65
L1D fill util	0.043	80	0.046	27
n_l1d_mshr	4096
L1D mshr util	0.013	80
n_l1d_missq	16
L1D missq util	0.050	80
L1D hit rate	0.160
L1D miss rate	0.722
L1D rsfail rate	0.118
L2 tag util	0.316	64	0.323	53
L2 fill util	0.036	64	0.037	3
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.123	64	0.126	26
L2 missq util	0.002	64	0.002	3
L2 hit rate	0.623
L2 miss rate	0.377
L2 rsfail rate	0.000

dram activity	0.552	32	0.562	8

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 26559120, load_transaction_bytes 106236480, icnt_m2s_bytes 0
n_gmem_load_insns 207500, n_gmem_load_accesses 3319890
n_smem_access_insn 3937719, n_smem_accesses 18796160

tmp_counter/12	0.415

run 0.036, fetch 0.001, sync 0.553, control 0.003, data 0.390, struct 0.017
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 110418, Miss = 89985, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 13329
	L1D_cache_core[1]: Access = 110418, Miss = 90924, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 12154
	L1D_cache_core[2]: Access = 110418, Miss = 90155, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 13292
	L1D_cache_core[3]: Access = 110418, Miss = 90386, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 12600
	L1D_cache_core[4]: Access = 107072, Miss = 89126, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 15965
	L1D_cache_core[5]: Access = 110418, Miss = 90062, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 12991
	L1D_cache_core[6]: Access = 107072, Miss = 88117, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 13859
	L1D_cache_core[7]: Access = 110418, Miss = 89471, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 11221
	L1D_cache_core[8]: Access = 110418, Miss = 89765, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 13448
	L1D_cache_core[9]: Access = 110418, Miss = 90016, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 12315
	L1D_cache_core[10]: Access = 110418, Miss = 90873, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 14504
	L1D_cache_core[11]: Access = 110418, Miss = 90091, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 13181
	L1D_cache_core[12]: Access = 110418, Miss = 90146, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 13465
	L1D_cache_core[13]: Access = 110418, Miss = 90446, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 12467
	L1D_cache_core[14]: Access = 110418, Miss = 89683, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 13154
	L1D_cache_core[15]: Access = 107072, Miss = 88305, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 14423
	L1D_cache_core[16]: Access = 107072, Miss = 88205, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16094
	L1D_cache_core[17]: Access = 110418, Miss = 90297, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 14798
	L1D_cache_core[18]: Access = 110418, Miss = 90493, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 13587
	L1D_cache_core[19]: Access = 107072, Miss = 87429, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14010
	L1D_cache_core[20]: Access = 107072, Miss = 87603, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 14022
	L1D_cache_core[21]: Access = 107072, Miss = 87485, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14739
	L1D_cache_core[22]: Access = 107072, Miss = 88269, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14579
	L1D_cache_core[23]: Access = 109300, Miss = 89345, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14078
	L1D_cache_core[24]: Access = 107072, Miss = 86908, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 13537
	L1D_cache_core[25]: Access = 107072, Miss = 87437, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14211
	L1D_cache_core[26]: Access = 107072, Miss = 87982, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 15179
	L1D_cache_core[27]: Access = 110418, Miss = 91484, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 14667
	L1D_cache_core[28]: Access = 107072, Miss = 89061, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 16566
	L1D_cache_core[29]: Access = 110418, Miss = 90585, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 15527
	L1D_cache_core[30]: Access = 107072, Miss = 87550, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 13656
	L1D_cache_core[31]: Access = 107072, Miss = 86618, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 14117
	L1D_cache_core[32]: Access = 110418, Miss = 89809, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 14064
	L1D_cache_core[33]: Access = 107072, Miss = 87447, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14953
	L1D_cache_core[34]: Access = 107072, Miss = 87143, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 13993
	L1D_cache_core[35]: Access = 107072, Miss = 87766, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 14582
	L1D_cache_core[36]: Access = 110418, Miss = 90228, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 15896
	L1D_cache_core[37]: Access = 110418, Miss = 89279, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 13377
	L1D_cache_core[38]: Access = 107072, Miss = 88036, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 14242
	L1D_cache_core[39]: Access = 107072, Miss = 87321, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 13882
	L1D_cache_core[40]: Access = 107072, Miss = 88141, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 15714
	L1D_cache_core[41]: Access = 107072, Miss = 86496, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 15747
	L1D_cache_core[42]: Access = 107072, Miss = 87453, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14154
	L1D_cache_core[43]: Access = 107072, Miss = 87891, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 14733
	L1D_cache_core[44]: Access = 107072, Miss = 86742, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 14675
	L1D_cache_core[45]: Access = 110418, Miss = 90454, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 14929
	L1D_cache_core[46]: Access = 110418, Miss = 89548, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 12747
	L1D_cache_core[47]: Access = 110418, Miss = 89351, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 13520
	L1D_cache_core[48]: Access = 107072, Miss = 87647, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 14943
	L1D_cache_core[49]: Access = 107072, Miss = 87751, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 15596
	L1D_cache_core[50]: Access = 110418, Miss = 90057, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 13390
	L1D_cache_core[51]: Access = 107072, Miss = 87956, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 15790
	L1D_cache_core[52]: Access = 107072, Miss = 87617, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 15503
	L1D_cache_core[53]: Access = 110418, Miss = 89219, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 14776
	L1D_cache_core[54]: Access = 107072, Miss = 86819, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 14330
	L1D_cache_core[55]: Access = 110418, Miss = 89921, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 13863
	L1D_cache_core[56]: Access = 107072, Miss = 88021, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 14597
	L1D_cache_core[57]: Access = 107072, Miss = 89431, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 17422
	L1D_cache_core[58]: Access = 107072, Miss = 88360, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 14329
	L1D_cache_core[59]: Access = 107072, Miss = 88518, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 16093
	L1D_cache_core[60]: Access = 107072, Miss = 87588, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 14532
	L1D_cache_core[61]: Access = 107072, Miss = 86798, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 15397
	L1D_cache_core[62]: Access = 110418, Miss = 90976, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14579
	L1D_cache_core[63]: Access = 110418, Miss = 90094, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 14510
	L1D_cache_core[64]: Access = 107072, Miss = 87433, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 13912
	L1D_cache_core[65]: Access = 110418, Miss = 90910, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 16344
	L1D_cache_core[66]: Access = 107072, Miss = 88175, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15411
	L1D_cache_core[67]: Access = 110418, Miss = 90130, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 13532
	L1D_cache_core[68]: Access = 107072, Miss = 87616, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 16013
	L1D_cache_core[69]: Access = 107072, Miss = 89066, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 16484
	L1D_cache_core[70]: Access = 107072, Miss = 88207, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14414
	L1D_cache_core[71]: Access = 110418, Miss = 90229, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 14352
	L1D_cache_core[72]: Access = 107072, Miss = 88720, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 16100
	L1D_cache_core[73]: Access = 107072, Miss = 87989, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 15720
	L1D_cache_core[74]: Access = 110418, Miss = 89614, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 12616
	L1D_cache_core[75]: Access = 107072, Miss = 88414, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 13924
	L1D_cache_core[76]: Access = 110418, Miss = 90935, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13637
	L1D_cache_core[77]: Access = 107072, Miss = 87492, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 15721
	L1D_cache_core[78]: Access = 107072, Miss = 87798, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 14933
	L1D_cache_core[79]: Access = 107072, Miss = 87976, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 17333
	L1D_total_cache_accesses = 8678406
	L1D_total_cache_misses = 7104884
	L1D_total_cache_miss_rate = 0.8187
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1157039
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1547528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1766396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 898868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5966
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5331957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 258171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 565
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3319890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5358516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 898868
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 258171
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20503, 12334, 11046, 11046, 9758, 9758, 9758, 9758, 20503, 12334, 11046, 11046, 9758, 9758, 9758, 9758, 20503, 12334, 11046, 11046, 9758, 9758, 9758, 9758, 17574, 10572, 9468, 9468, 8364, 8364, 8364, 8364, 17574, 10572, 9468, 9468, 8364, 8364, 8364, 8364, 
gpgpu_n_tot_thrd_icount = 1114211776
gpgpu_n_tot_w_icount = 34819118
gpgpu_n_stall_shd_mem = 32110507
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1772362
gpgpu_n_mem_write_global = 11526232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6639780
gpgpu_n_store_insn = 17984364
gpgpu_n_shmem_insn = 114251192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858441
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9198985
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5929101
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78135888	W0_Idle:10047073	W0_Scoreboard:36828789	W1:625154	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:72	W11:0	W12:0	W13:0	W14:0	W15:0	W16:492860	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:32269144
single_issue_nums: WS0:11213862	WS1:8186664	WS2:7709296	WS3:7709296	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14178896 {8:1772362,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 263682368 {8:6167716,40:5358516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70894480 {40:1772362,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 92209856 {8:11526232,}
maxmflatency = 10711 
max_icnt2mem_latency = 9820 
maxmrqlatency = 593 
max_icnt2sh_latency = 1225 
averagemflatency = 934 
avg_icnt2mem_latency = 472 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 95 
mrq_lat_table:347682 	221975 	107732 	108486 	272573 	447051 	208939 	39790 	1753 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1390873 	2019022 	4722111 	4857604 	241736 	43116 	24132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	194963 	287538 	321853 	1287292 	1501744 	1355908 	1138688 	1880727 	3963733 	1269970 	35906 	41532 	18740 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1693257 	1141038 	1375799 	1652405 	1925762 	2109879 	1878834 	1306975 	214308 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	40 	672 	198 	6 	14 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        74        64        72        64        64        64        64        64        64        64        64        72        64        64        64 
dram[1]:        64        64        72        64        80        64        64        64        88        96        64        64        64        72        64        80 
dram[2]:        64        64        72        64        80        64        64        64        88        72        64        72        64        64        64        88 
dram[3]:        64        64        80        72        72        64        64        64        64        80        64        64        64        64        64        88 
dram[4]:        64        97        72        64        72        64        64        64        64        72        64        72        64        72        64        64 
dram[5]:        64        64        72        64        80        64        64        64        64        72        64        64        64        64        64        72 
dram[6]:        64        64        72        64        80        64        64        64        64        72        64        64        64        64        64        88 
dram[7]:        64        65        64        64        72        64        64        64        64        72        64        64        64        64        64        88 
dram[8]:        64        66        88        64        80        64        64        64        64        80        72        64        64        64        64        88 
dram[9]:        64        64        80        64        80        64        64        64        64        88        72        64        64        72        64        80 
dram[10]:        64        64        64        64        80        64        64        64        64        72        64        64        64        72        64        64 
dram[11]:        64        64        64        64        80        64        64        64        64        72        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        72        88        72        80        64        64        64        88        64        64        64        64        64        64        64 
dram[15]:        64        72        88        64        80        64        64        64        80        64        64        64        64        64        64        64 
dram[16]:        72        72        88        64        80        64        64        64        72        64        64        64        64        64        64        64 
dram[17]:        72        64        88        64        64        64        64        64        72        72        64        64        64        64        64        72 
dram[18]:        72        64        88        64        64        64        64        64        80        96        64        64        64        64        64        80 
dram[19]:        72        64        88        64        64        72        64        64        95        64        64        64        64        64        64        80 
dram[20]:        72        64        88        64        64        64        64        64        80        72        64        64        64        64        64        80 
dram[21]:        72        64        88        64        64        64        64        64        80        80        64        64        64        64        64        64 
dram[22]:        72        64        80        64        64        64        64        64        88        64        64        64        64        64        64        72 
dram[23]:        72        64        80        64        64        64        64        64        88        64        64        64        64        64        64        80 
dram[24]:        72        64        80        64        64        72        64        64        96        72        72        64        64        64        64        80 
dram[25]:        72        64        88        64        64        64        64        64        88        72        64        64        64        64        64        64 
dram[26]:        72        64        88        64        64        64        64        64        88        72        64        64        64        64        64        64 
dram[27]:        72        64        80        64        64        64        64        64        88        72        64        64        64        64        64        72 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        80        64        86        64        64        64 
dram[30]:        64        64        72        64        64        64        64        64        64        64        64        64        64        64        64        88 
dram[31]:        64        64        72        64        64        64        64        64        64        64        64        64        64        64        64        80 
maximum service time to same row:
dram[0]:     41273     40167     53046     47099     46916     50967     53661     53558     56659     58386     38648     39289     38885     39080     39282     40942 
dram[1]:     41252     40353     53095     52935     46845     50755     54107     54803     56735     58932     37879     40005     38502     39222     39227     41041 
dram[2]:     35585     40368     48066     53000     47198     50629     54412     55769     56990     59884     37945     39881     38348     39274     39278     40865 
dram[3]:     38095     40357     48038     52970     47087     50526     54150     55468     56832     59627     37873     39827     38332     39304     39320     40413 
dram[4]:     40664     40406     48067     47934     46982     50646     54226     55385     56540     58419     37537     39519     38069     39317     39097     40767 
dram[5]:     40732     40319     52942     47874     46907     50695     54088     55368     56520     58467     37653     39556     38050     39371     39070     40732 
dram[6]:     41175     40802     47817     53088     47286     50787     54300     55175     56177     58622     37745     39881     38416     39583     39116     40761 
dram[7]:     41175     40812     47906     53140     47232     50745     54389     55195     56164     58612     37697     39876     38451     39538     39128     41142 
dram[8]:     41121     40910     47935     47831     47077     50520     54780     55364     56458     58365     37659     39623     38367     39532     39066     41062 
dram[9]:     40985     40628     52826     52991     46833     50333     53240     54072     55689     58373     37511     39387     38154     38981     38840     40514 
dram[10]:     41011     40855     52845     47951     46907     50543     52958     53917     56074     58400     37641     39266     38194     39050     38960     40052 
dram[11]:     41043     40901     47935     53043     46922     50532     53184     53900     55913     58254     37657     39183     38290     39021     39089     40696 
dram[12]:     63379     61489     48123     47845     52256     51473     52858     53078     58540     58275     59976     65603     62240     65446     40537     51298 
dram[13]:     44799     46093     54360     47978     52605     51859     52736     53089     58530     58363     42053     41606     41080     41169     42655     43827 
dram[14]:     40880     41666     50065     47761     52784     50458     52646     52292     58096     57278     38718     38768     38180     38452     40026     39968 
dram[15]:     40600     41617     50180     48010     52804     50430     52739     52526     58165     57335     38720     38881     38203     38376     40101     39844 
dram[16]:     40846     41635     47829     47996     52770     50422     52949     52821     58503     57604     38725     38942     38228     38581     40033     40098 
dram[17]:     40793     41627     50019     47806     51380     50341     53807     53931     58581     58153     38752     38728     38102     38634     39961     40324 
dram[18]:     40996     41697     50133     47684     51262     50267     53806     54067     58603     59232     38844     38630     38323     38665     40049     39968 
dram[19]:     40856     41678     50108     47901     51145     50287     53538     53757     58524     58973     38932     38611     38258     38696     40024     39955 
dram[20]:     40527     41742     49740     47580     50843     49982     53766     54838     57381     57126     38635     38783     37984     38608     39604     39986 
dram[21]:     40437     41866     47048     47661     50814     50062     53877     54795     57516     57128     38648     38766     38104     38712     39450     40020 
dram[22]:     41006     41650     47006     47675     50841     50120     53879     55067     57257     57308     38841     38805     38102     38519     39813     39953 
dram[23]:     41107     41916     47308     47804     50945     50139     53942     55081     57396     57318     38970     38667     38099     38626     39813     40440 
dram[24]:     40991     42141     47344     47841     50952     50152     54107     54534     57553     57243     39130     38679     38120     38926     39809     40378 
dram[25]:     40615     41605     49838     47621     52037     49989     52284     53201     57420     57250     38668     38552     38000     38367     39774     39936 
dram[26]:     40832     41689     49850     47813     51793     50041     52387     53635     57466     57353     38709     38679     37952     38450     40056     40209 
dram[27]:     40966     41882     49776     47676     52137     50052     52585     53639     57570     57375     38653     38698     38122     38446     40034     40068 
dram[28]:     66972     60709     58869     58386     52710     52505     54128     53444     58908     57760     58574     66713     61356     71648     58351     42850 
dram[29]:     45638     44355     58558     58292     52316     51151     54000     53508     58965     57814     42350     41594     42153     41745     40284     42425 
dram[30]:     40555     41153     53081     53020     50905     46943     53056     53502     58268     57767     39186     38449     38936     38659     40756     39362 
dram[31]:     40426     41120     53099     53044     50902     46939     53140     53601     58341     57827     39123     38614     38900     38657     40721     39439 
average row accesses per activate:
dram[0]: 10.870130 11.737373 11.378378 11.742160 10.923077 10.480243 11.546391 12.173913 10.403669 10.706250 11.230769 11.771626  9.971591 11.066246  9.398010  9.255474 
dram[1]: 11.978873 10.732307 11.565517 12.218182 11.102564 11.294118 12.085714 12.304348 11.553333 11.127036 11.656250 11.659863 10.660606 11.941979  9.054893  8.669642 
dram[2]: 11.314102 11.037855 11.725352 12.334545 10.987342 11.015974 12.114696 11.846154 11.361842 11.190789 11.797203 11.735191 10.622356 10.204679  9.637280  8.380953 
dram[3]: 10.383481 10.432432 11.935484 11.721254 10.842768 10.011696 11.084968 11.264215 10.670808 10.500000 11.823944 11.200000  9.675900  9.737431  8.866510  9.137767 
dram[4]: 10.365782 11.412541 11.351536 11.029703 10.946032 10.035088 11.735191 11.886525 10.987180 10.887460 11.486301 11.246667 10.069365  9.957143  9.042654  8.997636 
dram[5]:  9.937677 10.865204 11.443299 11.032895 10.867925  9.890490 11.078947 11.775438 10.952077 10.723809 11.268456 11.172186 10.596970 10.252941  9.300000  8.591422 
dram[6]:  9.829609 10.399400 11.713286 11.761403 10.911392 10.560000 11.141914 11.546391 11.080386 10.482972 11.156146 11.929078 10.453732  9.816384  9.148418  8.844908 
dram[7]: 10.226745 10.715170 11.686411 11.465754 11.122581 10.431611 10.996742 11.237458 10.936306 10.515528 11.230769 12.232727 10.494012  9.568682  9.276544  9.472773 
dram[8]:  9.847887 10.327381 11.211410 11.072369 10.699691 10.351515 10.838710 11.036304 10.901587 10.623053 11.715278 11.006494 11.152866  9.864407  9.192214  9.305825 
dram[9]:  9.834734 10.419162 10.895425 11.317568 10.617284 10.064897 11.136212 11.248322 11.503356 10.974194 11.627586 11.300000 10.581326 10.780864  8.694253  9.208633 
dram[10]:  9.772223 11.087663 10.937294 11.631945 10.867925 10.608696 11.232324 12.202899 11.211726 10.342507 11.503448 11.818182 10.358209 10.095653  9.038369  8.813793 
dram[11]: 10.173410 10.954248 11.272109 11.591696 10.261905 10.583851 11.062706 11.859155 10.892406 10.581250 11.531034 11.818182 10.283186 10.017241  9.096386  9.213943 
dram[12]:  8.463687  9.324676  8.443787  9.230769  9.117647  9.419354  9.275081  9.260450  9.169811  9.116719  9.364239  8.741641  8.192307  8.105263  7.889688  8.436548 
dram[13]: 10.196532 11.613793 10.918567 10.925567 10.927444 10.708464 11.482993 11.537415 10.580247 10.623053 11.472603 10.652038  9.450402 10.388060  8.652174  8.957846 
dram[14]:  9.761111 11.586206 11.222973 11.259259 11.331147 10.526316 10.918567 11.099338 10.869010 10.463190 11.760564 10.610063  8.825316  9.745098  9.641221  9.107142 
dram[15]: 10.008523 11.613793 11.443299 11.244147 11.076923 10.397553 10.730769 11.362712 10.791140 10.647975 12.057762 10.578616  9.104712 10.166667  9.208738  9.497513 
dram[16]: 10.500000 10.679365 10.927631 11.075908 11.210356 10.716981 10.990164 10.961039 11.230263  9.769452 12.000000 10.796179 10.370920 10.900000  8.457589  9.121428 
dram[17]: 11.155064 11.184211 11.866198 11.929578 10.716049 10.544342 12.291971 12.350365 11.693877 11.201320 11.971530 11.617747 10.083333 11.509804  8.671982  9.196173 
dram[18]: 10.537538 10.951769 11.852632 11.681661 10.480243 10.378378 11.681661 11.653979 11.855172 11.765517 12.071942 11.957747  9.467567 11.047318  9.844156  8.834884 
dram[19]: 10.098266 10.983713 11.185431 11.541096 10.081871 10.633540 11.651568 11.389831 11.575758 10.714733 11.788733 11.517007  9.504087 10.353116  9.992064  8.335541 
dram[20]: 10.676923 10.363077 11.089701 11.462585  9.658263 10.414634 11.733334 11.149502 11.028939 10.731861 10.905538 11.541096 10.031519 10.322485  9.123188  9.471178 
dram[21]: 10.650307 10.700637 10.980263 11.648276 10.147492 10.239521 12.028777 11.401361 10.619195 10.691824 10.730769 11.688581  9.674033 10.426866  9.390547  9.043062 
dram[22]: 10.651376 10.532915 11.119205 12.107527 10.775000 10.382978 12.014337 10.769231 10.879746 10.742857 11.232324 11.358109  9.062338  9.675000  9.734015  8.621004 
dram[23]: 10.190616 10.734824 11.408163 11.715278 10.902208 10.407295 11.957295 10.803859 11.228758 10.751593 11.557094 11.003279  9.101828  9.792244  9.880520  9.186893 
dram[24]: 10.276470 11.068852 11.458904 11.308724 10.158358 10.292538 11.735191 11.237458 11.265574 10.814696 11.747369 11.248322 10.633027 10.430678 10.021220  9.117788 
dram[25]: 10.034582 11.141914 10.960526 10.874599  9.988440 10.251497 11.886525 11.440273 11.438128 10.826923 11.531034 11.149502 10.522658 10.565868  9.344913  8.850468 
dram[26]: 10.612804 11.032680 11.062706 11.275747 10.183976 10.070588 11.733334 11.440273 11.569023 10.948387 11.971530 11.089108 10.020173  9.493261  9.220049  9.009479 
dram[27]: 10.323442 10.820513 11.351352 11.231788 10.153846 10.160237 12.204380 11.467577 11.366337 10.913183 11.470990 11.435374  9.704736  9.103093 10.233696  9.240292 
dram[28]:  8.948795  8.996884  9.210191  9.110410  9.058461  8.815710  9.748300  9.034700  9.163522  9.031250  9.098413  9.220779  8.218232  7.976191  8.135922  7.389262 
dram[29]: 10.314540 11.457627 11.355704 11.148515 10.782609 10.533742 11.722222 11.178808 10.257485 10.155224 11.493243 12.028571 10.794478  9.366755  9.037559  9.382716 
dram[30]: 10.962145 11.558620 12.232727 11.045901 10.111437 10.197015 11.914893 11.095082 10.606812 10.309091 11.003258 11.397306 10.519520  9.367724  8.950588  9.605597 
dram[31]: 10.450451 11.099338 12.196363 11.389831 10.544342  9.906977 11.859155 11.231788 10.660436 10.970967 11.192053 11.716263 10.263929  9.197403  9.095923  9.203931 
average row locality = 1755998/167250 = 10.499241
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2280      2312      2304      2312      2352      2392      2304      2304      2344      2368      2280      2312      2296      2296      2232      2264 
dram[1]:      2336      2320      2296      2304      2408      2400      2328      2340      2404      2356      2272      2336      2304      2296      2252      2344 
dram[2]:      2356      2320      2272      2336      2416      2392      2324      2332      2392      2344      2288      2276      2304      2280      2288      2324 
dram[3]:      2348      2300      2264      2304      2392      2368      2336      2312      2376      2344      2280      2272      2280      2272      2256      2304 
dram[4]:      2336      2288      2264      2280      2392      2376      2312      2296      2368      2328      2272      2288      2272      2272      2272      2272 
dram[5]:      2336      2288      2268      2292      2400      2376      2312      2300      2368      2320      2276      2288      2280      2272      2272      2272 
dram[6]:      2344      2288      2284      2288      2392      2376      2320      2304      2388      2328      2280      2280      2288      2264      2224      2284 
dram[7]:      2344      2288      2288      2284      2392      2376      2320      2304      2376      2328      2280      2280      2288      2272      2224      2284 
dram[8]:      2328      2296      2276      2304      2392      2360      2304      2288      2376      2352      2296      2304      2288      2280      2248      2296 
dram[9]:      2336      2304      2272      2288      2376      2356      2296      2296      2368      2344      2292      2304      2304      2280      2240      2296 
dram[10]:      2344      2296      2252      2284      2400      2360      2280      2312      2384      2324      2256      2296      2264      2272      2232      2296 
dram[11]:      2344      2280      2252      2284      2392      2352      2296      2312      2384      2328      2264      2296      2272      2272      2232      2296 
dram[12]:      2352      2296      2288      2312      2400      2376      2320      2336      2368      2344      2272      2320      2312      2256      2248      2292 
dram[13]:      2352      2296      2288      2312      2408      2360      2320      2336      2368      2352      2272      2312      2312      2264      2248      2284 
dram[14]:      2336      2288      2256      2280      2400      2344      2296      2296      2344      2352      2264      2288      2272      2264      2256      2288 
dram[15]:      2336      2296      2264      2296      2400      2344      2292      2296      2352      2360      2264      2280      2264      2264      2256      2280 
dram[16]:      2352      2292      2256      2292      2408      2352      2296      2320      2352      2332      2272      2304      2280      2272      2248      2296 
dram[17]:      2352      2328      2312      2332      2416      2392      2312      2328      2376      2336      2280      2312      2296      2312      2264      2304 
dram[18]:      2328      2336      2320      2320      2392      2400      2320      2312      2376      2352      2272      2304      2288      2296      2248      2256 
dram[19]:      2320      2300      2320      2312      2392      2368      2288      2304      2376      2360      2264      2296      2272      2280      2240      2236 
dram[20]:      2296      2296      2280      2312      2392      2360      2288      2300      2368      2344      2264      2280      2288      2280      2240      2236 
dram[21]:      2296      2288      2280      2320      2384      2364      2288      2296      2368      2344      2264      2288      2288      2280      2240      2240 
dram[22]:      2304      2288      2300      2320      2392      2360      2296      2304      2376      2328      2252      2272      2276      2277      2264      2240 
dram[23]:      2304      2288      2296      2316      2400      2368      2304      2304      2376      2320      2256      2268      2272      2272      2264      2248 
dram[24]:      2312      2304      2288      2312      2408      2392      2312      2304      2376      2328      2264      2264      2264      2272      2240      2252 
dram[25]:      2312      2304      2272      2324      2400      2368      2296      2296      2360      2320      2260      2268      2272      2264      2232      2248 
dram[26]:      2304      2304      2292      2336      2376      2368      2288      2296      2376      2336      2280      2272      2264      2256      2232      2260 
dram[27]:      2304      2304      2300      2336      2376      2368      2288      2304      2384      2336      2277      2272      2272      2264      2232      2272 
dram[28]:      2296      2312      2328      2328      2400      2372      2320      2320      2368      2344      2304      2280      2304      2280      2308      2256 
dram[29]:      2296      2308      2324      2320      2416      2376      2320      2320      2368      2344      2312      2280      2304      2280      2312      2264 
dram[30]:      2304      2280      2304      2312      2392      2360      2304      2328      2368      2344      2288      2296      2288      2272      2264      2236 
dram[31]:      2304      2280      2296      2304      2392      2352      2312      2336      2364      2344      2288      2296      2288      2272      2256      2236 
total dram reads = 1182782
bank skew: 2416/2224 = 1.09
chip skew: 37296/36796 = 1.01
number of total write accesses:
dram[0]:      3312      3582      3296      3272      3264      3264      3264      3264      3272      3272      3328      3364      3450      3456      3746      3741 
dram[1]:      3304      3538      3272      3264      3264      3264      3264      3264      3288      3280      3356      3372      3453      3448      3731      3728 
dram[2]:      3628      3573      3272      3264      3264      3264      3264      3264      3288      3272      3360      3372      3450      3450      3728      3747 
dram[3]:      3596      3581      3304      3280      3264      3264      3264      3264      3280      3272      3328      3356      3450      3459      3727      3729 
dram[4]:      3593      3596      3288      3288      3264      3264      3264      3264      3280      3272      3344      3348      3448      3455      3741      3721 
dram[5]:      3601      3611      3288      3288      3264      3264      3264      3264      3280      3272      3344      3348      3455      3449      3736      3737 
dram[6]:      3648      3590      3304      3296      3264      3264      3264      3264      3272      3272      3328      3340      3458      3446      3728      3731 
dram[7]:      3629      3577      3304      3296      3264      3264      3264      3264      3272      3272      3328      3340      3464      3446      3720      3739 
dram[8]:      3612      3674      3300      3288      3284      3264      3264      3264      3272      3272      3328      3348      3461      3449      3733      3722 
dram[9]:      3642      3638      3288      3288      3284      3264      3264      3264      3280      3272      3336      3348      3460      3451      3730      3737 
dram[10]:      3591      3444      3288      3304      3264      3264      3264      3264      3272      3272      3336      3340      3461      3447      3719      3729 
dram[11]:      3611      3328      3288      3304      3264      3264      3264      3264      3272      3272      3336      3340      3472      3452      3733      3731 
dram[12]:      2566      2304      2264      2272      2180      2176      2184      2176      2192      2184      2224      2224      2316      2307      2690      2700 
dram[13]:      3640      3328      3296      3296      3264      3264      3264      3264      3280      3272      3328      3348      3450      3454      3729      3747 
dram[14]:      3632      3328      3304      3296      3264      3264      3264      3264      3272      3276      3320      3348      3453      3454      3721      3724 
dram[15]:      3637      3328      3304      3304      3264      3264      3264      3264      3272      3272      3320      3340      3456      3454      3739      3735 
dram[16]:      3645      3328      3304      3296      3264      3264      3264      3264      3288      3272      3320      3348      3452      3457      3724      3730 
dram[17]:      3585      3328      3272      3264      3264      3264      3264      3264      3288      3272      3352      3372      3451      3453      3731      3735 
dram[18]:      3607      3320      3272      3264      3264      3264      3264      3264      3288      3280      3352      3372      3453      3461      3727      3733 
dram[19]:      3570      3328      3272      3272      3264      3264      3264      3264      3288      3272      3352      3364      3456      3452      3730      3729 
dram[20]:      3609      3328      3272      3272      3264      3264      3264      3264      3288      3272      3352      3364      3447      3451      3743      3719 
dram[21]:      3623      3328      3272      3272      3264      3264      3264      3264      3288      3264      3352      3364      3454      3460      3722      3730 
dram[22]:      3598      3328      3272      3272      3264      3264      3264      3264      3288      3264      3352      3364      3450      3427      3747      3731 
dram[23]:      3621      3328      3272      3272      3264      3264      3264      3264      3280      3264      3352      3356      3452      3500      3738      3728 
dram[24]:      3635      3328      3272      3272      3264      3264      3264      3264      3280      3268      3352      3356      3454      3496      3727      3733 
dram[25]:      3583      3328      3280      3272      3264      3264      3264      3264      3280      3272      3352      3356      3449      3498      3737      3727 
dram[26]:      3632      3328      3280      3272      3264      3264      3264      3264      3280      3272      3352      3356      3449      3506      3738      3732 
dram[27]:      3619      3328      3280      3264      3264      3264      3264      3264      3280      3272      3352      3364      3455      3512      3727      3722 
dram[28]:      2569      2304      2256      2240      2176      2184      2184      2176      2184      2184      2248      2240      2316      2379      2713      2712 
dram[29]:      3609      3328      3280      3272      3264      3272      3264      3264      3272      3272      3364      3356      3454      3494      3726      3731 
dram[30]:      3592      3328      3280      3268      3264      3264      3264      3264      3272      3272      3364      3360      3455      3503      3732      3736 
dram[31]:      3607      3328      3272      3264      3264      3264      3264      3264      3272      3268      3372      3364      3449      3499      3725      3696 
total dram writes = 1702052
bank skew: 3747/2176 = 1.72
chip skew: 54546/36959 = 1.48
average mf latency per bank:
dram[0]:      13184     12194      2962      2873      2942      2847      3016      2999      2906      2879      3018      2929      3256      3229      3467      3552
dram[1]:      13166     12542      3235      3106      3148      3089      3218      3247      3078      3151      3234      3089      3461      3382      3654      3813
dram[2]:      12227     12431      3123      3151      3137      3109      3249      3213      3076      3142      3216      3174      3385      3471      3702      3627
dram[3]:      11965     12143      2791      2841      2791      2854      2947      2920      2786      2823      2942      2828      3146      3171      3442      3317
dram[4]:      12280     12451      2955      2901      2964      2943      3039      3095      2860      2979      3069      2932      3334      3244      3536      3591
dram[5]:      12333     12228      2994      2865      2971      2910      3020      3027      2864      2912      3009      2873      3353      3092      3503      3421
dram[6]:      12208     12365      3003      2906      2940      2945      3028      3002      2912      2955      3062      2961      3272      3229      3582      3542
dram[7]:      12115     12651      2922      2927      2833      2989      2987      3100      2832      3023      2963      3009      3149      3349      3444      3702
dram[8]:      12258     12225      2967      2843      2911      2927      3047      3090      2856      2992      2975      2951      3268      3198      3541      3643
dram[9]:      12293     12234      3033      2940      2930      2890      2992      2996      2842      2911      3001      2916      3321      3217      3670      3421
dram[10]:      12475     12744      3064      2913      2921      2966      3100      3135      2897      3004      3043      2968      3308      3213      3755      3562
dram[11]:      12379     12996      3025      2941      2959      2986      3090      3101      2859      3028      3038      2995      3265      3201      3489      3576
dram[12]:      12984     13806      2130      2109      2234      2265      2335      2304      2163      2198      2261      2157      2582      2466      3002      3063
dram[13]:      12861     13510      2976      2928      3075      3183      3249      3154      2907      2994      3145      2900      3337      3284      3913      3789
dram[14]:      12394     13020      3001      2810      2966      2919      3048      3090      2924      3005      2996      2924      3215      3235      3685      3627
dram[15]:      12292     13034      2950      2855      2953      2910      2990      3050      2887      2932      2992      2943      3244      3184      3626      3569
dram[16]:      12188     12916      2895      2850      2913      2940      3030      3046      2855      2942      2902      2900      3203      3162      3726      3521
dram[17]:      12341     13060      3083      3120      3117      3130      3209      3196      3029      3117      3073      3117      3326      3451      3624      3733
dram[18]:      12537     13110      3152      3128      3206      3213      3301      3284      3132      3113      3173      3110      3408      3435      3666      3830
dram[19]:      12197     12904      2803      2803      2900      2861      3025      2939      2884      2784      2944      2869      3132      3164      3488      3527
dram[20]:      12520     12869      2934      2864      2980      2924      3111      2996      2971      2837      3000      2808      3278      3171      3646      3495
dram[21]:      12492     12791      2943      2786      2957      2886      3051      2949      2909      2803      2986      2790      3245      3083      3671      3521
dram[22]:      12654     13022      2972      2909      3027      3051      3148      3108      2996      2911      3043      2954      3302      3216      3711      3632
dram[23]:      12334     13014      2870      2874      2914      2998      3043      3057      2896      2940      2951      2969      3222      3354      3692      3583
dram[24]:      12468     12988      2995      2873      2884      3032      3026      3128      2934      2909      2979      2933      3215      3382      3521      3643
dram[25]:      12624     13161      3041      2991      2952      3046      3091      3099      2920      2936      2974      2948      3254      3357      3735      3694
dram[26]:      12564     13454      3018      3030      3037      3111      3169      3143      3014      2979      3032      3016      3290      3443      3761      3664
dram[27]:      12553     13360      2953      2959      2977      3016      3131      3081      2969      2965      2984      3008      3229      3481      3799      3685
dram[28]:      13007     13661      2144      2162      2185      2181      2336      2274      2209      2171      2204      2149      2458      2391      2873      3004
dram[29]:      12690     13102      2956      2883      2920      2935      3139      3003      2922      2806      3020      2827      3474      3167      3921      3712
dram[30]:      12402     12981      2921      2935      2915      2921      3071      2973      2941      2863      3003      3002      3239      3232      3538      3557
dram[31]:      12253     12979      2899      2945      2880      2952      3013      2990      2905      2870      2977      2953      3219      3180      3557      3575
maximum mf latency per bank:
dram[0]:       7187      7193      8763      8959      9592     10334      9719     10384      9784     10304      9737     10192      7374      7919      7695      8162
dram[1]:       5577      5581     10031      9694     10144      9979     10123     10127     10090     10149      9817     10120      7736      8106      7786      8436
dram[2]:       5173      5179     10105      9939     10140     10044     10166     10170     10187     10096      9974      9653      7949      8340      7985      8323
dram[3]:       5046      5050      9849      9593     10148      9878     10163      9982     10146      9919      9606      9548      8562      8449      8179      8459
dram[4]:       9197      9126      9941      9705     10208      9951     10250     10077     10196      9985      8940      8514      8713      8326      6014      6062
dram[5]:       9067      9010      9953      9729     10227     10030     10321     10111     10190     10066      8913      8601      8849      8362      5874      5930
dram[6]:       8108      8118     10057      9693     10110      9976     10122     10139     10112     10017      9010      9197      8940      8453      6809      6869
dram[7]:       7972      7983      9356      9440      9377      9460      9431      9525      9433      9455      9129      9330      8815      8574      6671      6727
dram[8]:       8934      8889      9287      9319      9305      9341      9345      9435      9351      9372      9152      8771      8970      8721      6544      6592
dram[9]:       9067      9035      9083      9084      9383      9146      9838      9311      9591      9445      9460      8967      6383      6452      8662      8637
dram[10]:       8534      8533      8560      8590      9516      9086      9864      9507      9647      9577      9489      9149      6403      6383      8516      8506
dram[11]:       7982      7991      8322      8116      9603      9216      9852      9620      9735      9722      9485      9231      6406      6516      7566      7588
dram[12]:       7460      7464      8417      8212      9641      9632      9822     10084      9873     10104      9807     10100      6949      7164      7437      7438
dram[13]:       8403      8407      8554      8468      9730      9763      9865     10089      9958     10128      9910     10102      7078      7294      8385      8376
dram[14]:       8275      8265      8711      8509      9909      9595      9958     10593      9702     10556      9561     10574      7467      8091      8252      8239
dram[15]:       7331      7335      8798      8636      9978      9684      9989     10449      9730     10627      9639     10496      7612      8233      7308      8243
dram[16]:       7193      7197      8922      8763      9997      9826     10015     10356      9776     10711      9708     10352      7726      8356      7820      8348
dram[17]:       5577      5581     10036      9694     10145      9979     10124     10066     10090     10104      9806     10166      8022      8427      7940      8432
dram[18]:       5173      5179     10104      9939     10140     10044     10166     10170     10188     10096      9974      9653      8144      8408      7963      8462
dram[19]:       5046      5063      9843      9591     10179      9878     10188      9992     10186      9919      9606      9548      8555      8534      8090      8593
dram[20]:       9197      9126      9950      9704     10326      9951     10280     10094     10239      9985      8653      8802      8853      8056      6014      6062
dram[21]:       9067      9010      9951      9716     10196     10036     10220     10222     10224     10075      8763      8938      8854      8245      5874      5930
dram[22]:       8108      8118     10056      9688     10111      9976     10123     10140     10112     10017      8892      9600      9029      8417      6809      6869
dram[23]:       7972      7983      9356      9440      9377      9460      9431      9525      9433      9510      8845      9715      8938      8539      6671      6727
dram[24]:       8934      8889      9287      9319      9305      9341      9345      9435      9351      9384      8901      8978      8976      8587      6544      6592
dram[25]:       9067      9035      9083      9084      9737      9146      9869      9210      9775      9526      8963      8978      6606      6471      8662      8637
dram[26]:       8534      8533      8560      8590      9747      9165      9957      9312      9779      9636      9015      9100      6743      6625      8516      8506
dram[27]:       7982      7991      8282      8132      9803      9148     10011      9417     10410      9703      9072      9224      6610      6729      7566      7588
dram[28]:       7460      7464      8416      8259      9893      9315     10110      9786     10187     10017     10065      9817      6897      6631      7437      7438
dram[29]:       8403      8407      8566      8468     10007      9437     10143      9836     10141     10116     10116      9886      7182      6774      8385      8376
dram[30]:       8275      8265      8714      8526     10141      9471     10239      9641     10112      9704     10101      9719      7661      7202      8252      8239
dram[31]:       7329      7333      8817      8656     10210      9540     10317      9691     10181      9741     10134      9733      7787      7301      8015      7308
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284456 n_act=5113 n_pre=5097 n_ref_event=0 n_req=55336 n_rd=36952 n_rd_L2_A=0 n_write=0 n_wr_bk=54147 bw_util=0.238
n_activity=237064 dram_eff=0.3843
bk0: 2280a 362090i bk1: 2312a 361447i bk2: 2304a 361923i bk3: 2312a 361781i bk4: 2352a 362509i bk5: 2392a 361724i bk6: 2304a 362692i bk7: 2304a 363211i bk8: 2344a 361205i bk9: 2368a 361581i bk10: 2280a 361211i bk11: 2312a 361646i bk12: 2296a 360467i bk13: 2296a 361434i bk14: 2232a 357658i bk15: 2264a 356640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.907601
Row_Buffer_Locality_read = 0.938082
Row_Buffer_Locality_write = 0.846334
Bank_Level_Parallism = 1.899888
Bank_Level_Parallism_Col = 1.727796
Bank_Level_Parallism_Ready = 1.154579
write_to_read_ratio_blp_rw_average = 0.609067
GrpLevelPara = 1.525067 

BW Util details:
bwutil = 0.237993 
total_CMD = 382780 
util_bw = 91099 
Wasted_Col = 98032 
Wasted_Row = 21722 
Idle = 171927 

BW Util Bottlenecks: 
RCDc_limit = 18616 
RCDWRc_limit = 17777 
WTRc_limit = 21763 
RTWc_limit = 46972 
CCDLc_limit = 60090 
rwq = 0 
CCDLc_limit_alone = 53160 
WTRc_limit_alone = 18807 
RTWc_limit_alone = 42998 

Commands details: 
total_CMD = 382780 
n_nop = 284456 
Read = 36952 
Write = 0 
L2_Alloc = 0 
L2_WB = 54147 
n_act = 5113 
n_pre = 5097 
n_ref = 0 
n_req = 55336 
total_req = 91099 

Dual Bus Interface Util: 
issued_total_row = 10210 
issued_total_col = 91099 
Row_Bus_Util =  0.026673 
CoL_Bus_Util = 0.237993 
Either_Row_CoL_Bus_Util = 0.256868 
Issued_on_Two_Bus_Simul_Util = 0.007798 
issued_two_Eff = 0.030359 
queue_avg = 3.192212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.19221
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284236 n_act=5027 n_pre=5011 n_ref_event=0 n_req=55666 n_rd=37296 n_rd_L2_A=0 n_write=0 n_wr_bk=54090 bw_util=0.2387
n_activity=238381 dram_eff=0.3834
bk0: 2336a 361814i bk1: 2320a 360584i bk2: 2296a 362752i bk3: 2304a 362112i bk4: 2408a 361967i bk5: 2400a 361551i bk6: 2328a 362748i bk7: 2340a 362983i bk8: 2404a 362143i bk9: 2356a 362071i bk10: 2272a 362065i bk11: 2336a 362308i bk12: 2304a 360752i bk13: 2296a 362371i bk14: 2252a 357297i bk15: 2344a 354661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909694
Row_Buffer_Locality_read = 0.940020
Row_Buffer_Locality_write = 0.848122
Bank_Level_Parallism = 1.888204
Bank_Level_Parallism_Col = 1.719119
Bank_Level_Parallism_Ready = 1.147758
write_to_read_ratio_blp_rw_average = 0.603748
GrpLevelPara = 1.519052 

BW Util details:
bwutil = 0.238743 
total_CMD = 382780 
util_bw = 91386 
Wasted_Col = 99216 
Wasted_Row = 21222 
Idle = 170956 

BW Util Bottlenecks: 
RCDc_limit = 18354 
RCDWRc_limit = 17830 
WTRc_limit = 23526 
RTWc_limit = 45508 
CCDLc_limit = 61510 
rwq = 0 
CCDLc_limit_alone = 54299 
WTRc_limit_alone = 20154 
RTWc_limit_alone = 41669 

Commands details: 
total_CMD = 382780 
n_nop = 284236 
Read = 37296 
Write = 0 
L2_Alloc = 0 
L2_WB = 54090 
n_act = 5027 
n_pre = 5011 
n_ref = 0 
n_req = 55666 
total_req = 91386 

Dual Bus Interface Util: 
issued_total_row = 10038 
issued_total_col = 91386 
Row_Bus_Util =  0.026224 
CoL_Bus_Util = 0.238743 
Either_Row_CoL_Bus_Util = 0.257443 
Issued_on_Two_Bus_Simul_Util = 0.007524 
issued_two_Eff = 0.029226 
queue_avg = 3.160594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16059
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=283955 n_act=5095 n_pre=5079 n_ref_event=0 n_req=55741 n_rd=37244 n_rd_L2_A=0 n_write=0 n_wr_bk=54460 bw_util=0.2396
n_activity=239310 dram_eff=0.3832
bk0: 2356a 361078i bk1: 2320a 360624i bk2: 2272a 362790i bk3: 2336a 362587i bk4: 2416a 361660i bk5: 2392a 361347i bk6: 2324a 361729i bk7: 2332a 362052i bk8: 2392a 361314i bk9: 2344a 362450i bk10: 2288a 362107i bk11: 2276a 362710i bk12: 2304a 360718i bk13: 2280a 360331i bk14: 2288a 357068i bk15: 2324a 355041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908595
Row_Buffer_Locality_read = 0.939265
Row_Buffer_Locality_write = 0.846840
Bank_Level_Parallism = 1.906754
Bank_Level_Parallism_Col = 1.734706
Bank_Level_Parallism_Ready = 1.162839
write_to_read_ratio_blp_rw_average = 0.612327
GrpLevelPara = 1.525129 

BW Util details:
bwutil = 0.239574 
total_CMD = 382780 
util_bw = 91704 
Wasted_Col = 99272 
Wasted_Row = 21225 
Idle = 170579 

BW Util Bottlenecks: 
RCDc_limit = 18456 
RCDWRc_limit = 17864 
WTRc_limit = 22011 
RTWc_limit = 47874 
CCDLc_limit = 61189 
rwq = 0 
CCDLc_limit_alone = 53647 
WTRc_limit_alone = 18624 
RTWc_limit_alone = 43719 

Commands details: 
total_CMD = 382780 
n_nop = 283955 
Read = 37244 
Write = 0 
L2_Alloc = 0 
L2_WB = 54460 
n_act = 5095 
n_pre = 5079 
n_ref = 0 
n_req = 55741 
total_req = 91704 

Dual Bus Interface Util: 
issued_total_row = 10174 
issued_total_col = 91704 
Row_Bus_Util =  0.026579 
CoL_Bus_Util = 0.239574 
Either_Row_CoL_Bus_Util = 0.258177 
Issued_on_Two_Bus_Simul_Util = 0.007976 
issued_two_Eff = 0.030893 
queue_avg = 3.132421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=3.13242
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=283851 n_act=5300 n_pre=5284 n_ref_event=0 n_req=55488 n_rd=37008 n_rd_L2_A=0 n_write=0 n_wr_bk=54418 bw_util=0.2388
n_activity=240848 dram_eff=0.3796
bk0: 2348a 359750i bk1: 2300a 360487i bk2: 2264a 362107i bk3: 2304a 362773i bk4: 2392a 362114i bk5: 2368a 361150i bk6: 2336a 361044i bk7: 2312a 362429i bk8: 2376a 361323i bk9: 2344a 360841i bk10: 2280a 362030i bk11: 2272a 362161i bk12: 2280a 360115i bk13: 2272a 359399i bk14: 2256a 355883i bk15: 2304a 355829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904484
Row_Buffer_Locality_read = 0.937257
Row_Buffer_Locality_write = 0.838853
Bank_Level_Parallism = 1.920227
Bank_Level_Parallism_Col = 1.742176
Bank_Level_Parallism_Ready = 1.160469
write_to_read_ratio_blp_rw_average = 0.611089
GrpLevelPara = 1.539536 

BW Util details:
bwutil = 0.238847 
total_CMD = 382780 
util_bw = 91426 
Wasted_Col = 100180 
Wasted_Row = 22188 
Idle = 168986 

BW Util Bottlenecks: 
RCDc_limit = 19317 
RCDWRc_limit = 18973 
WTRc_limit = 22489 
RTWc_limit = 49006 
CCDLc_limit = 60822 
rwq = 0 
CCDLc_limit_alone = 53491 
WTRc_limit_alone = 19245 
RTWc_limit_alone = 44919 

Commands details: 
total_CMD = 382780 
n_nop = 283851 
Read = 37008 
Write = 0 
L2_Alloc = 0 
L2_WB = 54418 
n_act = 5300 
n_pre = 5284 
n_ref = 0 
n_req = 55488 
total_req = 91426 

Dual Bus Interface Util: 
issued_total_row = 10584 
issued_total_col = 91426 
Row_Bus_Util =  0.027650 
CoL_Bus_Util = 0.238847 
Either_Row_CoL_Bus_Util = 0.258449 
Issued_on_Two_Bus_Simul_Util = 0.008049 
issued_two_Eff = 0.031144 
queue_avg = 3.224139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.22414
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284033 n_act=5220 n_pre=5204 n_ref_event=0 n_req=55373 n_rd=36888 n_rd_L2_A=0 n_write=0 n_wr_bk=54430 bw_util=0.2386
n_activity=241011 dram_eff=0.3789
bk0: 2336a 359848i bk1: 2288a 360712i bk2: 2264a 362476i bk3: 2280a 362572i bk4: 2392a 361977i bk5: 2376a 361918i bk6: 2312a 363121i bk7: 2296a 363058i bk8: 2368a 361945i bk9: 2328a 362685i bk10: 2272a 361850i bk11: 2288a 361901i bk12: 2272a 360611i bk13: 2272a 360386i bk14: 2272a 356531i bk15: 2272a 356518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905730
Row_Buffer_Locality_read = 0.937134
Row_Buffer_Locality_write = 0.843062
Bank_Level_Parallism = 1.870926
Bank_Level_Parallism_Col = 1.698713
Bank_Level_Parallism_Ready = 1.145831
write_to_read_ratio_blp_rw_average = 0.605854
GrpLevelPara = 1.505075 

BW Util details:
bwutil = 0.238565 
total_CMD = 382780 
util_bw = 91318 
Wasted_Col = 101001 
Wasted_Row = 22411 
Idle = 168050 

BW Util Bottlenecks: 
RCDc_limit = 19166 
RCDWRc_limit = 18589 
WTRc_limit = 22517 
RTWc_limit = 46363 
CCDLc_limit = 62335 
rwq = 0 
CCDLc_limit_alone = 55137 
WTRc_limit_alone = 19407 
RTWc_limit_alone = 42275 

Commands details: 
total_CMD = 382780 
n_nop = 284033 
Read = 36888 
Write = 0 
L2_Alloc = 0 
L2_WB = 54430 
n_act = 5220 
n_pre = 5204 
n_ref = 0 
n_req = 55373 
total_req = 91318 

Dual Bus Interface Util: 
issued_total_row = 10424 
issued_total_col = 91318 
Row_Bus_Util =  0.027232 
CoL_Bus_Util = 0.238565 
Either_Row_CoL_Bus_Util = 0.257973 
Issued_on_Two_Bus_Simul_Util = 0.007824 
issued_two_Eff = 0.030330 
queue_avg = 3.160912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.16091
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=283740 n_act=5272 n_pre=5256 n_ref_event=0 n_req=55410 n_rd=36920 n_rd_L2_A=0 n_write=0 n_wr_bk=54465 bw_util=0.2387
n_activity=241291 dram_eff=0.3787
bk0: 2336a 359602i bk1: 2288a 360320i bk2: 2268a 362451i bk3: 2292a 362109i bk4: 2400a 362191i bk5: 2376a 361872i bk6: 2312a 362964i bk7: 2300a 363365i bk8: 2368a 362272i bk9: 2320a 362423i bk10: 2276a 362498i bk11: 2288a 361962i bk12: 2280a 361030i bk13: 2272a 360503i bk14: 2272a 357049i bk15: 2272a 355754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904855
Row_Buffer_Locality_read = 0.936620
Row_Buffer_Locality_write = 0.841428
Bank_Level_Parallism = 1.866378
Bank_Level_Parallism_Col = 1.694483
Bank_Level_Parallism_Ready = 1.137692
write_to_read_ratio_blp_rw_average = 0.607267
GrpLevelPara = 1.508580 

BW Util details:
bwutil = 0.238740 
total_CMD = 382780 
util_bw = 91385 
Wasted_Col = 100783 
Wasted_Row = 22968 
Idle = 167644 

BW Util Bottlenecks: 
RCDc_limit = 19590 
RCDWRc_limit = 18681 
WTRc_limit = 21773 
RTWc_limit = 47179 
CCDLc_limit = 61267 
rwq = 0 
CCDLc_limit_alone = 54323 
WTRc_limit_alone = 18681 
RTWc_limit_alone = 43327 

Commands details: 
total_CMD = 382780 
n_nop = 283740 
Read = 36920 
Write = 0 
L2_Alloc = 0 
L2_WB = 54465 
n_act = 5272 
n_pre = 5256 
n_ref = 0 
n_req = 55410 
total_req = 91385 

Dual Bus Interface Util: 
issued_total_row = 10528 
issued_total_col = 91385 
Row_Bus_Util =  0.027504 
CoL_Bus_Util = 0.238740 
Either_Row_CoL_Bus_Util = 0.258739 
Issued_on_Two_Bus_Simul_Util = 0.007506 
issued_two_Eff = 0.029008 
queue_avg = 3.155298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=3.1553
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=283953 n_act=5246 n_pre=5230 n_ref_event=0 n_req=55412 n_rd=36932 n_rd_L2_A=0 n_write=0 n_wr_bk=54469 bw_util=0.2388
n_activity=241865 dram_eff=0.3779
bk0: 2344a 358970i bk1: 2288a 360376i bk2: 2284a 362469i bk3: 2288a 362809i bk4: 2392a 361005i bk5: 2376a 362131i bk6: 2320a 362298i bk7: 2304a 362705i bk8: 2388a 361912i bk9: 2328a 362222i bk10: 2280a 362737i bk11: 2280a 362774i bk12: 2288a 361858i bk13: 2264a 360160i bk14: 2224a 357212i bk15: 2284a 355868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905327
Row_Buffer_Locality_read = 0.937398
Row_Buffer_Locality_write = 0.841234
Bank_Level_Parallism = 1.870580
Bank_Level_Parallism_Col = 1.695986
Bank_Level_Parallism_Ready = 1.141322
write_to_read_ratio_blp_rw_average = 0.602061
GrpLevelPara = 1.507481 

BW Util details:
bwutil = 0.238782 
total_CMD = 382780 
util_bw = 91401 
Wasted_Col = 101263 
Wasted_Row = 22449 
Idle = 167667 

BW Util Bottlenecks: 
RCDc_limit = 19212 
RCDWRc_limit = 18850 
WTRc_limit = 22701 
RTWc_limit = 45838 
CCDLc_limit = 61767 
rwq = 0 
CCDLc_limit_alone = 54931 
WTRc_limit_alone = 19537 
RTWc_limit_alone = 42166 

Commands details: 
total_CMD = 382780 
n_nop = 283953 
Read = 36932 
Write = 0 
L2_Alloc = 0 
L2_WB = 54469 
n_act = 5246 
n_pre = 5230 
n_ref = 0 
n_req = 55412 
total_req = 91401 

Dual Bus Interface Util: 
issued_total_row = 10476 
issued_total_col = 91401 
Row_Bus_Util =  0.027368 
CoL_Bus_Util = 0.238782 
Either_Row_CoL_Bus_Util = 0.258182 
Issued_on_Two_Bus_Simul_Util = 0.007968 
issued_two_Eff = 0.030862 
queue_avg = 3.232776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23278
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284010 n_act=5208 n_pre=5192 n_ref_event=0 n_req=55411 n_rd=36928 n_rd_L2_A=0 n_write=0 n_wr_bk=54443 bw_util=0.2387
n_activity=241223 dram_eff=0.3788
bk0: 2344a 359150i bk1: 2288a 361592i bk2: 2288a 362565i bk3: 2284a 362883i bk4: 2392a 361327i bk5: 2376a 361632i bk6: 2320a 362042i bk7: 2304a 361831i bk8: 2376a 362233i bk9: 2328a 361757i bk10: 2280a 362506i bk11: 2280a 362825i bk12: 2288a 361342i bk13: 2272a 359963i bk14: 2224a 356670i bk15: 2284a 356622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906011
Row_Buffer_Locality_read = 0.937527
Row_Buffer_Locality_write = 0.843045
Bank_Level_Parallism = 1.877833
Bank_Level_Parallism_Col = 1.703360
Bank_Level_Parallism_Ready = 1.144083
write_to_read_ratio_blp_rw_average = 0.605648
GrpLevelPara = 1.512452 

BW Util details:
bwutil = 0.238704 
total_CMD = 382780 
util_bw = 91371 
Wasted_Col = 100689 
Wasted_Row = 22523 
Idle = 168197 

BW Util Bottlenecks: 
RCDc_limit = 19114 
RCDWRc_limit = 18624 
WTRc_limit = 23048 
RTWc_limit = 46539 
CCDLc_limit = 61366 
rwq = 0 
CCDLc_limit_alone = 54194 
WTRc_limit_alone = 19822 
RTWc_limit_alone = 42593 

Commands details: 
total_CMD = 382780 
n_nop = 284010 
Read = 36928 
Write = 0 
L2_Alloc = 0 
L2_WB = 54443 
n_act = 5208 
n_pre = 5192 
n_ref = 0 
n_req = 55411 
total_req = 91371 

Dual Bus Interface Util: 
issued_total_row = 10400 
issued_total_col = 91371 
Row_Bus_Util =  0.027170 
CoL_Bus_Util = 0.238704 
Either_Row_CoL_Bus_Util = 0.258033 
Issued_on_Two_Bus_Simul_Util = 0.007840 
issued_two_Eff = 0.030384 
queue_avg = 3.189783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.18978
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=283642 n_act=5282 n_pre=5266 n_ref_event=0 n_req=55463 n_rd=36988 n_rd_L2_A=0 n_write=0 n_wr_bk=54535 bw_util=0.2391
n_activity=241153 dram_eff=0.3795
bk0: 2328a 359529i bk1: 2296a 360841i bk2: 2276a 362711i bk3: 2304a 363299i bk4: 2392a 361275i bk5: 2360a 361174i bk6: 2304a 362151i bk7: 2288a 362050i bk8: 2376a 361262i bk9: 2352a 361336i bk10: 2296a 363182i bk11: 2304a 361947i bk12: 2288a 361634i bk13: 2280a 360424i bk14: 2248a 357885i bk15: 2296a 357532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904765
Row_Buffer_Locality_read = 0.936277
Row_Buffer_Locality_write = 0.841678
Bank_Level_Parallism = 1.866756
Bank_Level_Parallism_Col = 1.689196
Bank_Level_Parallism_Ready = 1.139342
write_to_read_ratio_blp_rw_average = 0.608761
GrpLevelPara = 1.499811 

BW Util details:
bwutil = 0.239101 
total_CMD = 382780 
util_bw = 91523 
Wasted_Col = 101032 
Wasted_Row = 22637 
Idle = 167588 

BW Util Bottlenecks: 
RCDc_limit = 19685 
RCDWRc_limit = 18678 
WTRc_limit = 21735 
RTWc_limit = 46017 
CCDLc_limit = 61506 
rwq = 0 
CCDLc_limit_alone = 54476 
WTRc_limit_alone = 18753 
RTWc_limit_alone = 41969 

Commands details: 
total_CMD = 382780 
n_nop = 283642 
Read = 36988 
Write = 0 
L2_Alloc = 0 
L2_WB = 54535 
n_act = 5282 
n_pre = 5266 
n_ref = 0 
n_req = 55463 
total_req = 91523 

Dual Bus Interface Util: 
issued_total_row = 10548 
issued_total_col = 91523 
Row_Bus_Util =  0.027556 
CoL_Bus_Util = 0.239101 
Either_Row_CoL_Bus_Util = 0.258995 
Issued_on_Two_Bus_Simul_Util = 0.007662 
issued_two_Eff = 0.029585 
queue_avg = 3.189307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.18931
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=283740 n_act=5261 n_pre=5245 n_ref_event=0 n_req=55451 n_rd=36952 n_rd_L2_A=0 n_write=0 n_wr_bk=54546 bw_util=0.239
n_activity=241508 dram_eff=0.3789
bk0: 2336a 359271i bk1: 2304a 360555i bk2: 2272a 362329i bk3: 2288a 361716i bk4: 2376a 361139i bk5: 2356a 360412i bk6: 2296a 362205i bk7: 2296a 362256i bk8: 2368a 362715i bk9: 2344a 362778i bk10: 2292a 362593i bk11: 2304a 362319i bk12: 2304a 360794i bk13: 2280a 361699i bk14: 2240a 356229i bk15: 2296a 356777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905123
Row_Buffer_Locality_read = 0.937189
Row_Buffer_Locality_write = 0.841072
Bank_Level_Parallism = 1.879215
Bank_Level_Parallism_Col = 1.704455
Bank_Level_Parallism_Ready = 1.152353
write_to_read_ratio_blp_rw_average = 0.615107
GrpLevelPara = 1.513445 

BW Util details:
bwutil = 0.239035 
total_CMD = 382780 
util_bw = 91498 
Wasted_Col = 100846 
Wasted_Row = 22716 
Idle = 167720 

BW Util Bottlenecks: 
RCDc_limit = 19063 
RCDWRc_limit = 18725 
WTRc_limit = 21596 
RTWc_limit = 47460 
CCDLc_limit = 60858 
rwq = 0 
CCDLc_limit_alone = 53777 
WTRc_limit_alone = 18566 
RTWc_limit_alone = 43409 

Commands details: 
total_CMD = 382780 
n_nop = 283740 
Read = 36952 
Write = 0 
L2_Alloc = 0 
L2_WB = 54546 
n_act = 5261 
n_pre = 5245 
n_ref = 0 
n_req = 55451 
total_req = 91498 

Dual Bus Interface Util: 
issued_total_row = 10506 
issued_total_col = 91498 
Row_Bus_Util =  0.027447 
CoL_Bus_Util = 0.239035 
Either_Row_CoL_Bus_Util = 0.258739 
Issued_on_Two_Bus_Simul_Util = 0.007743 
issued_two_Eff = 0.029927 
queue_avg = 3.204125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.20413
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284237 n_act=5214 n_pre=5198 n_ref_event=0 n_req=55269 n_rd=36852 n_rd_L2_A=0 n_write=0 n_wr_bk=54259 bw_util=0.238
n_activity=239470 dram_eff=0.3805
bk0: 2344a 359669i bk1: 2296a 361298i bk2: 2252a 362075i bk3: 2284a 362644i bk4: 2400a 361527i bk5: 2360a 362108i bk6: 2280a 362503i bk7: 2312a 362686i bk8: 2384a 362644i bk9: 2324a 361714i bk10: 2256a 362330i bk11: 2296a 361948i bk12: 2264a 361271i bk13: 2272a 360207i bk14: 2232a 356028i bk15: 2296a 356455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905661
Row_Buffer_Locality_read = 0.937154
Row_Buffer_Locality_write = 0.842645
Bank_Level_Parallism = 1.895285
Bank_Level_Parallism_Col = 1.723249
Bank_Level_Parallism_Ready = 1.154350
write_to_read_ratio_blp_rw_average = 0.612509
GrpLevelPara = 1.523166 

BW Util details:
bwutil = 0.238024 
total_CMD = 382780 
util_bw = 91111 
Wasted_Col = 99027 
Wasted_Row = 22306 
Idle = 170336 

BW Util Bottlenecks: 
RCDc_limit = 19075 
RCDWRc_limit = 18754 
WTRc_limit = 21859 
RTWc_limit = 46523 
CCDLc_limit = 59976 
rwq = 0 
CCDLc_limit_alone = 52896 
WTRc_limit_alone = 18741 
RTWc_limit_alone = 42561 

Commands details: 
total_CMD = 382780 
n_nop = 284237 
Read = 36852 
Write = 0 
L2_Alloc = 0 
L2_WB = 54259 
n_act = 5214 
n_pre = 5198 
n_ref = 0 
n_req = 55269 
total_req = 91111 

Dual Bus Interface Util: 
issued_total_row = 10412 
issued_total_col = 91111 
Row_Bus_Util =  0.027201 
CoL_Bus_Util = 0.238024 
Either_Row_CoL_Bus_Util = 0.257440 
Issued_on_Two_Bus_Simul_Util = 0.007785 
issued_two_Eff = 0.030241 
queue_avg = 3.224991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22499
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284330 n_act=5210 n_pre=5194 n_ref_event=0 n_req=55244 n_rd=36856 n_rd_L2_A=0 n_write=0 n_wr_bk=54195 bw_util=0.2379
n_activity=237895 dram_eff=0.3827
bk0: 2344a 358916i bk1: 2280a 361604i bk2: 2252a 362618i bk3: 2284a 362509i bk4: 2392a 361724i bk5: 2352a 361472i bk6: 2296a 362398i bk7: 2312a 362659i bk8: 2384a 361986i bk9: 2328a 361204i bk10: 2264a 362251i bk11: 2296a 362448i bk12: 2272a 360364i bk13: 2272a 360518i bk14: 2232a 355528i bk15: 2296a 356652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905691
Row_Buffer_Locality_read = 0.937622
Row_Buffer_Locality_write = 0.841690
Bank_Level_Parallism = 1.911852
Bank_Level_Parallism_Col = 1.738803
Bank_Level_Parallism_Ready = 1.157318
write_to_read_ratio_blp_rw_average = 0.613750
GrpLevelPara = 1.541730 

BW Util details:
bwutil = 0.237868 
total_CMD = 382780 
util_bw = 91051 
Wasted_Col = 98856 
Wasted_Row = 21863 
Idle = 171010 

BW Util Bottlenecks: 
RCDc_limit = 18863 
RCDWRc_limit = 18587 
WTRc_limit = 22195 
RTWc_limit = 47684 
CCDLc_limit = 60078 
rwq = 0 
CCDLc_limit_alone = 53188 
WTRc_limit_alone = 19321 
RTWc_limit_alone = 43668 

Commands details: 
total_CMD = 382780 
n_nop = 284330 
Read = 36856 
Write = 0 
L2_Alloc = 0 
L2_WB = 54195 
n_act = 5210 
n_pre = 5194 
n_ref = 0 
n_req = 55244 
total_req = 91051 

Dual Bus Interface Util: 
issued_total_row = 10404 
issued_total_col = 91051 
Row_Bus_Util =  0.027180 
CoL_Bus_Util = 0.237868 
Either_Row_CoL_Bus_Util = 0.257197 
Issued_on_Two_Bus_Simul_Util = 0.007850 
issued_two_Eff = 0.030523 
queue_avg = 3.225861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.22586
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=300843 n_act=5371 n_pre=5355 n_ref_event=0 n_req=47279 n_rd=37092 n_rd_L2_A=0 n_write=0 n_wr_bk=36959 bw_util=0.1935
n_activity=215455 dram_eff=0.3437
bk0: 2352a 360861i bk1: 2296a 363681i bk2: 2288a 363102i bk3: 2312a 363482i bk4: 2400a 363853i bk5: 2376a 362877i bk6: 2320a 364167i bk7: 2336a 363758i bk8: 2368a 363978i bk9: 2344a 364811i bk10: 2272a 364267i bk11: 2320a 362718i bk12: 2312a 362112i bk13: 2256a 362254i bk14: 2248a 357996i bk15: 2292a 359308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.886398
Row_Buffer_Locality_read = 0.935431
Row_Buffer_Locality_write = 0.707863
Bank_Level_Parallism = 1.965766
Bank_Level_Parallism_Col = 1.767975
Bank_Level_Parallism_Ready = 1.167074
write_to_read_ratio_blp_rw_average = 0.580127
GrpLevelPara = 1.541713 

BW Util details:
bwutil = 0.193456 
total_CMD = 382780 
util_bw = 74051 
Wasted_Col = 90372 
Wasted_Row = 23053 
Idle = 195304 

BW Util Bottlenecks: 
RCDc_limit = 20376 
RCDWRc_limit = 19267 
WTRc_limit = 15952 
RTWc_limit = 54790 
CCDLc_limit = 49431 
rwq = 0 
CCDLc_limit_alone = 42043 
WTRc_limit_alone = 13532 
RTWc_limit_alone = 49822 

Commands details: 
total_CMD = 382780 
n_nop = 300843 
Read = 37092 
Write = 0 
L2_Alloc = 0 
L2_WB = 36959 
n_act = 5371 
n_pre = 5355 
n_ref = 0 
n_req = 47279 
total_req = 74051 

Dual Bus Interface Util: 
issued_total_row = 10726 
issued_total_col = 74051 
Row_Bus_Util =  0.028021 
CoL_Bus_Util = 0.193456 
Either_Row_CoL_Bus_Util = 0.214058 
Issued_on_Two_Bus_Simul_Util = 0.007419 
issued_two_Eff = 0.034661 
queue_avg = 2.320267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=2.32027
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284032 n_act=5304 n_pre=5288 n_ref_event=0 n_req=55469 n_rd=37084 n_rd_L2_A=0 n_write=0 n_wr_bk=54224 bw_util=0.2385
n_activity=236949 dram_eff=0.3853
bk0: 2352a 359326i bk1: 2296a 361492i bk2: 2288a 361654i bk3: 2312a 360947i bk4: 2408a 360920i bk5: 2360a 360850i bk6: 2320a 361349i bk7: 2336a 362230i bk8: 2368a 361088i bk9: 2352a 360626i bk10: 2272a 361956i bk11: 2312a 361773i bk12: 2312a 359342i bk13: 2264a 360798i bk14: 2248a 356044i bk15: 2284a 356493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904379
Row_Buffer_Locality_read = 0.938006
Row_Buffer_Locality_write = 0.836552
Bank_Level_Parallism = 1.953118
Bank_Level_Parallism_Col = 1.767490
Bank_Level_Parallism_Ready = 1.156591
write_to_read_ratio_blp_rw_average = 0.604977
GrpLevelPara = 1.558556 

BW Util details:
bwutil = 0.238539 
total_CMD = 382780 
util_bw = 91308 
Wasted_Col = 98924 
Wasted_Row = 21256 
Idle = 171292 

BW Util Bottlenecks: 
RCDc_limit = 18616 
RCDWRc_limit = 19156 
WTRc_limit = 23908 
RTWc_limit = 49174 
CCDLc_limit = 60212 
rwq = 0 
CCDLc_limit_alone = 52849 
WTRc_limit_alone = 20238 
RTWc_limit_alone = 45481 

Commands details: 
total_CMD = 382780 
n_nop = 284032 
Read = 37084 
Write = 0 
L2_Alloc = 0 
L2_WB = 54224 
n_act = 5304 
n_pre = 5288 
n_ref = 0 
n_req = 55469 
total_req = 91308 

Dual Bus Interface Util: 
issued_total_row = 10592 
issued_total_col = 91308 
Row_Bus_Util =  0.027671 
CoL_Bus_Util = 0.238539 
Either_Row_CoL_Bus_Util = 0.257976 
Issued_on_Two_Bus_Simul_Util = 0.008234 
issued_two_Eff = 0.031920 
queue_avg = 3.237541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.23754
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284312 n_act=5286 n_pre=5270 n_ref_event=0 n_req=55206 n_rd=36824 n_rd_L2_A=0 n_write=0 n_wr_bk=54184 bw_util=0.2378
n_activity=238342 dram_eff=0.3818
bk0: 2336a 359729i bk1: 2288a 362445i bk2: 2256a 361443i bk3: 2280a 362055i bk4: 2400a 361871i bk5: 2344a 361282i bk6: 2296a 361960i bk7: 2296a 362549i bk8: 2344a 362007i bk9: 2352a 361483i bk10: 2264a 362310i bk11: 2288a 362094i bk12: 2272a 358893i bk13: 2264a 360035i bk14: 2256a 357157i bk15: 2288a 356264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904250
Row_Buffer_Locality_read = 0.935640
Row_Buffer_Locality_write = 0.841367
Bank_Level_Parallism = 1.915328
Bank_Level_Parallism_Col = 1.734650
Bank_Level_Parallism_Ready = 1.162238
write_to_read_ratio_blp_rw_average = 0.607259
GrpLevelPara = 1.528863 

BW Util details:
bwutil = 0.237755 
total_CMD = 382780 
util_bw = 91008 
Wasted_Col = 99000 
Wasted_Row = 22023 
Idle = 170749 

BW Util Bottlenecks: 
RCDc_limit = 19698 
RCDWRc_limit = 18357 
WTRc_limit = 21424 
RTWc_limit = 47276 
CCDLc_limit = 60453 
rwq = 0 
CCDLc_limit_alone = 53569 
WTRc_limit_alone = 18419 
RTWc_limit_alone = 43397 

Commands details: 
total_CMD = 382780 
n_nop = 284312 
Read = 36824 
Write = 0 
L2_Alloc = 0 
L2_WB = 54184 
n_act = 5286 
n_pre = 5270 
n_ref = 0 
n_req = 55206 
total_req = 91008 

Dual Bus Interface Util: 
issued_total_row = 10556 
issued_total_col = 91008 
Row_Bus_Util =  0.027577 
CoL_Bus_Util = 0.237755 
Either_Row_CoL_Bus_Util = 0.257244 
Issued_on_Two_Bus_Simul_Util = 0.008088 
issued_two_Eff = 0.031442 
queue_avg = 3.319465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.31947
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284242 n_act=5248 n_pre=5232 n_ref_event=0 n_req=55238 n_rd=36844 n_rd_L2_A=0 n_write=0 n_wr_bk=54217 bw_util=0.2379
n_activity=238584 dram_eff=0.3817
bk0: 2336a 360403i bk1: 2296a 362105i bk2: 2264a 361820i bk3: 2296a 362636i bk4: 2400a 361670i bk5: 2344a 361273i bk6: 2292a 361728i bk7: 2296a 362544i bk8: 2352a 361672i bk9: 2360a 361210i bk10: 2264a 363686i bk11: 2280a 361707i bk12: 2264a 359197i bk13: 2264a 360346i bk14: 2256a 356400i bk15: 2280a 356576i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904993
Row_Buffer_Locality_read = 0.936896
Row_Buffer_Locality_write = 0.841089
Bank_Level_Parallism = 1.903777
Bank_Level_Parallism_Col = 1.726117
Bank_Level_Parallism_Ready = 1.152173
write_to_read_ratio_blp_rw_average = 0.609691
GrpLevelPara = 1.524418 

BW Util details:
bwutil = 0.237894 
total_CMD = 382780 
util_bw = 91061 
Wasted_Col = 99215 
Wasted_Row = 22325 
Idle = 170179 

BW Util Bottlenecks: 
RCDc_limit = 19393 
RCDWRc_limit = 18600 
WTRc_limit = 21662 
RTWc_limit = 47175 
CCDLc_limit = 60351 
rwq = 0 
CCDLc_limit_alone = 53561 
WTRc_limit_alone = 18860 
RTWc_limit_alone = 43187 

Commands details: 
total_CMD = 382780 
n_nop = 284242 
Read = 36844 
Write = 0 
L2_Alloc = 0 
L2_WB = 54217 
n_act = 5248 
n_pre = 5232 
n_ref = 0 
n_req = 55238 
total_req = 91061 

Dual Bus Interface Util: 
issued_total_row = 10480 
issued_total_col = 91061 
Row_Bus_Util =  0.027379 
CoL_Bus_Util = 0.237894 
Either_Row_CoL_Bus_Util = 0.257427 
Issued_on_Two_Bus_Simul_Util = 0.007845 
issued_two_Eff = 0.030476 
queue_avg = 3.241995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.242
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284260 n_act=5267 n_pre=5251 n_ref_event=0 n_req=55315 n_rd=36924 n_rd_L2_A=0 n_write=0 n_wr_bk=54220 bw_util=0.2381
n_activity=238651 dram_eff=0.3819
bk0: 2352a 359937i bk1: 2292a 361431i bk2: 2256a 361597i bk3: 2292a 361746i bk4: 2408a 362593i bk5: 2352a 362095i bk6: 2296a 361841i bk7: 2320a 361460i bk8: 2352a 362040i bk9: 2332a 360871i bk10: 2272a 363374i bk11: 2304a 362035i bk12: 2280a 360826i bk13: 2272a 361433i bk14: 2248a 355314i bk15: 2296a 356963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904782
Row_Buffer_Locality_read = 0.936220
Row_Buffer_Locality_write = 0.841662
Bank_Level_Parallism = 1.903735
Bank_Level_Parallism_Col = 1.721151
Bank_Level_Parallism_Ready = 1.147251
write_to_read_ratio_blp_rw_average = 0.607647
GrpLevelPara = 1.521856 

BW Util details:
bwutil = 0.238111 
total_CMD = 382780 
util_bw = 91144 
Wasted_Col = 99342 
Wasted_Row = 21854 
Idle = 170440 

BW Util Bottlenecks: 
RCDc_limit = 19431 
RCDWRc_limit = 18455 
WTRc_limit = 22066 
RTWc_limit = 46631 
CCDLc_limit = 60337 
rwq = 0 
CCDLc_limit_alone = 53391 
WTRc_limit_alone = 18951 
RTWc_limit_alone = 42800 

Commands details: 
total_CMD = 382780 
n_nop = 284260 
Read = 36924 
Write = 0 
L2_Alloc = 0 
L2_WB = 54220 
n_act = 5267 
n_pre = 5251 
n_ref = 0 
n_req = 55315 
total_req = 91144 

Dual Bus Interface Util: 
issued_total_row = 10518 
issued_total_col = 91144 
Row_Bus_Util =  0.027478 
CoL_Bus_Util = 0.238111 
Either_Row_CoL_Bus_Util = 0.257380 
Issued_on_Two_Bus_Simul_Util = 0.008208 
issued_two_Eff = 0.031892 
queue_avg = 3.216009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=3.21601
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284277 n_act=5069 n_pre=5053 n_ref_event=0 n_req=55637 n_rd=37252 n_rd_L2_A=0 n_write=0 n_wr_bk=54159 bw_util=0.2388
n_activity=237401 dram_eff=0.385
bk0: 2352a 361371i bk1: 2328a 361183i bk2: 2312a 362181i bk3: 2332a 363161i bk4: 2416a 361187i bk5: 2392a 361468i bk6: 2312a 362063i bk7: 2328a 362212i bk8: 2376a 362340i bk9: 2336a 362223i bk10: 2280a 362426i bk11: 2312a 361713i bk12: 2296a 360778i bk13: 2312a 360915i bk14: 2264a 356310i bk15: 2304a 356163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908892
Row_Buffer_Locality_read = 0.939654
Row_Buffer_Locality_write = 0.846560
Bank_Level_Parallism = 1.911757
Bank_Level_Parallism_Col = 1.734026
Bank_Level_Parallism_Ready = 1.151973
write_to_read_ratio_blp_rw_average = 0.606078
GrpLevelPara = 1.535115 

BW Util details:
bwutil = 0.238808 
total_CMD = 382780 
util_bw = 91411 
Wasted_Col = 98152 
Wasted_Row = 20936 
Idle = 172281 

BW Util Bottlenecks: 
RCDc_limit = 18360 
RCDWRc_limit = 17722 
WTRc_limit = 22626 
RTWc_limit = 47727 
CCDLc_limit = 60019 
rwq = 0 
CCDLc_limit_alone = 52830 
WTRc_limit_alone = 19507 
RTWc_limit_alone = 43657 

Commands details: 
total_CMD = 382780 
n_nop = 284277 
Read = 37252 
Write = 0 
L2_Alloc = 0 
L2_WB = 54159 
n_act = 5069 
n_pre = 5053 
n_ref = 0 
n_req = 55637 
total_req = 91411 

Dual Bus Interface Util: 
issued_total_row = 10122 
issued_total_col = 91411 
Row_Bus_Util =  0.026443 
CoL_Bus_Util = 0.238808 
Either_Row_CoL_Bus_Util = 0.257336 
Issued_on_Two_Bus_Simul_Util = 0.007916 
issued_two_Eff = 0.030760 
queue_avg = 3.100081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=3.10008
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284222 n_act=5102 n_pre=5086 n_ref_event=0 n_req=55513 n_rd=37120 n_rd_L2_A=0 n_write=0 n_wr_bk=54185 bw_util=0.2385
n_activity=238353 dram_eff=0.3831
bk0: 2328a 359747i bk1: 2336a 361309i bk2: 2320a 361952i bk3: 2320a 362593i bk4: 2392a 360741i bk5: 2400a 360686i bk6: 2320a 362324i bk7: 2312a 361959i bk8: 2376a 362308i bk9: 2352a 362117i bk10: 2272a 363122i bk11: 2304a 362281i bk12: 2288a 359658i bk13: 2296a 361296i bk14: 2248a 356893i bk15: 2256a 354945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908094
Row_Buffer_Locality_read = 0.938982
Row_Buffer_Locality_write = 0.845757
Bank_Level_Parallism = 1.920896
Bank_Level_Parallism_Col = 1.749976
Bank_Level_Parallism_Ready = 1.157067
write_to_read_ratio_blp_rw_average = 0.606897
GrpLevelPara = 1.538761 

BW Util details:
bwutil = 0.238531 
total_CMD = 382780 
util_bw = 91305 
Wasted_Col = 98641 
Wasted_Row = 21446 
Idle = 171388 

BW Util Bottlenecks: 
RCDc_limit = 18652 
RCDWRc_limit = 17997 
WTRc_limit = 22556 
RTWc_limit = 48124 
CCDLc_limit = 60977 
rwq = 0 
CCDLc_limit_alone = 53333 
WTRc_limit_alone = 19142 
RTWc_limit_alone = 43894 

Commands details: 
total_CMD = 382780 
n_nop = 284222 
Read = 37120 
Write = 0 
L2_Alloc = 0 
L2_WB = 54185 
n_act = 5102 
n_pre = 5086 
n_ref = 0 
n_req = 55513 
total_req = 91305 

Dual Bus Interface Util: 
issued_total_row = 10188 
issued_total_col = 91305 
Row_Bus_Util =  0.026616 
CoL_Bus_Util = 0.238531 
Either_Row_CoL_Bus_Util = 0.257479 
Issued_on_Two_Bus_Simul_Util = 0.007668 
issued_two_Eff = 0.029779 
queue_avg = 3.139438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=3.13944
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284300 n_act=5222 n_pre=5206 n_ref_event=0 n_req=55310 n_rd=36928 n_rd_L2_A=0 n_write=0 n_wr_bk=54141 bw_util=0.2379
n_activity=238997 dram_eff=0.381
bk0: 2320a 359712i bk1: 2300a 361444i bk2: 2320a 361637i bk3: 2312a 362329i bk4: 2392a 361366i bk5: 2368a 361291i bk6: 2288a 362324i bk7: 2304a 362096i bk8: 2376a 362085i bk9: 2360a 361051i bk10: 2264a 361904i bk11: 2296a 362280i bk12: 2272a 359264i bk13: 2280a 360680i bk14: 2240a 358409i bk15: 2236a 355876i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905587
Row_Buffer_Locality_read = 0.937933
Row_Buffer_Locality_write = 0.840605
Bank_Level_Parallism = 1.911227
Bank_Level_Parallism_Col = 1.738277
Bank_Level_Parallism_Ready = 1.163788
write_to_read_ratio_blp_rw_average = 0.606135
GrpLevelPara = 1.542296 

BW Util details:
bwutil = 0.237915 
total_CMD = 382780 
util_bw = 91069 
Wasted_Col = 98936 
Wasted_Row = 22446 
Idle = 170329 

BW Util Bottlenecks: 
RCDc_limit = 19101 
RCDWRc_limit = 18662 
WTRc_limit = 22852 
RTWc_limit = 46951 
CCDLc_limit = 59789 
rwq = 0 
CCDLc_limit_alone = 52765 
WTRc_limit_alone = 19639 
RTWc_limit_alone = 43140 

Commands details: 
total_CMD = 382780 
n_nop = 284300 
Read = 36928 
Write = 0 
L2_Alloc = 0 
L2_WB = 54141 
n_act = 5222 
n_pre = 5206 
n_ref = 0 
n_req = 55310 
total_req = 91069 

Dual Bus Interface Util: 
issued_total_row = 10428 
issued_total_col = 91069 
Row_Bus_Util =  0.027243 
CoL_Bus_Util = 0.237915 
Either_Row_CoL_Bus_Util = 0.257276 
Issued_on_Two_Bus_Simul_Util = 0.007882 
issued_two_Eff = 0.030636 
queue_avg = 3.264410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26441
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284322 n_act=5243 n_pre=5227 n_ref_event=0 n_req=55206 n_rd=36824 n_rd_L2_A=0 n_write=0 n_wr_bk=54173 bw_util=0.2377
n_activity=241039 dram_eff=0.3775
bk0: 2296a 359834i bk1: 2296a 361631i bk2: 2280a 363069i bk3: 2312a 362705i bk4: 2392a 360972i bk5: 2360a 361967i bk6: 2288a 363046i bk7: 2300a 362426i bk8: 2368a 361963i bk9: 2344a 361734i bk10: 2264a 362175i bk11: 2280a 362664i bk12: 2288a 360082i bk13: 2280a 360263i bk14: 2240a 356926i bk15: 2236a 357300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905028
Row_Buffer_Locality_read = 0.936943
Row_Buffer_Locality_write = 0.841095
Bank_Level_Parallism = 1.869761
Bank_Level_Parallism_Col = 1.699179
Bank_Level_Parallism_Ready = 1.144356
write_to_read_ratio_blp_rw_average = 0.606941
GrpLevelPara = 1.509962 

BW Util details:
bwutil = 0.237727 
total_CMD = 382780 
util_bw = 90997 
Wasted_Col = 100425 
Wasted_Row = 23006 
Idle = 168352 

BW Util Bottlenecks: 
RCDc_limit = 19303 
RCDWRc_limit = 18702 
WTRc_limit = 22233 
RTWc_limit = 45515 
CCDLc_limit = 61223 
rwq = 0 
CCDLc_limit_alone = 54640 
WTRc_limit_alone = 19462 
RTWc_limit_alone = 41703 

Commands details: 
total_CMD = 382780 
n_nop = 284322 
Read = 36824 
Write = 0 
L2_Alloc = 0 
L2_WB = 54173 
n_act = 5243 
n_pre = 5227 
n_ref = 0 
n_req = 55206 
total_req = 90997 

Dual Bus Interface Util: 
issued_total_row = 10470 
issued_total_col = 90997 
Row_Bus_Util =  0.027353 
CoL_Bus_Util = 0.237727 
Either_Row_CoL_Bus_Util = 0.257218 
Issued_on_Two_Bus_Simul_Util = 0.007861 
issued_two_Eff = 0.030561 
queue_avg = 3.254452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25445
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284330 n_act=5238 n_pre=5222 n_ref_event=0 n_req=55210 n_rd=36828 n_rd_L2_A=0 n_write=0 n_wr_bk=54185 bw_util=0.2378
n_activity=241327 dram_eff=0.3771
bk0: 2296a 360269i bk1: 2288a 361770i bk2: 2280a 362547i bk3: 2320a 362850i bk4: 2384a 360914i bk5: 2364a 361422i bk6: 2288a 362987i bk7: 2296a 362411i bk8: 2368a 361899i bk9: 2344a 362448i bk10: 2264a 361462i bk11: 2288a 361873i bk12: 2288a 359737i bk13: 2280a 361194i bk14: 2240a 357355i bk15: 2240a 357285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905126
Row_Buffer_Locality_read = 0.937059
Row_Buffer_Locality_write = 0.841149
Bank_Level_Parallism = 1.878186
Bank_Level_Parallism_Col = 1.706539
Bank_Level_Parallism_Ready = 1.147803
write_to_read_ratio_blp_rw_average = 0.607177
GrpLevelPara = 1.510166 

BW Util details:
bwutil = 0.237768 
total_CMD = 382780 
util_bw = 91013 
Wasted_Col = 99877 
Wasted_Row = 22756 
Idle = 169134 

BW Util Bottlenecks: 
RCDc_limit = 19277 
RCDWRc_limit = 18504 
WTRc_limit = 21704 
RTWc_limit = 45821 
CCDLc_limit = 60836 
rwq = 0 
CCDLc_limit_alone = 53890 
WTRc_limit_alone = 18635 
RTWc_limit_alone = 41944 

Commands details: 
total_CMD = 382780 
n_nop = 284330 
Read = 36828 
Write = 0 
L2_Alloc = 0 
L2_WB = 54185 
n_act = 5238 
n_pre = 5222 
n_ref = 0 
n_req = 55210 
total_req = 91013 

Dual Bus Interface Util: 
issued_total_row = 10460 
issued_total_col = 91013 
Row_Bus_Util =  0.027326 
CoL_Bus_Util = 0.237768 
Either_Row_CoL_Bus_Util = 0.257197 
Issued_on_Two_Bus_Simul_Util = 0.007897 
issued_two_Eff = 0.030706 
queue_avg = 3.173076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.17308
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284328 n_act=5265 n_pre=5249 n_ref_event=0 n_req=55229 n_rd=36849 n_rd_L2_A=0 n_write=0 n_wr_bk=54149 bw_util=0.2377
n_activity=239286 dram_eff=0.3803
bk0: 2304a 360292i bk1: 2288a 360889i bk2: 2300a 362368i bk3: 2320a 363143i bk4: 2392a 361725i bk5: 2360a 361276i bk6: 2296a 363085i bk7: 2304a 362086i bk8: 2376a 361415i bk9: 2328a 361794i bk10: 2252a 361922i bk11: 2272a 361621i bk12: 2276a 359393i bk13: 2277a 360366i bk14: 2264a 356599i bk15: 2240a 356364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904670
Row_Buffer_Locality_read = 0.936796
Row_Buffer_Locality_write = 0.840261
Bank_Level_Parallism = 1.903159
Bank_Level_Parallism_Col = 1.720941
Bank_Level_Parallism_Ready = 1.147750
write_to_read_ratio_blp_rw_average = 0.607295
GrpLevelPara = 1.527574 

BW Util details:
bwutil = 0.237729 
total_CMD = 382780 
util_bw = 90998 
Wasted_Col = 99863 
Wasted_Row = 22138 
Idle = 169781 

BW Util Bottlenecks: 
RCDc_limit = 19465 
RCDWRc_limit = 18589 
WTRc_limit = 21862 
RTWc_limit = 48066 
CCDLc_limit = 60629 
rwq = 0 
CCDLc_limit_alone = 53886 
WTRc_limit_alone = 18888 
RTWc_limit_alone = 44297 

Commands details: 
total_CMD = 382780 
n_nop = 284328 
Read = 36849 
Write = 0 
L2_Alloc = 0 
L2_WB = 54149 
n_act = 5265 
n_pre = 5249 
n_ref = 0 
n_req = 55229 
total_req = 90998 

Dual Bus Interface Util: 
issued_total_row = 10514 
issued_total_col = 90998 
Row_Bus_Util =  0.027467 
CoL_Bus_Util = 0.237729 
Either_Row_CoL_Bus_Util = 0.257203 
Issued_on_Two_Bus_Simul_Util = 0.007994 
issued_two_Eff = 0.031081 
queue_avg = 3.217036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=3.21704
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284152 n_act=5229 n_pre=5213 n_ref_event=0 n_req=55281 n_rd=36856 n_rd_L2_A=0 n_write=0 n_wr_bk=54219 bw_util=0.2379
n_activity=240966 dram_eff=0.378
bk0: 2304a 360508i bk1: 2288a 361159i bk2: 2296a 362557i bk3: 2316a 362428i bk4: 2400a 361670i bk5: 2368a 361897i bk6: 2304a 362987i bk7: 2304a 361538i bk8: 2376a 362345i bk9: 2320a 362482i bk10: 2256a 362484i bk11: 2268a 361970i bk12: 2272a 358824i bk13: 2272a 360310i bk14: 2264a 357696i bk15: 2248a 355987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905411
Row_Buffer_Locality_read = 0.937731
Row_Buffer_Locality_write = 0.840760
Bank_Level_Parallism = 1.883988
Bank_Level_Parallism_Col = 1.714500
Bank_Level_Parallism_Ready = 1.146593
write_to_read_ratio_blp_rw_average = 0.602447
GrpLevelPara = 1.519330 

BW Util details:
bwutil = 0.237930 
total_CMD = 382780 
util_bw = 91075 
Wasted_Col = 99937 
Wasted_Row = 22853 
Idle = 168915 

BW Util Bottlenecks: 
RCDc_limit = 19424 
RCDWRc_limit = 18913 
WTRc_limit = 21802 
RTWc_limit = 45923 
CCDLc_limit = 60461 
rwq = 0 
CCDLc_limit_alone = 53832 
WTRc_limit_alone = 18797 
RTWc_limit_alone = 42299 

Commands details: 
total_CMD = 382780 
n_nop = 284152 
Read = 36856 
Write = 0 
L2_Alloc = 0 
L2_WB = 54219 
n_act = 5229 
n_pre = 5213 
n_ref = 0 
n_req = 55281 
total_req = 91075 

Dual Bus Interface Util: 
issued_total_row = 10442 
issued_total_col = 91075 
Row_Bus_Util =  0.027279 
CoL_Bus_Util = 0.237930 
Either_Row_CoL_Bus_Util = 0.257662 
Issued_on_Two_Bus_Simul_Util = 0.007547 
issued_two_Eff = 0.029292 
queue_avg = 3.220735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22074
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284365 n_act=5157 n_pre=5141 n_ref_event=0 n_req=55331 n_rd=36892 n_rd_L2_A=0 n_write=0 n_wr_bk=54229 bw_util=0.2381
n_activity=240997 dram_eff=0.3781
bk0: 2312a 359340i bk1: 2304a 361420i bk2: 2288a 362765i bk3: 2312a 362265i bk4: 2408a 360688i bk5: 2392a 361720i bk6: 2312a 362865i bk7: 2304a 362775i bk8: 2376a 362149i bk9: 2328a 362020i bk10: 2264a 361848i bk11: 2264a 362251i bk12: 2264a 360945i bk13: 2272a 360602i bk14: 2240a 358014i bk15: 2252a 357016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906797
Row_Buffer_Locality_read = 0.937846
Row_Buffer_Locality_write = 0.844677
Bank_Level_Parallism = 1.879665
Bank_Level_Parallism_Col = 1.711859
Bank_Level_Parallism_Ready = 1.149856
write_to_read_ratio_blp_rw_average = 0.603201
GrpLevelPara = 1.515505 

BW Util details:
bwutil = 0.238051 
total_CMD = 382780 
util_bw = 91121 
Wasted_Col = 99636 
Wasted_Row = 22647 
Idle = 169376 

BW Util Bottlenecks: 
RCDc_limit = 19110 
RCDWRc_limit = 18251 
WTRc_limit = 22296 
RTWc_limit = 46896 
CCDLc_limit = 60444 
rwq = 0 
CCDLc_limit_alone = 53342 
WTRc_limit_alone = 19050 
RTWc_limit_alone = 43040 

Commands details: 
total_CMD = 382780 
n_nop = 284365 
Read = 36892 
Write = 0 
L2_Alloc = 0 
L2_WB = 54229 
n_act = 5157 
n_pre = 5141 
n_ref = 0 
n_req = 55331 
total_req = 91121 

Dual Bus Interface Util: 
issued_total_row = 10298 
issued_total_col = 91121 
Row_Bus_Util =  0.026903 
CoL_Bus_Util = 0.238051 
Either_Row_CoL_Bus_Util = 0.257106 
Issued_on_Two_Bus_Simul_Util = 0.007848 
issued_two_Eff = 0.030524 
queue_avg = 3.166464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16646
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284388 n_act=5218 n_pre=5202 n_ref_event=0 n_req=55220 n_rd=36796 n_rd_L2_A=0 n_write=0 n_wr_bk=54190 bw_util=0.2377
n_activity=238817 dram_eff=0.381
bk0: 2312a 360433i bk1: 2304a 362177i bk2: 2272a 361888i bk3: 2324a 361698i bk4: 2400a 360846i bk5: 2368a 361798i bk6: 2296a 362811i bk7: 2296a 362077i bk8: 2360a 361430i bk9: 2320a 361940i bk10: 2260a 361828i bk11: 2268a 362289i bk12: 2272a 360072i bk13: 2264a 360570i bk14: 2232a 358069i bk15: 2248a 355527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905505
Row_Buffer_Locality_read = 0.937140
Row_Buffer_Locality_write = 0.842325
Bank_Level_Parallism = 1.903324
Bank_Level_Parallism_Col = 1.728171
Bank_Level_Parallism_Ready = 1.161497
write_to_read_ratio_blp_rw_average = 0.607242
GrpLevelPara = 1.527769 

BW Util details:
bwutil = 0.237698 
total_CMD = 382780 
util_bw = 90986 
Wasted_Col = 99277 
Wasted_Row = 22127 
Idle = 170390 

BW Util Bottlenecks: 
RCDc_limit = 18888 
RCDWRc_limit = 18489 
WTRc_limit = 22170 
RTWc_limit = 47138 
CCDLc_limit = 60549 
rwq = 0 
CCDLc_limit_alone = 53398 
WTRc_limit_alone = 18803 
RTWc_limit_alone = 43354 

Commands details: 
total_CMD = 382780 
n_nop = 284388 
Read = 36796 
Write = 0 
L2_Alloc = 0 
L2_WB = 54190 
n_act = 5218 
n_pre = 5202 
n_ref = 0 
n_req = 55220 
total_req = 90986 

Dual Bus Interface Util: 
issued_total_row = 10420 
issued_total_col = 90986 
Row_Bus_Util =  0.027222 
CoL_Bus_Util = 0.237698 
Either_Row_CoL_Bus_Util = 0.257046 
Issued_on_Two_Bus_Simul_Util = 0.007874 
issued_two_Eff = 0.030633 
queue_avg = 3.239279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23928
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284360 n_act=5233 n_pre=5217 n_ref_event=0 n_req=55281 n_rd=36840 n_rd_L2_A=0 n_write=0 n_wr_bk=54253 bw_util=0.238
n_activity=236885 dram_eff=0.3845
bk0: 2304a 359865i bk1: 2304a 362078i bk2: 2292a 362242i bk3: 2336a 362208i bk4: 2376a 361131i bk5: 2368a 361426i bk6: 2288a 362973i bk7: 2296a 362289i bk8: 2376a 361822i bk9: 2336a 361514i bk10: 2280a 362293i bk11: 2272a 361637i bk12: 2264a 361006i bk13: 2256a 359920i bk14: 2232a 356217i bk15: 2260a 356218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905338
Row_Buffer_Locality_read = 0.937622
Row_Buffer_Locality_write = 0.840844
Bank_Level_Parallism = 1.921840
Bank_Level_Parallism_Col = 1.740442
Bank_Level_Parallism_Ready = 1.160001
write_to_read_ratio_blp_rw_average = 0.609566
GrpLevelPara = 1.538746 

BW Util details:
bwutil = 0.237977 
total_CMD = 382780 
util_bw = 91093 
Wasted_Col = 98170 
Wasted_Row = 21432 
Idle = 172085 

BW Util Bottlenecks: 
RCDc_limit = 18716 
RCDWRc_limit = 18467 
WTRc_limit = 22216 
RTWc_limit = 47268 
CCDLc_limit = 60292 
rwq = 0 
CCDLc_limit_alone = 53274 
WTRc_limit_alone = 19173 
RTWc_limit_alone = 43293 

Commands details: 
total_CMD = 382780 
n_nop = 284360 
Read = 36840 
Write = 0 
L2_Alloc = 0 
L2_WB = 54253 
n_act = 5233 
n_pre = 5217 
n_ref = 0 
n_req = 55281 
total_req = 91093 

Dual Bus Interface Util: 
issued_total_row = 10450 
issued_total_col = 91093 
Row_Bus_Util =  0.027300 
CoL_Bus_Util = 0.237977 
Either_Row_CoL_Bus_Util = 0.257119 
Issued_on_Two_Bus_Simul_Util = 0.008159 
issued_two_Eff = 0.031731 
queue_avg = 3.205951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20595
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284296 n_act=5217 n_pre=5201 n_ref_event=0 n_req=55317 n_rd=36889 n_rd_L2_A=0 n_write=0 n_wr_bk=54231 bw_util=0.238
n_activity=237382 dram_eff=0.3839
bk0: 2304a 360540i bk1: 2304a 361483i bk2: 2300a 362275i bk3: 2336a 362236i bk4: 2376a 361631i bk5: 2368a 361524i bk6: 2288a 363601i bk7: 2304a 361337i bk8: 2384a 361575i bk9: 2336a 362295i bk10: 2277a 362014i bk11: 2272a 361755i bk12: 2272a 360497i bk13: 2264a 359592i bk14: 2232a 358211i bk15: 2272a 356307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905689
Row_Buffer_Locality_read = 0.937000
Row_Buffer_Locality_write = 0.843011
Bank_Level_Parallism = 1.904457
Bank_Level_Parallism_Col = 1.729521
Bank_Level_Parallism_Ready = 1.160426
write_to_read_ratio_blp_rw_average = 0.608349
GrpLevelPara = 1.536256 

BW Util details:
bwutil = 0.238048 
total_CMD = 382780 
util_bw = 91120 
Wasted_Col = 98288 
Wasted_Row = 22161 
Idle = 171211 

BW Util Bottlenecks: 
RCDc_limit = 19098 
RCDWRc_limit = 18384 
WTRc_limit = 22121 
RTWc_limit = 46088 
CCDLc_limit = 59510 
rwq = 0 
CCDLc_limit_alone = 52803 
WTRc_limit_alone = 19216 
RTWc_limit_alone = 42286 

Commands details: 
total_CMD = 382780 
n_nop = 284296 
Read = 36889 
Write = 0 
L2_Alloc = 0 
L2_WB = 54231 
n_act = 5217 
n_pre = 5201 
n_ref = 0 
n_req = 55317 
total_req = 91120 

Dual Bus Interface Util: 
issued_total_row = 10418 
issued_total_col = 91120 
Row_Bus_Util =  0.027217 
CoL_Bus_Util = 0.238048 
Either_Row_CoL_Bus_Util = 0.257286 
Issued_on_Two_Bus_Simul_Util = 0.007978 
issued_two_Eff = 0.031010 
queue_avg = 3.267804 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2678
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=300626 n_act=5411 n_pre=5395 n_ref_event=0 n_req=47386 n_rd=37120 n_rd_L2_A=0 n_write=0 n_wr_bk=37065 bw_util=0.1938
n_activity=216051 dram_eff=0.3434
bk0: 2296a 361886i bk1: 2312a 362951i bk2: 2328a 363524i bk3: 2328a 363972i bk4: 2400a 363078i bk5: 2372a 363071i bk6: 2320a 363992i bk7: 2320a 363217i bk8: 2368a 365021i bk9: 2344a 363742i bk10: 2304a 363247i bk11: 2280a 363098i bk12: 2304a 361719i bk13: 2280a 361362i bk14: 2308a 358697i bk15: 2256a 357816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.885810
Row_Buffer_Locality_read = 0.936207
Row_Buffer_Locality_write = 0.703585
Bank_Level_Parallism = 1.974943
Bank_Level_Parallism_Col = 1.771577
Bank_Level_Parallism_Ready = 1.166206
write_to_read_ratio_blp_rw_average = 0.581081
GrpLevelPara = 1.545584 

BW Util details:
bwutil = 0.193806 
total_CMD = 382780 
util_bw = 74185 
Wasted_Col = 90680 
Wasted_Row = 23228 
Idle = 194687 

BW Util Bottlenecks: 
RCDc_limit = 20109 
RCDWRc_limit = 19633 
WTRc_limit = 15918 
RTWc_limit = 55917 
CCDLc_limit = 49082 
rwq = 0 
CCDLc_limit_alone = 41572 
WTRc_limit_alone = 13564 
RTWc_limit_alone = 50761 

Commands details: 
total_CMD = 382780 
n_nop = 300626 
Read = 37120 
Write = 0 
L2_Alloc = 0 
L2_WB = 37065 
n_act = 5411 
n_pre = 5395 
n_ref = 0 
n_req = 47386 
total_req = 74185 

Dual Bus Interface Util: 
issued_total_row = 10806 
issued_total_col = 74185 
Row_Bus_Util =  0.028230 
CoL_Bus_Util = 0.193806 
Either_Row_CoL_Bus_Util = 0.214625 
Issued_on_Two_Bus_Simul_Util = 0.007412 
issued_two_Eff = 0.034533 
queue_avg = 2.357310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=2.35731
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284003 n_act=5252 n_pre=5236 n_ref_event=0 n_req=55593 n_rd=37144 n_rd_L2_A=0 n_write=0 n_wr_bk=54222 bw_util=0.2387
n_activity=237767 dram_eff=0.3843
bk0: 2296a 359388i bk1: 2308a 361603i bk2: 2324a 361416i bk3: 2320a 361899i bk4: 2416a 361158i bk5: 2376a 360765i bk6: 2320a 362385i bk7: 2320a 362011i bk8: 2368a 361868i bk9: 2344a 360851i bk10: 2312a 361221i bk11: 2280a 362401i bk12: 2304a 360280i bk13: 2280a 358922i bk14: 2312a 356434i bk15: 2264a 357248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905528
Row_Buffer_Locality_read = 0.938348
Row_Buffer_Locality_write = 0.839449
Bank_Level_Parallism = 1.941167
Bank_Level_Parallism_Col = 1.759195
Bank_Level_Parallism_Ready = 1.151172
write_to_read_ratio_blp_rw_average = 0.605061
GrpLevelPara = 1.546119 

BW Util details:
bwutil = 0.238691 
total_CMD = 382780 
util_bw = 91366 
Wasted_Col = 98290 
Wasted_Row = 21672 
Idle = 171452 

BW Util Bottlenecks: 
RCDc_limit = 18677 
RCDWRc_limit = 18768 
WTRc_limit = 23221 
RTWc_limit = 48366 
CCDLc_limit = 60138 
rwq = 0 
CCDLc_limit_alone = 52553 
WTRc_limit_alone = 19638 
RTWc_limit_alone = 44364 

Commands details: 
total_CMD = 382780 
n_nop = 284003 
Read = 37144 
Write = 0 
L2_Alloc = 0 
L2_WB = 54222 
n_act = 5252 
n_pre = 5236 
n_ref = 0 
n_req = 55593 
total_req = 91366 

Dual Bus Interface Util: 
issued_total_row = 10488 
issued_total_col = 91366 
Row_Bus_Util =  0.027400 
CoL_Bus_Util = 0.238691 
Either_Row_CoL_Bus_Util = 0.258052 
Issued_on_Two_Bus_Simul_Util = 0.008039 
issued_two_Eff = 0.031151 
queue_avg = 3.159319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15932
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284264 n_act=5236 n_pre=5220 n_ref_event=0 n_req=55382 n_rd=36940 n_rd_L2_A=0 n_write=0 n_wr_bk=54218 bw_util=0.2381
n_activity=239636 dram_eff=0.3804
bk0: 2304a 360754i bk1: 2280a 362351i bk2: 2304a 363371i bk3: 2312a 362036i bk4: 2392a 361652i bk5: 2360a 361460i bk6: 2304a 362808i bk7: 2328a 361624i bk8: 2368a 361701i bk9: 2344a 361728i bk10: 2288a 361092i bk11: 2296a 360967i bk12: 2288a 360956i bk13: 2272a 359481i bk14: 2264a 357325i bk15: 2236a 356977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905457
Row_Buffer_Locality_read = 0.937087
Row_Buffer_Locality_write = 0.842100
Bank_Level_Parallism = 1.896527
Bank_Level_Parallism_Col = 1.722578
Bank_Level_Parallism_Ready = 1.154786
write_to_read_ratio_blp_rw_average = 0.608816
GrpLevelPara = 1.518908 

BW Util details:
bwutil = 0.238147 
total_CMD = 382780 
util_bw = 91158 
Wasted_Col = 99036 
Wasted_Row = 22605 
Idle = 169981 

BW Util Bottlenecks: 
RCDc_limit = 19149 
RCDWRc_limit = 18654 
WTRc_limit = 22330 
RTWc_limit = 46400 
CCDLc_limit = 61745 
rwq = 0 
CCDLc_limit_alone = 54182 
WTRc_limit_alone = 18802 
RTWc_limit_alone = 42365 

Commands details: 
total_CMD = 382780 
n_nop = 284264 
Read = 36940 
Write = 0 
L2_Alloc = 0 
L2_WB = 54218 
n_act = 5236 
n_pre = 5220 
n_ref = 0 
n_req = 55382 
total_req = 91158 

Dual Bus Interface Util: 
issued_total_row = 10456 
issued_total_col = 91158 
Row_Bus_Util =  0.027316 
CoL_Bus_Util = 0.238147 
Either_Row_CoL_Bus_Util = 0.257370 
Issued_on_Two_Bus_Simul_Util = 0.008093 
issued_two_Eff = 0.031447 
queue_avg = 3.208663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20866
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=382780 n_nop=284308 n_act=5234 n_pre=5218 n_ref_event=0 n_req=55331 n_rd=36920 n_rd_L2_A=0 n_write=0 n_wr_bk=54172 bw_util=0.238
n_activity=240785 dram_eff=0.3783
bk0: 2304a 360255i bk1: 2280a 361624i bk2: 2296a 363024i bk3: 2304a 362153i bk4: 2392a 361955i bk5: 2352a 361589i bk6: 2312a 363195i bk7: 2336a 361830i bk8: 2364a 361487i bk9: 2344a 362282i bk10: 2288a 361884i bk11: 2296a 361106i bk12: 2288a 361166i bk13: 2272a 360366i bk14: 2256a 357641i bk15: 2236a 356553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905406
Row_Buffer_Locality_read = 0.937514
Row_Buffer_Locality_write = 0.841019
Bank_Level_Parallism = 1.879540
Bank_Level_Parallism_Col = 1.703669
Bank_Level_Parallism_Ready = 1.149278
write_to_read_ratio_blp_rw_average = 0.609114
GrpLevelPara = 1.509202 

BW Util details:
bwutil = 0.237975 
total_CMD = 382780 
util_bw = 91092 
Wasted_Col = 100065 
Wasted_Row = 22566 
Idle = 169057 

BW Util Bottlenecks: 
RCDc_limit = 19058 
RCDWRc_limit = 18762 
WTRc_limit = 22542 
RTWc_limit = 45637 
CCDLc_limit = 61874 
rwq = 0 
CCDLc_limit_alone = 54656 
WTRc_limit_alone = 19126 
RTWc_limit_alone = 41835 

Commands details: 
total_CMD = 382780 
n_nop = 284308 
Read = 36920 
Write = 0 
L2_Alloc = 0 
L2_WB = 54172 
n_act = 5234 
n_pre = 5218 
n_ref = 0 
n_req = 55331 
total_req = 91092 

Dual Bus Interface Util: 
issued_total_row = 10452 
issued_total_col = 91092 
Row_Bus_Util =  0.027306 
CoL_Bus_Util = 0.237975 
Either_Row_CoL_Bus_Util = 0.257255 
Issued_on_Two_Bus_Simul_Util = 0.008025 
issued_two_Eff = 0.031197 
queue_avg = 3.189041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18904

========= L2 cache stats =========
L2_cache_bank[0]: Access = 163133, Miss = 60603, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 163883, Miss = 60899, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 163043, Miss = 60838, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 163560, Miss = 61067, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 163527, Miss = 61040, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 163428, Miss = 60944, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 163636, Miss = 60935, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 163494, Miss = 60816, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 164631, Miss = 60893, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 164519, Miss = 60739, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 164723, Miss = 60918, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 164723, Miss = 60743, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 164513, Miss = 60926, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 164329, Miss = 60752, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 164412, Miss = 60916, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 164079, Miss = 60754, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 164603, Miss = 60911, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 164841, Miss = 60825, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 164642, Miss = 60891, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 164693, Miss = 60805, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 164370, Miss = 60812, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 164044, Miss = 60716, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 164229, Miss = 60843, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 164035, Miss = 60627, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[24]: Access = 117460, Miss = 60968, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 117122, Miss = 60738, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 163628, Miss = 60971, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 163481, Miss = 60724, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 163904, Miss = 60829, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 163629, Miss = 60614, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 49
L2_cache_bank[30]: Access = 163565, Miss = 60829, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 163085, Miss = 60622, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 138
L2_cache_bank[32]: Access = 163471, Miss = 60873, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 163466, Miss = 60667, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 151
L2_cache_bank[34]: Access = 163548, Miss = 61006, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 163519, Miss = 60853, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 163595, Miss = 60947, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 163369, Miss = 60789, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 163558, Miss = 60871, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 163088, Miss = 60664, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 164670, Miss = 60816, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 198
L2_cache_bank[41]: Access = 164050, Miss = 60617, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 164849, Miss = 60808, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 164271, Miss = 60631, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 164269, Miss = 60861, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 163989, Miss = 60598, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 164425, Miss = 60874, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 164717, Miss = 60665, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 164183, Miss = 60863, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 164650, Miss = 60705, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 164285, Miss = 60802, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 164864, Miss = 60676, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 164283, Miss = 60814, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 164873, Miss = 60707, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 164141, Miss = 60837, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 164705, Miss = 60738, Miss_rate = 0.369, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 117316, Miss = 61008, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 117662, Miss = 60776, Miss_rate = 0.517, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 163542, Miss = 60992, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 163775, Miss = 60770, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 163768, Miss = 60853, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 163961, Miss = 60707, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 70
L2_cache_bank[62]: Access = 163382, Miss = 60837, Miss_rate = 0.372, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 163482, Miss = 60663, Miss_rate = 0.371, Pending_hits = 0, Reservation_fails = 10
L2_total_cache_accesses = 10310690
L2_total_cache_misses = 3891796
L2_total_cache_miss_rate = 0.3775
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 629
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 589580
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 887085
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5829314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2541276
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1772362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8538328
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 629
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.036

icnt_total_pkts_mem_to_simt=13298594
icnt_total_pkts_simt_to_mem=13298594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13298594
Req_Network_cycles = 509773
Req_Network_injected_packets_per_cycle =      26.0873 
Req_Network_conflicts_per_cycle =      19.5472
Req_Network_conflicts_per_cycle_util =      21.3646
Req_Bank_Level_Parallism =      28.5127
Req_Network_in_buffer_full_per_cycle =       6.9514
Req_Network_in_buffer_avg_util =     146.6902
Req_Network_out_buffer_full_per_cycle =       0.0089
Req_Network_out_buffer_avg_util =       2.6747

Reply_Network_injected_packets_num = 13298594
Reply_Network_cycles = 509773
Reply_Network_injected_packets_per_cycle =       26.0873
Reply_Network_conflicts_per_cycle =       26.5579
Reply_Network_conflicts_per_cycle_util =      29.1218
Reply_Bank_Level_Parallism =      28.6058
Reply_Network_in_buffer_full_per_cycle =       0.0059
Reply_Network_in_buffer_avg_util =      38.2532
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3261
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 50 sec (5150 sec)
gpgpu_simulation_rate = 198800 (inst/sec)
gpgpu_simulation_rate = 98 (cycle/sec)
gpgpu_silicon_slowdown = 11551020x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1fd24a3c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe1fd24a38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24a18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe1fd24ad0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40a005 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvm6iiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13fa0 (mri-gridding.4.sm_70.ptx:10051) @%p2 bra BB27_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ff0 (mri-gridding.4.sm_70.ptx:10064) mov.u32 %r125, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14018 (mri-gridding.4.sm_70.ptx:10069) @%p3 bra BB27_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14058 (mri-gridding.4.sm_70.ptx:10080) add.s32 %r62, %r41, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14168 (mri-gridding.4.sm_70.ptx:10114) @%p4 bra BB27_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141b8 (mri-gridding.4.sm_70.ptx:10129) add.s32 %r88, %r131, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14190 (mri-gridding.4.sm_70.ptx:10121) @%p5 bra BB27_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141b8 (mri-gridding.4.sm_70.ptx:10129) add.s32 %r88, %r131, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x141b0 (mri-gridding.4.sm_70.ptx:10126) @%p6 bra BB27_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141b8 (mri-gridding.4.sm_70.ptx:10129) add.s32 %r88, %r131, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14230 (mri-gridding.4.sm_70.ptx:10144) @%p9 bra BB27_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142c8 (mri-gridding.4.sm_70.ptx:10176) setp.eq.s32%p10, %r24, %r23;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x142e0 (mri-gridding.4.sm_70.ptx:10179) @%p3 bra BB27_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14420 (mri-gridding.4.sm_70.ptx:10238) setp.eq.s32%p1, %r37, %r38;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14458 (mri-gridding.4.sm_70.ptx:10251) @!%p1 bra BB27_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144f0 (mri-gridding.4.sm_70.ptx:10284) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14460 (mri-gridding.4.sm_70.ptx:10252) bra.uni BB27_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14468 (mri-gridding.4.sm_70.ptx:10255) mov.u32 %r115, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvm6iiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvm6iiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvm6iiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvm6iiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 765958
gpu_sim_insn = 2793008868
gpu_ipc =    3646.4255
gpu_tot_sim_cycle = 1275731
gpu_tot_sim_insn = 3816831388
gpu_tot_ipc =    2991.8779
gpu_tot_issued_cta = 5188
gpu_occupancy = 93.5043% 
gpu_tot_occupancy = 79.3419% 
max_total_param_size = 0
gpu_stall_dramfull = 1563716
gpu_stall_icnt2sh    = 3048
partiton_level_parallism =      10.2324
partiton_level_parallism_total  =      16.5679
partiton_level_parallism_util =      10.4170
partiton_level_parallism_util_total  =      17.3418
L2_BW  =     370.6582 GB/Sec
L2_BW_total  =     600.1554 GB/Sec
gpu_total_sim_rate=257008
############## bottleneck_stats #############
cycles: core 765958, icnt 765958, l2 765958, dram 575145
gpu_ipc	3646.426
gpu_tot_issued_cta = 5188, average cycles = 148
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669166 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 827767 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.447	80
L1D data util	0.224	80	0.235	7
L1D tag util	0.083	80	0.106	18
L2 data util	0.176	64	0.558	7
L2 tag util	0.139	64	0.376	7
n_l2_access	 6824263
icnt s2m util	0.000	0	0.000	7	flits per packet: -nan
icnt m2s util	0.000	0	0.000	7	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.145	32	0.251	3

latency_l1_hit:	260, num_l1_reqs:	13
L1 hit latency:	20
latency_l2_hit:	-1190029907, num_l2_reqs:	2769883
L2 hit latency:	1120
latency_dram:	-286901816, num_dram_reqs:	3407732
DRAM latency:	1176

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	0.992	80	1.040	7

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.205	80	0.215	7
sp pipe util	0.000	0	0.000	7
sfu pipe util	0.000	0	0.000	7
ldst mem cycle	0.072	80	0.076	46

smem port	0.712	80

n_reg_bank	16
reg port	0.192	16	0.435	12
L1D tag util	0.083	80	0.106	18
L1D fill util	0.012	80	0.012	7
n_l1d_mshr	4096
L1D mshr util	0.006	80
n_l1d_missq	16
L1D missq util	0.035	80
L1D hit rate	0.000
L1D miss rate	0.672
L1D rsfail rate	0.328
L2 tag util	0.139	64	0.376	7
L2 fill util	0.014	64	0.014	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.054	64	0.059	8
L2 missq util	0.001	64	0.003	7
L2 hit rate	0.406
L2 miss rate	0.499
L2 rsfail rate	0.095

dram activity	0.290	32	0.504	3

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.194

run 0.057, fetch 0.001, sync 0.487, control 0.006, data 0.447, struct 0.002
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 151312, Miss = 130879, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 32840
	L1D_cache_core[1]: Access = 154068, Miss = 134574, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 31941
	L1D_cache_core[2]: Access = 153940, Miss = 133677, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 28932
	L1D_cache_core[3]: Access = 151456, Miss = 131424, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 39301
	L1D_cache_core[4]: Access = 148254, Miss = 130308, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 41416
	L1D_cache_core[5]: Access = 152594, Miss = 132238, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 39569
	L1D_cache_core[6]: Access = 150738, Miss = 131783, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 31052
	L1D_cache_core[7]: Access = 155462, Miss = 134515, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 29903
	L1D_cache_core[8]: Access = 151536, Miss = 130883, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 42794
	L1D_cache_core[9]: Access = 154100, Miss = 133698, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 24645
	L1D_cache_core[10]: Access = 154164, Miss = 134618, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 33798
	L1D_cache_core[11]: Access = 152946, Miss = 132619, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 31523
	L1D_cache_core[12]: Access = 152770, Miss = 132498, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 40342
	L1D_cache_core[13]: Access = 152706, Miss = 132734, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 34595
	L1D_cache_core[14]: Access = 151632, Miss = 130897, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 51177
	L1D_cache_core[15]: Access = 150866, Miss = 132099, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 29839
	L1D_cache_core[16]: Access = 148206, Miss = 129339, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 35953
	L1D_cache_core[17]: Access = 154164, Miss = 134043, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 34272
	L1D_cache_core[18]: Access = 151568, Miss = 131643, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 53686
	L1D_cache_core[19]: Access = 148174, Miss = 128531, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 46323
	L1D_cache_core[20]: Access = 149248, Miss = 129779, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 37992
	L1D_cache_core[21]: Access = 150882, Miss = 131295, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 28934
	L1D_cache_core[22]: Access = 149440, Miss = 130637, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 44760
	L1D_cache_core[23]: Access = 150226, Miss = 130271, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 38552
	L1D_cache_core[24]: Access = 150754, Miss = 130590, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 37136
	L1D_cache_core[25]: Access = 150850, Miss = 131215, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 29624
	L1D_cache_core[26]: Access = 150722, Miss = 131632, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 40858
	L1D_cache_core[27]: Access = 153988, Miss = 135054, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 27664
	L1D_cache_core[28]: Access = 149440, Miss = 131429, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 42493
	L1D_cache_core[29]: Access = 152722, Miss = 132889, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 33630
	L1D_cache_core[30]: Access = 149520, Miss = 129998, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 37533
	L1D_cache_core[31]: Access = 149424, Miss = 128970, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 39018
	L1D_cache_core[32]: Access = 154036, Miss = 133427, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 31870
	L1D_cache_core[33]: Access = 148238, Miss = 128613, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 47563
	L1D_cache_core[34]: Access = 150610, Miss = 130681, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 25035
	L1D_cache_core[35]: Access = 150818, Miss = 131512, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 29980
	L1D_cache_core[36]: Access = 154052, Miss = 133862, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 38680
	L1D_cache_core[37]: Access = 153972, Miss = 132833, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 34440
	L1D_cache_core[38]: Access = 149264, Miss = 130220, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 42849
	L1D_cache_core[39]: Access = 150610, Miss = 130859, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 27464
	L1D_cache_core[40]: Access = 150706, Miss = 131775, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 40679
	L1D_cache_core[41]: Access = 150706, Miss = 130130, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 33871
	L1D_cache_core[42]: Access = 150658, Miss = 131039, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 30494
	L1D_cache_core[43]: Access = 150786, Miss = 131605, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 34166
	L1D_cache_core[44]: Access = 148190, Miss = 127860, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 36199
	L1D_cache_core[45]: Access = 151536, Miss = 131572, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 44440
	L1D_cache_core[46]: Access = 155350, Miss = 134480, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 21499
	L1D_cache_core[47]: Access = 153972, Miss = 132905, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 33764
	L1D_cache_core[48]: Access = 150818, Miss = 131393, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 39231
	L1D_cache_core[49]: Access = 149344, Miss = 130023, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 36469
	L1D_cache_core[50]: Access = 152562, Miss = 132201, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 38218
	L1D_cache_core[51]: Access = 150706, Miss = 131590, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 35547
	L1D_cache_core[52]: Access = 149584, Miss = 130129, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 40087
	L1D_cache_core[53]: Access = 152770, Miss = 131567, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 43099
	L1D_cache_core[54]: Access = 151538, Miss = 131285, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 25561
	L1D_cache_core[55]: Access = 154132, Miss = 133635, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 32464
	L1D_cache_core[56]: Access = 149296, Miss = 130245, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 41135
	L1D_cache_core[57]: Access = 149456, Miss = 131815, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 45264
	L1D_cache_core[58]: Access = 152116, Miss = 133404, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 25470
	L1D_cache_core[59]: Access = 150786, Miss = 132232, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 28731
	L1D_cache_core[60]: Access = 150706, Miss = 131222, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 33534
	L1D_cache_core[61]: Access = 150866, Miss = 130592, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 34792
	L1D_cache_core[62]: Access = 152978, Miss = 133536, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 39310
	L1D_cache_core[63]: Access = 152754, Miss = 132430, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 29954
	L1D_cache_core[64]: Access = 150786, Miss = 131147, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 29304
	L1D_cache_core[65]: Access = 154148, Miss = 134640, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 30607
	L1D_cache_core[66]: Access = 150834, Miss = 131937, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 34428
	L1D_cache_core[67]: Access = 154084, Miss = 133796, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 28220
	L1D_cache_core[68]: Access = 149520, Miss = 130064, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 40111
	L1D_cache_core[69]: Access = 150882, Miss = 132876, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 31931
	L1D_cache_core[70]: Access = 150882, Miss = 132017, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 33396
	L1D_cache_core[71]: Access = 151552, Miss = 131363, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 34997
	L1D_cache_core[72]: Access = 150802, Miss = 132450, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 28102
	L1D_cache_core[73]: Access = 150706, Miss = 131623, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 33982
	L1D_cache_core[74]: Access = 152674, Miss = 131870, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 39102
	L1D_cache_core[75]: Access = 150626, Miss = 131968, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 24805
	L1D_cache_core[76]: Access = 152722, Miss = 133239, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 35276
	L1D_cache_core[77]: Access = 150850, Miss = 131270, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 33498
	L1D_cache_core[78]: Access = 150818, Miss = 131544, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 29602
	L1D_cache_core[79]: Access = 148174, Miss = 129078, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 49095
	L1D_total_cache_accesses = 12111848
	L1D_total_cache_misses = 10538313
	L1D_total_cache_miss_rate = 0.8701
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2830410
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1547541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2471773
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1637394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6058
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8059917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1193016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 565
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4025372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8086476

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1637394
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1193016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
25667, 21926, 25246, 29854, 33174, 37782, 42390, 46998, 25667, 21926, 25246, 29854, 33174, 37782, 42390, 46998, 25667, 21926, 25246, 29854, 33174, 37782, 42390, 46998, 22738, 20164, 23668, 28276, 31780, 36388, 40996, 45604, 22738, 20164, 23668, 28276, 31780, 36388, 40996, 45604, 5164, 9592, 14200, 18808, 23416, 28024, 32632, 37240, 5164, 9592, 14200, 18808, 23416, 28024, 32632, 37240, 3873, 7194, 10650, 14106, 17562, 21018, 24474, 27930, 
gpgpu_n_tot_thrd_icount = 4622458432
gpgpu_n_tot_w_icount = 144451826
gpgpu_n_stall_shd_mem = 75742825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2477773
gpgpu_n_mem_write_global = 18658404
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8009240
gpgpu_n_store_insn = 29287544
gpgpu_n_shmem_insn = 456227530
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541321
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13751742
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10136188
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:149720790	W0_Idle:19422789	W0_Scoreboard:86355775	W1:1465610	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752135	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1263278	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:118620899
single_issue_nums: WS0:29747992	WS1:32579848	WS2:38073705	WS3:44050281	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19822184 {8:2477773,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 408034464 {8:10571928,40:8086476,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99110920 {40:2477773,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 149267232 {8:18658404,}
maxmflatency = 19165 
max_icnt2mem_latency = 18992 
maxmrqlatency = 2804 
max_icnt2sh_latency = 1225 
averagemflatency = 1025 
avg_icnt2mem_latency = 586 
avg_mrq_latency = 48 
avg_icnt2sh_latency = 65 
mrq_lat_table:511370 	358734 	248272 	227108 	429363 	723658 	475054 	210676 	50662 	13886 	3965 	183 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4100675 	3346759 	7052327 	5367950 	543264 	510005 	213055 	2142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1169112 	733411 	602465 	3345158 	2405058 	2022725 	1681476 	2332470 	4347181 	1519620 	325836 	485882 	164386 	1397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5818547 	2353901 	2253185 	2285161 	2474961 	2424576 	1979012 	1330256 	216241 	337 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	860 	933 	290 	178 	175 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        74        64      8341        64        64       104       128        64        64        64        64        72        72        64        64 
dram[1]:        64        64        72      7235        80        64       104       124        88        96        64        64        72        75        64        80 
dram[2]:        64        64        72      6289        80        64       128       124        88        72        64        72        72        73        64        88 
dram[3]:        64        64        80      7463        72        64       104       120        64        80        64        64        64        72        64        88 
dram[4]:        64        97        72      7013        72        64       120       120        64        72        64        72        64        72        64        64 
dram[5]:        64        64        72      4574        80        64       120       120        64        72        64        64        64        72        64        72 
dram[6]:        64        64        72      4237        80        64       104       120        64        72        64        64        98        72        64        88 
dram[7]:        64        65        64      4533        72        64       104       120        64        72        64        64       135        72        64        88 
dram[8]:        64        66        88      4314        80        64       112       120        64        80        72        64        83        72        64        88 
dram[9]:        64        91        80      4126        80        64       112       120        64        88        72        64        73        72        64        80 
dram[10]:        64        64        64      4005        80        64       112       128        64        72        64        64        64        72        64        64 
dram[11]:        64        64        64       732        80        64       112       128        64        72        64        64        64        72        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64       128       120        64        64        64        64        72        75        64        64 
dram[14]:        64        72        88        72        80        64       120        96        88        64        64        64        64       135        64        64 
dram[15]:        64        72        88        64        80        64       120        96        80        64        64        64        64       134        64        64 
dram[16]:        72        72        88        64        80        64       120       104        72        64        64        64        72       110        64        64 
dram[17]:        72        64        88        64        64        64       120       104        72        72        64        64        80        80        64        72 
dram[18]:        72        64        88        64        64        64       120       112        80        96        64        64        72        71        64        80 
dram[19]:        72        64        88        64        64        72       120       104        95        64        64        64        72        64        64        80 
dram[20]:        72        64        88        64        64        64       128        88        80        72        64        64        64        64        64        80 
dram[21]:        72        64        88        64        64        64       128        88        80        80        64        64        64        64        64        64 
dram[22]:        72        64        80        64        64        64       128        96        88        64        64        64        72        64        64        72 
dram[23]:        72        64        80        64        64        64       128        96        88        64        64        64        72        64        64        80 
dram[24]:        72        64        80        64        64        72       112        96        96        72        72        64        64        64        66        80 
dram[25]:        72        64        88        64        64        64       112        96        88        72        64        64        64        64        64        64 
dram[26]:        72        64        88        64        64        64       112       104        88        72        64        64        64        64        64        64 
dram[27]:        72        64      9832        64        64        64       112       104        88        72        64        64        64        64        64        72 
dram[28]:        64        64     11150        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64     11172        64        64        64       112       104        64        64        80        64        86        64        64        64 
dram[30]:        64        64     10181        64        64        64       120       112        64        64        64        64       135        64        64        88 
dram[31]:        64        64      9417        64        64        64       120       112        64        64        64        64       106        64        64        80 
maximum service time to same row:
dram[0]:    147122    139267    149912    108431    150499    152235    159300    154602    166534    156829    165048    168913    149234    144333    143055    184317 
dram[1]:    143964    139213    140288    108411    146081    150426    156023    155371    153394    166719    161230    172307    135997    135764    154277    140955 
dram[2]:    114285    139872    140214     82380    146790    148109    155434    157325    164804    163852    162244    170086    138446    134226    183341    161704 
dram[3]:    124033     84807    143405     82405    153274    151953    162220    161145    150644    157807    168155    166776    139884    180405    142536    139195 
dram[4]:    108420     85597    151961     81061    149722    153285    158758    162020    165745    166868    164462    167393    178206    143362    142229    150556 
dram[5]:    108396     98589    154987     80735    152283    152881    161252    161284    166670    167543    167278    167548    140361    144191    139751    150015 
dram[6]:    125501    139412    143309     98956    150539    153177    160135    162519    150299    157956    165624    169501    140304    179464    143110    184203 
dram[7]:    116192    139393    143201     99887    150733    153756    159978    163573    150732    157591    170896    170060    140311    179629    143149    138718 
dram[8]:    113994    139420    143355    112407    151097    152369    160664    161823    150838    157475    171732    168586    140329    179656    143246    157639 
dram[9]:    102718    139431    152620    110517    152180    151392    162170    160435    152138    156746    172396    167262    140696    145727    145233    166295 
dram[10]:     61941    141526    154173    128808    152902    151637    162667    161129    169062    157367    172252    168021    140730    141621    189383    151579 
dram[11]:     78541    139562    151796    131802    150268    153872    159380    164285    165882    157613    169410    167936    139238    141652    145833    150581 
dram[12]:     82707    139302    118926    150425    147047    118583    155980    154562    147555    152362    153784    164238    145580    170145    131797    182271 
dram[13]:    108005    139411    118933    150153    151448    147493    158975    142402    153860    151775    163529    162979    155277    176475    133956    143002 
dram[14]:    139429    142209    154992    154659    152295    150492    158232    161439    162663    153459    169382    170467    178060    178125    151073    149693 
dram[15]:    139651    143191    153200    156797    151335    152399    158207    163178    161826    155411    170194    171553    139648    178129    149879    166660 
dram[16]:    139659    142994    149260    157028    151143    152356    127869    160862    161723    155371    170039    171645    139640    143480    145792    179092 
dram[17]:    147906    136607    136744    148334    146738    146880    158850    143752    165608    166364    169146    168409    142717    124927    143309    154578 
dram[18]:    142389    132146    146550    150372    146534    148885    157382    154545    165357    168158    167869    170327    141786    125045    174871    114870 
dram[19]:    144672    144980    150880    152952    150513    150911    150039    160947    157986    153683    171599    173119    144630    178176    186989    145859 
dram[20]:    145046    145164    151267    151975    151314    150853    158963    161115    158921    153080    169804    170611    176183    179326    158348    145318 
dram[21]:    148652    145433    149484    154789    149802    153262    159233    164175    157212    153633    168145    173309    144783    179461    158257    146149 
dram[22]:    144806    143921    151072    150211    150815    149964    159022    160736    157702    152750    171964    175850    144853    178081    145173    145221 
dram[23]:    144860    143962    151479    150483    150745    149878    159235    160693    157538    152770    171693    173992    144680    178102    159102    145274 
dram[24]:    144960    144195    152240    151590    151710    150481    159040    161426    157732    153390    173707    174621    144835    149060    173349    145155 
dram[25]:    145089    144641    151085    153015    150152    150278    159523    161783    157432    153109    171976    177016    145287    147786    185330    148883 
dram[26]:    145178    148468    151041    150027    150307    150047    159852    160978    157913    155341    171996    174393    145312    141457    188175    144969 
dram[27]:    140092    148452    144294    150051    149714    150097    158320    160948    158304    155233    173594    173461    143902    154389    187133    145483 
dram[28]:    136977    133428    136651    148985    146462    143338    144835    148193    150463    155141    159624    164523    140358    147037    137604    141960 
dram[29]:    138319    133822    136649    150552    145574    154841    157565    161638    151984    156589    161233    171006    141990    147715    149000    142979 
dram[30]:    139287    150062    124185    152194    152439    154623    159648    162639    157641    157425    169664    176274    144411    153381    150211    143355 
dram[31]:    144181    150211    124184    151708    152172    154510    159479    160955    156944    157065    169116    176459    144217    153433    149922    148381 
average row accesses per activate:
dram[0]: 12.758807 13.601648 13.261971 98.345932 12.948229 12.643800 13.517241 14.429448 12.374026 12.365979 13.073973 13.861671 11.368664 12.646153 10.466801 10.053846 
dram[1]: 13.689655 12.359102 12.983425 105.582062 12.890080 13.223141 13.784257 14.191617 13.100271 12.661376 12.980927 13.207650 12.172414 13.269542  9.920152  9.650909 
dram[2]: 12.555276 11.772511 13.171831 102.135559 12.740741 12.744680 13.574713 13.481482 12.927614 12.937670 13.696275 13.115385 12.019464 11.755980 10.019084  9.508079 
dram[3]: 10.995595 11.580796 13.112360 104.661140 12.131645 11.406698 12.939891 12.666667 11.955224 12.086076 13.831884 12.822580 10.854304 11.392112  9.524680  9.797398 
dram[4]: 10.500000 13.138667 12.251968 101.610168 12.382429 11.792593 13.386364 13.611594 11.817734 12.422976 12.503937 12.831100 11.440559 11.715990  9.257951 10.135659 
dram[5]: 11.026608 12.407035 13.348572 99.236839 12.800000 11.536232 12.769648 13.239436 12.828877 12.242268 12.921410 12.561680 12.330827 11.975610 10.071154  9.649446 
dram[6]: 11.331819 11.460465 13.747801 101.632889 12.951351 12.373057 13.184358 13.595376 12.712401 11.984887 13.038251 13.849276 12.248756 11.500000 10.224852  9.730984 
dram[7]: 11.854762 12.315000 13.482759 101.832115 13.201102 12.277635 12.791327 13.139665 12.714286 12.262887 12.967391 13.889535 12.017074 11.228833  9.887404 10.296079 
dram[8]: 11.347826 11.764286 13.000000 97.512062 12.598425 12.050632 12.747968 12.950276 12.515625 12.261539 13.226520 12.636842 12.593350 11.379630  9.908571 10.209709 
dram[9]: 11.131991 11.925302 12.706522 101.882034 11.989975 11.600000 13.154061 12.691892 13.038043 12.730667 13.400560 13.013550 11.834533 12.640102  9.296429 10.382643 
dram[10]: 10.741380 12.429306 12.252631 103.589844 12.565445 12.173913 13.072626 13.501432 12.701847 11.825871 13.450425 13.062671 11.990196 11.881356  9.910305  9.647706 
dram[11]: 11.080000 12.238961 12.756165 24.595104 11.920398 12.247422 12.936639 13.424501 12.156566 12.262887 13.322129 13.206612 11.685715 11.418605  9.809434  9.975332 
dram[12]:  9.819565 11.091384  9.981043 10.992208 10.881612 10.821158 10.956073 10.829516 10.480582 10.681592 11.010309 10.614250  9.895089  9.558952  8.857677  9.396450 
dram[13]: 11.284425 13.206704 12.681081 12.700809 12.686016 12.331606 13.111111 13.229051 12.430052 12.650794 13.196676 12.526042 11.171557 12.199005  9.603321 10.036329 
dram[14]: 10.734914 13.295774 13.201133 13.220339 13.370474 12.583554 12.865753 12.972376 12.937670 12.137055 13.588572 12.398964 10.469083 11.842996 10.363817 10.133204 
dram[15]: 11.940191 13.206704 13.810651 13.378918 12.903226 12.684492 12.646900 13.191011 12.617414 12.282051 13.825582 12.126904 10.656522 12.071428  9.939048 10.505010 
dram[16]: 12.227942 12.081841 13.053222 13.142858 13.281768 13.019178 12.795640 12.826087 13.209945 11.558252 13.419719 12.472727 12.085995 12.372796  9.600368  9.990495 
dram[17]: 12.472500 13.296089 13.911505 14.041543 12.740741 12.131645 13.982196 13.744186 13.350000 12.881081 13.595442 13.287292 11.829736 13.403794  9.777570  9.920904 
dram[18]: 11.821853 12.956522 13.613832 13.760933 12.544502 12.151898 13.563218 13.162011 13.500000 13.508474 13.729107 13.642045 11.274599 12.828125 10.662577  9.690167 
dram[19]: 11.918269 11.979747 13.158774 13.540230 11.716381 12.194373 12.879121 12.852459 13.131147 12.005013 13.435028 13.134247 10.771930 11.294253 10.723711  8.996540 
dram[20]: 12.856771 11.909320 13.083798 13.657971 11.574880 12.020202 13.788236 12.947659 12.760638 12.086076 12.854054 12.573684 11.167801 11.642180 10.021194  9.891635 
dram[21]: 12.000000 12.519894 12.975069 14.259819 12.080808 12.278351 14.078078 13.340909 12.397933 12.272493 12.615385 13.481690 11.094595 12.200993 10.335984 10.104855 
dram[22]: 11.741093 12.586667 13.325779 14.390244 12.677249 11.929825 13.811765 12.378947 12.647368 12.390625 13.032967 13.104396 10.657267 11.489461 10.295276  9.437387 
dram[23]: 11.927536 12.356021 13.544668 13.136490 12.834225 11.298578 13.634783 12.544000 12.989189 12.242268 13.043956 12.283505 10.559140 11.143820 10.937239  9.736448 
dram[24]: 12.371572 12.595745 13.800000 13.618497 12.080402 12.318766 13.501432 13.517241 12.850267 12.422976 13.322129 12.940217 11.781250 11.725768 11.091684  9.751402 
dram[25]: 11.444445 12.663101 12.810959 12.907104 11.566265 12.225641 13.417143 13.611594 12.911051 12.666667 13.236769 13.129477 12.176179 12.476070 10.097277 10.081238 
dram[26]: 11.405530 12.765499 12.556149 13.046832 11.508433 11.949875 12.435013 13.117318 12.515625 12.509187 13.146006 12.997275 11.397675 11.114607  9.692164  9.823308 
dram[27]: 12.058537 12.529100 84.766281 13.082873 11.851116 11.831265 13.747801 13.288136 13.081522 12.189259 13.312849 12.997275 11.029214 10.681034 10.613497 10.021072 
dram[28]: 10.353488 10.905371 89.610504 10.892307 10.536586 10.493888 11.216931 10.761421 10.354916 10.272727 10.841310 10.974359  9.536638  9.439746  9.007519  8.484795 
dram[29]: 11.528037 12.880435 98.720718 12.967033 12.285714 12.502618 13.221289 12.931507 11.965087 11.816832 13.324100 13.889535 12.355000 10.538136 10.122841 10.532258 
dram[30]: 11.733967 13.348442 102.305115 13.273239 12.070529 12.081219 13.835294 13.280899 12.397933 12.055555 12.762667 13.170330 12.225806 10.984513  9.790262 10.588594 
dram[31]: 12.245049 13.235955 104.122643 13.517241 12.511749 11.969773 14.107784 13.378531 12.292308 12.867925 13.112329 13.504226 12.068627 10.770065  9.751402 10.149312 
average row locality = 3252931/208289 = 15.617393
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3560      3592      3584      3592      3632      3672      3584      3584      3640      3672      3624      3656      3640      3640      3576      3608 
dram[1]:      3616      3600      3576      3584      3688      3680      3608      3620      3708      3660      3616      3680      3648      3640      3596      3688 
dram[2]:      3636      3600      3552      3616      3696      3672      3604      3612      3696      3648      3632      3620      3648      3624      3632      3668 
dram[3]:      3628      3580      3544      3584      3672      3648      3616      3592      3680      3648      3624      3616      3624      3616      3600      3648 
dram[4]:      3616      3568      3544      3560      3672      3656      3592      3576      3672      3632      3616      3632      3616      3616      3616      3616 
dram[5]:      3616      3568      3548      3572      3680      3656      3592      3580      3672      3624      3620      3632      3624      3616      3616      3616 
dram[6]:      3624      3568      3564      3568      3672      3656      3600      3584      3692      3632      3624      3624      3632      3608      3568      3628 
dram[7]:      3624      3568      3568      3564      3672      3656      3600      3584      3680      3632      3624      3624      3632      3616      3568      3628 
dram[8]:      3608      3576      3556      3584      3672      3640      3584      3568      3680      3656      3640      3648      3632      3624      3592      3640 
dram[9]:      3616      3584      3552      3568      3656      3636      3576      3576      3672      3648      3636      3648      3648      3624      3584      3640 
dram[10]:      3624      3576      3532      3564      3680      3640      3560      3592      3688      3628      3600      3640      3608      3616      3576      3640 
dram[11]:      3624      3560      3532      3564      3672      3632      3576      3592      3688      3632      3608      3640      3616      3616      3576      3640 
dram[12]:      3632      3576      3568      3592      3680      3656      3600      3616      3672      3648      3616      3664      3656      3600      3592      3636 
dram[13]:      3632      3576      3568      3592      3688      3640      3600      3616      3672      3656      3616      3656      3656      3608      3592      3628 
dram[14]:      3616      3568      3536      3560      3680      3624      3576      3576      3648      3656      3608      3632      3616      3608      3600      3632 
dram[15]:      3616      3576      3544      3576      3680      3624      3572      3576      3656      3664      3608      3624      3608      3608      3600      3624 
dram[16]:      3632      3572      3536      3572      3688      3632      3576      3600      3656      3636      3616      3648      3624      3616      3592      3640 
dram[17]:      3632      3608      3592      3612      3696      3672      3592      3608      3680      3640      3624      3656      3640      3656      3608      3648 
dram[18]:      3608      3616      3600      3600      3672      3680      3600      3592      3680      3656      3616      3648      3632      3640      3592      3600 
dram[19]:      3600      3580      3600      3592      3672      3648      3568      3584      3680      3664      3608      3640      3616      3624      3584      3580 
dram[20]:      3576      3576      3560      3592      3672      3640      3568      3580      3672      3648      3608      3624      3632      3624      3584      3580 
dram[21]:      3576      3568      3560      3600      3664      3644      3568      3576      3672      3648      3608      3632      3632      3624      3584      3584 
dram[22]:      3584      3568      3580      3600      3672      3640      3576      3584      3680      3632      3596      3616      3620      3618      3608      3584 
dram[23]:      3584      3568      3576      3596      3680      3648      3584      3584      3680      3624      3600      3612      3616      3616      3608      3592 
dram[24]:      3592      3584      3568      3592      3688      3672      3592      3584      3680      3632      3608      3608      3608      3616      3584      3596 
dram[25]:      3592      3584      3552      3604      3680      3648      3576      3576      3664      3624      3604      3612      3616      3608      3576      3592 
dram[26]:      3584      3584      3572      3616      3656      3648      3568      3576      3680      3640      3624      3616      3608      3600      3576      3604 
dram[27]:      3584      3584      3580      3616      3656      3648      3568      3584      3688      3640      3618      3616      3616      3608      3576      3616 
dram[28]:      3576      3592      3608      3608      3680      3652      3600      3600      3672      3648      3648      3624      3648      3624      3652      3600 
dram[29]:      3576      3588      3604      3600      3696      3656      3600      3600      3672      3648      3656      3624      3648      3624      3656      3608 
dram[30]:      3584      3560      3584      3592      3672      3640      3584      3608      3672      3648      3632      3640      3632      3616      3608      3580 
dram[31]:      3584      3560      3576      3584      3672      3632      3592      3616      3668      3648      3632      3640      3632      3616      3600      3576 
total dram reads = 1851948
bank skew: 3708/3532 = 1.05
chip skew: 58208/57708 = 1.01
number of total write accesses:
dram[0]:      3632      4241      3536    117176      3520      3520      3520      3520      3536      3544      3608      3620      3770      3776      4066      4061 
dram[1]:      3632      4202      3536    119574      3520      3520      3520      3520      3544      3544      3608      3620      3773      3768      4051      4048 
dram[2]:      4321      4253      3536    117341      3520      3520      3520      3520      3544      3544      3608      3620      3770      3770      4048      4067 
dram[3]:      4296      4270      3536    121668      3520      3520      3520      3520      3544      3544      3608      3620      3770      3779      4047      4049 
dram[4]:      4270      4262      3536    120208      3520      3520      3520      3520      3544      3544      3608      3620      3768      3775      4061      4041 
dram[5]:      4286      4276      3536    121184      3520      3520      3520      3520      3544      3544      3608      3620      3771      3769      4056      4057 
dram[6]:      4324      4229      3536    118734      3520      3520      3520      3520      3544      3544      3608      3620      3770      3766      4048      4051 
dram[7]:      4262      4222      3536    120433      3520      3520      3520      3520      3544      3544      3608      3620      3776      3766      4040      4059 
dram[8]:      4283      4356      3536    118239      3540      3520      3520      3520      3544      3544      3608      3620      3773      3769      4053      4042 
dram[9]:      4306      4284      3536    121440      3540      3520      3520      3520      3544      3544      3608      3620      3772      3771      4050      4057 
dram[10]:      4247      3960      3536    119258      3520      3520      3520      3520      3544      3544      3608      3620      3773      3767      4039      4049 
dram[11]:      4294      3648      3536     14503      3520      3520      3520      3520      3544      3544      3608      3620      3784      3772      4053      4051 
dram[12]:      3321      2688      2576      2560      2560      2560      2560      2560      2584      2584      2624      2624      2744      2739      3074      3084 
dram[13]:      4327      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3770      3774      4049      4067 
dram[14]:      4313      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3773      3774      4041      4044 
dram[15]:      4319      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3776      3774      4059      4055 
dram[16]:      4296      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3772      3777      4044      4050 
dram[17]:      4227      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3771      3773      4051      4055 
dram[18]:      4274      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3773      3781      4047      4053 
dram[19]:      4196      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3776      3772      4050      4049 
dram[20]:      4277      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3767      3771      4063      4039 
dram[21]:      4291      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3774      3780      4042      4050 
dram[22]:      4227      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3770      3752      4067      4051 
dram[23]:      4231      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3772      3820      4058      4048 
dram[24]:      4284      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3774      3816      4047      4053 
dram[25]:      4206      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3769      3818      4057      4047 
dram[26]:      4301      3648      3536      3520      3520      3520      3520      3520      3544      3544      3608      3620      3769      3826      4058      4052 
dram[27]:      4237      3648    105345      3520      3520      3520      3520      3520      3544      3544      3605      3620      3775      3832      4047      4042 
dram[28]:      3277      2688    109796      2560      2560      2560      2560      2560      2584      2584      2624      2624      2740      2803      3097      3096 
dram[29]:      4198      3648    117639      3520      3520      3520      3520      3520      3544      3544      3620      3620      3770      3814      4046      4051 
dram[30]:      4251      3648    117493      3520      3520      3520      3520      3520      3544      3544      3620      3620      3775      3823      4052      4056 
dram[31]:      4268      3648    118725      3520      3520      3520      3520      3520      3544      3544      3620      3620      3769      3819      4045      4016 
total dram writes = 3702853
bank skew: 121668/2560 = 47.53
chip skew: 177811/43442 = 4.09
average mf latency per bank:
dram[0]:      27342     14036      2741      2504      2684      2677      2729      2785      2674      2672      2752      2724      2997      2952      3217      3378
dram[1]:      28928     14188      2944      1948      2865      2799      2900      2881      2816      2808      2976      2793      3132      3012      3341      3462
dram[2]:      27758     14158      2836      1742      2819      2851      2904      2885      2792      2846      2932      2924      3038      3142      3357      3392
dram[3]:      26680     13953      2637      2405      2611      2673      2720      2730      2590      2627      2686      2616      2844      2925      3211      3115
dram[4]:      24911     14358      2839      2540      2804      2740      2859      2863      2731      2746      2854      2699      3054      2989      3412      3344
dram[5]:      23494     14124      2804      2328      2753      2748      2779      2838      2665      2725      2751      2682      3020      2925      3254      3227
dram[6]:      20674     14266      2798      2137      2710      2753      2752      2789      2670      2722      2780      2712      2944      3000      3287      3317
dram[7]:      19632     14370      2762      1763      2660      2739      2765      2836      2642      2744      2746      2737      2893      3031      3230      3355
dram[8]:      20000     14022      2804      1610      2725      2704      2814      2818      2657      2719      2757      2693      2992      2938      3352      3322
dram[9]:      19634     14054      2840      1438      2735      2684      2769      2758      2647      2679      2779      2686      3048      2984      3465      3168
dram[10]:      21403     14792      2856      1398      2712      2761      2852      2867      2685      2749      2790      2716      3032      2952      3514      3314
dram[11]:      20844     15040      2776      2168      2695      2716      2783      2795      2614      2719      2744      2692      2949      2870      3235      3260
dram[12]:      21226     15772      2047      1974      2064      2041      2122      2085      2025      1998      2084      1954      2394      2245      2803      2802
dram[13]:      19493     15447      2701      2686      2756      2861      2861      2856      2601      2725      2770      2646      2999      2999      3499      3468
dram[14]:      17953     15068      2816      2583      2732      2662      2805      2802      2674      2732      2712      2654      2960      2910      3379      3305
dram[15]:      17323     15065      2736      2624      2694      2652      2735      2756      2632      2661      2720      2648      2981      2860      3326      3264
dram[16]:      14289     15010      2669      2645      2636      2708      2716      2783      2578      2685      2613      2644      2904      2873      3340      3280
dram[17]:      13865     15108      2782      2831      2791      2816      2851      2859      2698      2798      2775      2838      2974      3102      3229      3445
dram[18]:      13990     15097      2849      2821      2881      2866      2943      2916      2798      2784      2883      2813      3031      3077      3290      3510
dram[19]:      13830     15018      2600      2630      2648      2680      2746      2716      2612      2584      2681      2644      2833      2922      3201      3339
dram[20]:      14001     15013      2711      2675      2724      2730      2841      2759      2705      2646      2729      2628      2945      2950      3337      3301
dram[21]:      14042     14881      2790      2560      2779      2643      2879      2665      2736      2548      2791      2540      3007      2805      3446      3230
dram[22]:      14154     15067      2740      2678      2749      2783      2860      2827      2716      2643      2762      2685      2984      2929      3376      3322
dram[23]:      13919     15158      2629      2724      2645      2821      2753      2858      2605      2751      2662      2787      2877      3183      3324      3422
dram[24]:      13945     15105      2718      2682      2624      2814      2737      2879      2636      2691      2674      2719      2865      3162      3179      3425
dram[25]:      14211     15169      2857      2737      2756      2777      2878      2807      2710      2658      2761      2673      2991      3070      3494      3359
dram[26]:      14092     15377      2847      2757      2827      2825      2943      2828      2784      2682      2810      2709      3028      3126      3559      3318
dram[27]:      14272     15365      3837      2727      2758      2760      2886      2798      2728      2694      2747      2735      2935      3159      3529      3368
dram[28]:      14945     15712      4426      2010      2114      1976      2256      2045      2144      1945      2157      1953      2381      2202      2847      2735
dram[29]:      14471     15085      3759      2603      2690      2628      2873      2672      2678      2490      2788      2534      3191      2864      3620      3321
dram[30]:      14107     15061      3268      2693      2730      2671      2838      2689      2697      2600      2768      2718      2960      2950      3322      3258
dram[31]:      13977     15044      2684      2689      2691      2660      2787      2688      2680      2609      2756      2684      2932      2906      3365      3260
maximum mf latency per bank:
dram[0]:      17143     17723     11199     15405     10329     10334      9719     10384     12240     10304     11441     10192     11241     10264     12456      9612
dram[1]:      17216     17706     10031     15114     11775      9979     11383     10127     12863     10149     11342     10120      9581      9411     10542      9538
dram[2]:      17291     17708     10105     12289     10140     10044     10166     10170     10585     10096      9974     11718      9427     11076     10303     12182
dram[3]:      17577     17706      9849     16450     10148     12288     10163     12682     10146     11499     10198     12017      9220     12875     10393     12800
dram[4]:      17636     17708     11928     16867     11285     10039     11406     12238     12004     10792     12192     11345     10512     11917     13809     11021
dram[5]:      17688     17706      9953     15387     10227     10901     10321     12706     10549     10885     10969     11603      9504     11966     10496     11663
dram[6]:      17733     17708     10057     12475     10110      9976     10122     10139     10632     10017     10311      9634     10000     10152     10595      9572
dram[7]:      17731     17706     10440     12401     11347      9460     11410      9525     12342      9455     11497      9478     11275      9551     11957      8173
dram[8]:      17733     17708      9437     10829     10208     10151     10256     10610     10221      9372     10436     10636      9580     10978     10709      9272
dram[9]:      17735     17706      9858     12529     10033     11654     10675     10326     10735     11090     10511     11426     10633     13198     11142     10585
dram[10]:      17732     17708      9771     12190      9831     11714     10632     10718     10742     10457     10478     11721     10599     12665     10876     10469
dram[11]:      17732     17706     10551      9579     11820      9216      9852      9620     10820      9722     11581      9692      9305      9185     11364      8510
dram[12]:      17731     17708     10524      8212     10117      9632     11202     10084     12832     10104     13175     10100     11219      9298     11900     16738
dram[13]:      17733     17706      8875      9195      9730      9763      9865     10534      9958     10652      9910     10230      8661     10319      9343     16739
dram[14]:      17731     17708     10569      9475     10475     10113      9958     11474     10518     10556     10944     11149      9671     11059      9692     10181
dram[15]:      17733     17706     10435      8647     10371      9684      9989     10449     10852     10627     11254     10496     10280      9598      9820      9045
dram[16]:      17731     17909      9509      9596      9997      9826     10015     10356     10277     10711     11056     10569     10364     10535      9123      9882
dram[17]:      17733     17948     10036      9814     10145      9979     10124     10387     10090     10104      9806     10166      8530     10540      9052     15266
dram[18]:      17731     17991     10104      9939     10140     10044     10166     10170     10188     10096      9974     10009      9874     10362      9285     15260
dram[19]:      17733     18030     10800     10329     10179     10408     10188     10457     11921      9919     12381     10968     11473     11027     11336     10609
dram[20]:      17731     18081     10307     10744     10326     13651     10280     11103     12138     11509     12575     11676     11884     11515     11255     11443
dram[21]:      17733     18133     12273      9716     12227     10160     12855     10222     13881     10075     13971      9797     13226     10232     13498     10163
dram[22]:      17731     18159     10056     10826     10111     11218     10123     11718     10112     10164     10155     11890      9887     10549      9671     10535
dram[23]:      17733     18164      9356     12080      9377     12597      9431     12659     10096     12186     10367     13629      9081     11956      9272     11863
dram[24]:      17731     18169      9704     10248     10286      9969     11142     11156     11366      9800     11708     11794     10529     11576     10688     10228
dram[25]:      17733     18173     13069     10004     11145      9158     11895     10356     12241      9526     12796     11352     12962     10940     13437      9478
dram[26]:      17731     18178     13262      9446     11382      9236     11721      9513     12246      9636     12487     10359     12675     10489     13532      9453
dram[27]:      17750     18182     18487     10284      9803      9148     10011      9650     10410      9703      9991     11508      8629     10976     10001     11090
dram[28]:      18549     18170     19165      8421     11148      9315     12516      9786     12278     10017     12994      9817     12885      8485     11753      8143
dram[29]:      18680     18171     18682      8468     10007      9437     10935      9836     10578     10116     11001      9886     11367      8196     11080      8376
dram[30]:      17976     18171     17881      8526     10141      9471     10239      9641     10862      9704     10478      9753     12335     10172     10725     10003
dram[31]:      17932     18170     17844     10170     10210      9540     10317      9691     10181     10698     10143      9764     10663     10731      9642     10753
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=718871 n_act=6363 n_pre=6347 n_ref_event=0 n_req=124784 n_rd=57856 n_rd_L2_A=0 n_write=0 n_wr_bk=172646 bw_util=0.2406
n_activity=536085 dram_eff=0.43
bk0: 3560a 923028i bk1: 3592a 921348i bk2: 3584a 919413i bk3: 3592a 744692i bk4: 3632a 923723i bk5: 3672a 923377i bk6: 3584a 921382i bk7: 3584a 921859i bk8: 3640a 915578i bk9: 3672a 915473i bk10: 3624a 918948i bk11: 3656a 918977i bk12: 3640a 919153i bk13: 3640a 919280i bk14: 3576a 912594i bk15: 3608a 911564i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949008
Row_Buffer_Locality_read = 0.946246
Row_Buffer_Locality_write = 0.951396
Bank_Level_Parallism = 1.886311
Bank_Level_Parallism_Col = 1.785103
Bank_Level_Parallism_Ready = 1.111461
write_to_read_ratio_blp_rw_average = 0.648883
GrpLevelPara = 1.548337 

BW Util details:
bwutil = 0.240626 
total_CMD = 957925 
util_bw = 230502 
Wasted_Col = 231739 
Wasted_Row = 26117 
Idle = 469567 

BW Util Bottlenecks: 
RCDc_limit = 24264 
RCDWRc_limit = 19898 
WTRc_limit = 111081 
RTWc_limit = 58201 
CCDLc_limit = 203705 
rwq = 0 
CCDLc_limit_alone = 177545 
WTRc_limit_alone = 90159 
RTWc_limit_alone = 52963 

Commands details: 
total_CMD = 957925 
n_nop = 718871 
Read = 57856 
Write = 0 
L2_Alloc = 0 
L2_WB = 172646 
n_act = 6363 
n_pre = 6347 
n_ref = 0 
n_req = 124784 
total_req = 230502 

Dual Bus Interface Util: 
issued_total_row = 12710 
issued_total_col = 230502 
Row_Bus_Util =  0.013268 
CoL_Bus_Util = 0.240626 
Either_Row_CoL_Bus_Util = 0.249554 
Issued_on_Two_Bus_Simul_Util = 0.004341 
issued_two_Eff = 0.017394 
queue_avg = 6.333109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.33311
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=716149 n_act=6381 n_pre=6365 n_ref_event=0 n_req=128430 n_rd=58208 n_rd_L2_A=0 n_write=0 n_wr_bk=174980 bw_util=0.2434
n_activity=556270 dram_eff=0.4192
bk0: 3616a 921139i bk1: 3600a 918172i bk2: 3576a 917673i bk3: 3584a 740266i bk4: 3688a 919063i bk5: 3680a 923898i bk6: 3608a 922695i bk7: 3620a 928302i bk8: 3708a 924612i bk9: 3660a 922811i bk10: 3616a 921966i bk11: 3680a 922007i bk12: 3648a 923288i bk13: 3640a 922353i bk14: 3596a 912468i bk15: 3688a 911094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950315
Row_Buffer_Locality_read = 0.946554
Row_Buffer_Locality_write = 0.953433
Bank_Level_Parallism = 1.823609
Bank_Level_Parallism_Col = 1.720731
Bank_Level_Parallism_Ready = 1.110533
write_to_read_ratio_blp_rw_average = 0.666927
GrpLevelPara = 1.505266 

BW Util details:
bwutil = 0.243430 
total_CMD = 957925 
util_bw = 233188 
Wasted_Col = 236239 
Wasted_Row = 25977 
Idle = 462521 

BW Util Bottlenecks: 
RCDc_limit = 24205 
RCDWRc_limit = 20200 
WTRc_limit = 100136 
RTWc_limit = 62182 
CCDLc_limit = 198335 
rwq = 0 
CCDLc_limit_alone = 176718 
WTRc_limit_alone = 83849 
RTWc_limit_alone = 56852 

Commands details: 
total_CMD = 957925 
n_nop = 716149 
Read = 58208 
Write = 0 
L2_Alloc = 0 
L2_WB = 174980 
n_act = 6381 
n_pre = 6365 
n_ref = 0 
n_req = 128430 
total_req = 233188 

Dual Bus Interface Util: 
issued_total_row = 12746 
issued_total_col = 233188 
Row_Bus_Util =  0.013306 
CoL_Bus_Util = 0.243430 
Either_Row_CoL_Bus_Util = 0.252396 
Issued_on_Two_Bus_Simul_Util = 0.004341 
issued_two_Eff = 0.017198 
queue_avg = 5.148479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.14848
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=717634 n_act=6502 n_pre=6486 n_ref_event=0 n_req=125242 n_rd=58156 n_rd_L2_A=0 n_write=0 n_wr_bk=173502 bw_util=0.2418
n_activity=539048 dram_eff=0.4298
bk0: 3636a 914061i bk1: 3600a 915112i bk2: 3552a 919164i bk3: 3616a 745533i bk4: 3696a 918713i bk5: 3672a 922640i bk6: 3604a 919111i bk7: 3612a 921886i bk8: 3696a 919511i bk9: 3648a 919037i bk10: 3632a 919812i bk11: 3620a 920138i bk12: 3648a 918221i bk13: 3624a 917717i bk14: 3632a 910297i bk15: 3668a 911137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948085
Row_Buffer_Locality_read = 0.945870
Row_Buffer_Locality_write = 0.950004
Bank_Level_Parallism = 1.918434
Bank_Level_Parallism_Col = 1.814541
Bank_Level_Parallism_Ready = 1.121986
write_to_read_ratio_blp_rw_average = 0.651316
GrpLevelPara = 1.579795 

BW Util details:
bwutil = 0.241833 
total_CMD = 957925 
util_bw = 231658 
Wasted_Col = 232482 
Wasted_Row = 25818 
Idle = 467967 

BW Util Bottlenecks: 
RCDc_limit = 24320 
RCDWRc_limit = 20332 
WTRc_limit = 116783 
RTWc_limit = 59136 
CCDLc_limit = 201834 
rwq = 0 
CCDLc_limit_alone = 177190 
WTRc_limit_alone = 97208 
RTWc_limit_alone = 54067 

Commands details: 
total_CMD = 957925 
n_nop = 717634 
Read = 58156 
Write = 0 
L2_Alloc = 0 
L2_WB = 173502 
n_act = 6502 
n_pre = 6486 
n_ref = 0 
n_req = 125242 
total_req = 231658 

Dual Bus Interface Util: 
issued_total_row = 12988 
issued_total_col = 231658 
Row_Bus_Util =  0.013558 
CoL_Bus_Util = 0.241833 
Either_Row_CoL_Bus_Util = 0.250845 
Issued_on_Two_Bus_Simul_Util = 0.004546 
issued_two_Eff = 0.018124 
queue_avg = 6.141770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.14177
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=713102 n_act=6814 n_pre=6798 n_ref_event=0 n_req=129874 n_rd=57920 n_rd_L2_A=0 n_write=0 n_wr_bk=177811 bw_util=0.2461
n_activity=563922 dram_eff=0.418
bk0: 3628a 918090i bk1: 3580a 919739i bk2: 3544a 921741i bk3: 3584a 737130i bk4: 3672a 914432i bk5: 3648a 916251i bk6: 3616a 916548i bk7: 3592a 920053i bk8: 3680a 919412i bk9: 3648a 921051i bk10: 3624a 923707i bk11: 3616a 924228i bk12: 3624a 920537i bk13: 3616a 922741i bk14: 3600a 907985i bk15: 3648a 912672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947534
Row_Buffer_Locality_read = 0.942507
Row_Buffer_Locality_write = 0.951580
Bank_Level_Parallism = 1.867077
Bank_Level_Parallism_Col = 1.757066
Bank_Level_Parallism_Ready = 1.117473
write_to_read_ratio_blp_rw_average = 0.667349
GrpLevelPara = 1.537236 

BW Util details:
bwutil = 0.246085 
total_CMD = 957925 
util_bw = 235731 
Wasted_Col = 240349 
Wasted_Row = 27572 
Idle = 454273 

BW Util Bottlenecks: 
RCDc_limit = 26147 
RCDWRc_limit = 21327 
WTRc_limit = 103977 
RTWc_limit = 67495 
CCDLc_limit = 201731 
rwq = 0 
CCDLc_limit_alone = 178290 
WTRc_limit_alone = 86372 
RTWc_limit_alone = 61659 

Commands details: 
total_CMD = 957925 
n_nop = 713102 
Read = 57920 
Write = 0 
L2_Alloc = 0 
L2_WB = 177811 
n_act = 6814 
n_pre = 6798 
n_ref = 0 
n_req = 129874 
total_req = 235731 

Dual Bus Interface Util: 
issued_total_row = 13612 
issued_total_col = 235731 
Row_Bus_Util =  0.014210 
CoL_Bus_Util = 0.246085 
Either_Row_CoL_Bus_Util = 0.255576 
Issued_on_Two_Bus_Simul_Util = 0.004719 
issued_two_Eff = 0.018462 
queue_avg = 5.326423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.32642
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=714922 n_act=6723 n_pre=6707 n_ref_event=0 n_req=126896 n_rd=57800 n_rd_L2_A=0 n_write=0 n_wr_bk=176317 bw_util=0.2444
n_activity=541964 dram_eff=0.432
bk0: 3616a 914037i bk1: 3568a 918285i bk2: 3544a 920212i bk3: 3560a 740739i bk4: 3672a 915378i bk5: 3656a 918202i bk6: 3592a 918313i bk7: 3576a 918231i bk8: 3672a 914353i bk9: 3632a 918564i bk10: 3616a 919764i bk11: 3632a 921631i bk12: 3616a 920612i bk13: 3616a 923153i bk14: 3616a 907714i bk15: 3616a 908296i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947020
Row_Buffer_Locality_read = 0.941990
Row_Buffer_Locality_write = 0.951227
Bank_Level_Parallism = 1.932472
Bank_Level_Parallism_Col = 1.821349
Bank_Level_Parallism_Ready = 1.117779
write_to_read_ratio_blp_rw_average = 0.663126
GrpLevelPara = 1.567530 

BW Util details:
bwutil = 0.244400 
total_CMD = 957925 
util_bw = 234117 
Wasted_Col = 234559 
Wasted_Row = 26137 
Idle = 463112 

BW Util Bottlenecks: 
RCDc_limit = 25381 
RCDWRc_limit = 20788 
WTRc_limit = 117847 
RTWc_limit = 59609 
CCDLc_limit = 208135 
rwq = 0 
CCDLc_limit_alone = 179680 
WTRc_limit_alone = 94937 
RTWc_limit_alone = 54064 

Commands details: 
total_CMD = 957925 
n_nop = 714922 
Read = 57800 
Write = 0 
L2_Alloc = 0 
L2_WB = 176317 
n_act = 6723 
n_pre = 6707 
n_ref = 0 
n_req = 126896 
total_req = 234117 

Dual Bus Interface Util: 
issued_total_row = 13430 
issued_total_col = 234117 
Row_Bus_Util =  0.014020 
CoL_Bus_Util = 0.244400 
Either_Row_CoL_Bus_Util = 0.253676 
Issued_on_Two_Bus_Simul_Util = 0.004744 
issued_two_Eff = 0.018699 
queue_avg = 6.249747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24975
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=713654 n_act=6665 n_pre=6649 n_ref_event=0 n_req=129535 n_rd=57832 n_rd_L2_A=0 n_write=0 n_wr_bk=177331 bw_util=0.2455
n_activity=559450 dram_eff=0.4203
bk0: 3616a 916827i bk1: 3568a 917301i bk2: 3548a 917719i bk3: 3572a 736132i bk4: 3680a 922034i bk5: 3656a 915369i bk6: 3592a 921804i bk7: 3580a 921964i bk8: 3672a 917849i bk9: 3624a 918076i bk10: 3620a 919463i bk11: 3632a 919797i bk12: 3624a 920460i bk13: 3616a 919901i bk14: 3616a 912926i bk15: 3616a 910698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948547
Row_Buffer_Locality_read = 0.943820
Row_Buffer_Locality_write = 0.952359
Bank_Level_Parallism = 1.889138
Bank_Level_Parallism_Col = 1.790021
Bank_Level_Parallism_Ready = 1.113628
write_to_read_ratio_blp_rw_average = 0.661761
GrpLevelPara = 1.568888 

BW Util details:
bwutil = 0.245492 
total_CMD = 957925 
util_bw = 235163 
Wasted_Col = 238999 
Wasted_Row = 27662 
Idle = 456101 

BW Util Bottlenecks: 
RCDc_limit = 25563 
RCDWRc_limit = 20949 
WTRc_limit = 113894 
RTWc_limit = 65831 
CCDLc_limit = 202557 
rwq = 0 
CCDLc_limit_alone = 177333 
WTRc_limit_alone = 94183 
RTWc_limit_alone = 60318 

Commands details: 
total_CMD = 957925 
n_nop = 713654 
Read = 57832 
Write = 0 
L2_Alloc = 0 
L2_WB = 177331 
n_act = 6665 
n_pre = 6649 
n_ref = 0 
n_req = 129535 
total_req = 235163 

Dual Bus Interface Util: 
issued_total_row = 13314 
issued_total_col = 235163 
Row_Bus_Util =  0.013899 
CoL_Bus_Util = 0.245492 
Either_Row_CoL_Bus_Util = 0.255000 
Issued_on_Two_Bus_Simul_Util = 0.004391 
issued_two_Eff = 0.017219 
queue_avg = 5.378054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37805
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=716445 n_act=6555 n_pre=6539 n_ref_event=0 n_req=126126 n_rd=57844 n_rd_L2_A=0 n_write=0 n_wr_bk=174854 bw_util=0.2429
n_activity=539307 dram_eff=0.4315
bk0: 3624a 915489i bk1: 3568a 912971i bk2: 3564a 914516i bk3: 3568a 742247i bk4: 3672a 918620i bk5: 3656a 917426i bk6: 3600a 922680i bk7: 3584a 920984i bk8: 3692a 919000i bk9: 3632a 919388i bk10: 3624a 921520i bk11: 3624a 923131i bk12: 3632a 921446i bk13: 3608a 919312i bk14: 3568a 913976i bk15: 3628a 911694i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948028
Row_Buffer_Locality_read = 0.945318
Row_Buffer_Locality_write = 0.950324
Bank_Level_Parallism = 1.901895
Bank_Level_Parallism_Col = 1.800009
Bank_Level_Parallism_Ready = 1.112932
write_to_read_ratio_blp_rw_average = 0.654023
GrpLevelPara = 1.582363 

BW Util details:
bwutil = 0.242919 
total_CMD = 957925 
util_bw = 232698 
Wasted_Col = 234420 
Wasted_Row = 26351 
Idle = 464456 

BW Util Bottlenecks: 
RCDc_limit = 24557 
RCDWRc_limit = 21064 
WTRc_limit = 116500 
RTWc_limit = 58225 
CCDLc_limit = 202402 
rwq = 0 
CCDLc_limit_alone = 178021 
WTRc_limit_alone = 97086 
RTWc_limit_alone = 53258 

Commands details: 
total_CMD = 957925 
n_nop = 716445 
Read = 57844 
Write = 0 
L2_Alloc = 0 
L2_WB = 174854 
n_act = 6555 
n_pre = 6539 
n_ref = 0 
n_req = 126126 
total_req = 232698 

Dual Bus Interface Util: 
issued_total_row = 13094 
issued_total_col = 232698 
Row_Bus_Util =  0.013669 
CoL_Bus_Util = 0.242919 
Either_Row_CoL_Bus_Util = 0.252087 
Issued_on_Two_Bus_Simul_Util = 0.004501 
issued_two_Eff = 0.017857 
queue_avg = 6.217030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21703
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=714860 n_act=6554 n_pre=6538 n_ref_event=0 n_req=128773 n_rd=57840 n_rd_L2_A=0 n_write=0 n_wr_bk=176490 bw_util=0.2446
n_activity=558248 dram_eff=0.4198
bk0: 3624a 919594i bk1: 3568a 919231i bk2: 3568a 923145i bk3: 3564a 737829i bk4: 3672a 920635i bk5: 3656a 920892i bk6: 3600a 921313i bk7: 3584a 919966i bk8: 3680a 918951i bk9: 3632a 919696i bk10: 3624a 918599i bk11: 3624a 919703i bk12: 3632a 920965i bk13: 3616a 921435i bk14: 3568a 913207i bk15: 3628a 911918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949104
Row_Buffer_Locality_read = 0.945021
Row_Buffer_Locality_write = 0.952434
Bank_Level_Parallism = 1.856038
Bank_Level_Parallism_Col = 1.752352
Bank_Level_Parallism_Ready = 1.108706
write_to_read_ratio_blp_rw_average = 0.660494
GrpLevelPara = 1.522328 

BW Util details:
bwutil = 0.244622 
total_CMD = 957925 
util_bw = 234330 
Wasted_Col = 239035 
Wasted_Row = 26891 
Idle = 457669 

BW Util Bottlenecks: 
RCDc_limit = 24630 
RCDWRc_limit = 20787 
WTRc_limit = 108452 
RTWc_limit = 63734 
CCDLc_limit = 204926 
rwq = 0 
CCDLc_limit_alone = 177755 
WTRc_limit_alone = 86518 
RTWc_limit_alone = 58497 

Commands details: 
total_CMD = 957925 
n_nop = 714860 
Read = 57840 
Write = 0 
L2_Alloc = 0 
L2_WB = 176490 
n_act = 6554 
n_pre = 6538 
n_ref = 0 
n_req = 128773 
total_req = 234330 

Dual Bus Interface Util: 
issued_total_row = 13092 
issued_total_col = 234330 
Row_Bus_Util =  0.013667 
CoL_Bus_Util = 0.244622 
Either_Row_CoL_Bus_Util = 0.253741 
Issued_on_Two_Bus_Simul_Util = 0.004548 
issued_two_Eff = 0.017925 
queue_avg = 5.516112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.51611
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=716571 n_act=6642 n_pre=6626 n_ref_event=0 n_req=125569 n_rd=57900 n_rd_L2_A=0 n_write=0 n_wr_bk=174467 bw_util=0.2426
n_activity=541139 dram_eff=0.4294
bk0: 3608a 917340i bk1: 3576a 916362i bk2: 3556a 921016i bk3: 3584a 743166i bk4: 3672a 920163i bk5: 3640a 918640i bk6: 3584a 918754i bk7: 3568a 921126i bk8: 3680a 919712i bk9: 3656a 918823i bk10: 3640a 919078i bk11: 3648a 919947i bk12: 3632a 920702i bk13: 3624a 919894i bk14: 3592a 910489i bk15: 3640a 910068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947105
Row_Buffer_Locality_read = 0.943800
Row_Buffer_Locality_write = 0.949933
Bank_Level_Parallism = 1.894950
Bank_Level_Parallism_Col = 1.790954
Bank_Level_Parallism_Ready = 1.113613
write_to_read_ratio_blp_rw_average = 0.648382
GrpLevelPara = 1.561838 

BW Util details:
bwutil = 0.242573 
total_CMD = 957925 
util_bw = 232367 
Wasted_Col = 235471 
Wasted_Row = 26681 
Idle = 463406 

BW Util Bottlenecks: 
RCDc_limit = 25475 
RCDWRc_limit = 20787 
WTRc_limit = 113679 
RTWc_limit = 59860 
CCDLc_limit = 204788 
rwq = 0 
CCDLc_limit_alone = 178407 
WTRc_limit_alone = 92542 
RTWc_limit_alone = 54616 

Commands details: 
total_CMD = 957925 
n_nop = 716571 
Read = 57900 
Write = 0 
L2_Alloc = 0 
L2_WB = 174467 
n_act = 6642 
n_pre = 6626 
n_ref = 0 
n_req = 125569 
total_req = 232367 

Dual Bus Interface Util: 
issued_total_row = 13268 
issued_total_col = 232367 
Row_Bus_Util =  0.013851 
CoL_Bus_Util = 0.242573 
Either_Row_CoL_Bus_Util = 0.251955 
Issued_on_Two_Bus_Simul_Util = 0.004469 
issued_two_Eff = 0.017737 
queue_avg = 6.088082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.08808
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=713400 n_act=6659 n_pre=6643 n_ref_event=0 n_req=129150 n_rd=57864 n_rd_L2_A=0 n_write=0 n_wr_bk=177632 bw_util=0.2458
n_activity=561225 dram_eff=0.4196
bk0: 3616a 918538i bk1: 3584a 922125i bk2: 3552a 923766i bk3: 3568a 735225i bk4: 3656a 920852i bk5: 3636a 920018i bk6: 3576a 923147i bk7: 3576a 922440i bk8: 3672a 921167i bk9: 3648a 920555i bk10: 3636a 917209i bk11: 3648a 922692i bk12: 3648a 920448i bk13: 3624a 921503i bk14: 3584a 914363i bk15: 3640a 912942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948440
Row_Buffer_Locality_read = 0.943886
Row_Buffer_Locality_write = 0.952136
Bank_Level_Parallism = 1.823366
Bank_Level_Parallism_Col = 1.715266
Bank_Level_Parallism_Ready = 1.109989
write_to_read_ratio_blp_rw_average = 0.674382
GrpLevelPara = 1.511693 

BW Util details:
bwutil = 0.245840 
total_CMD = 957925 
util_bw = 235496 
Wasted_Col = 241231 
Wasted_Row = 27264 
Idle = 453934 

BW Util Bottlenecks: 
RCDc_limit = 25208 
RCDWRc_limit = 21011 
WTRc_limit = 99987 
RTWc_limit = 64643 
CCDLc_limit = 202708 
rwq = 0 
CCDLc_limit_alone = 178895 
WTRc_limit_alone = 81663 
RTWc_limit_alone = 59154 

Commands details: 
total_CMD = 957925 
n_nop = 713400 
Read = 57864 
Write = 0 
L2_Alloc = 0 
L2_WB = 177632 
n_act = 6659 
n_pre = 6643 
n_ref = 0 
n_req = 129150 
total_req = 235496 

Dual Bus Interface Util: 
issued_total_row = 13302 
issued_total_col = 235496 
Row_Bus_Util =  0.013886 
CoL_Bus_Util = 0.245840 
Either_Row_CoL_Bus_Util = 0.255265 
Issued_on_Two_Bus_Simul_Util = 0.004461 
issued_two_Eff = 0.017475 
queue_avg = 5.509001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.509
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=716107 n_act=6616 n_pre=6600 n_ref_event=0 n_req=125825 n_rd=57764 n_rd_L2_A=0 n_write=0 n_wr_bk=175025 bw_util=0.243
n_activity=544482 dram_eff=0.4275
bk0: 3624a 919133i bk1: 3576a 922528i bk2: 3532a 920118i bk3: 3564a 742431i bk4: 3680a 923216i bk5: 3640a 921805i bk6: 3560a 922448i bk7: 3592a 923713i bk8: 3688a 920155i bk9: 3628a 919433i bk10: 3600a 919134i bk11: 3640a 921161i bk12: 3608a 917544i bk13: 3616a 918925i bk14: 3576a 910328i bk15: 3640a 910428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947419
Row_Buffer_Locality_read = 0.943494
Row_Buffer_Locality_write = 0.950750
Bank_Level_Parallism = 1.853719
Bank_Level_Parallism_Col = 1.750964
Bank_Level_Parallism_Ready = 1.111612
write_to_read_ratio_blp_rw_average = 0.656752
GrpLevelPara = 1.540370 

BW Util details:
bwutil = 0.243014 
total_CMD = 957925 
util_bw = 232789 
Wasted_Col = 236292 
Wasted_Row = 27286 
Idle = 461558 

BW Util Bottlenecks: 
RCDc_limit = 25866 
RCDWRc_limit = 20928 
WTRc_limit = 106473 
RTWc_limit = 58191 
CCDLc_limit = 203562 
rwq = 0 
CCDLc_limit_alone = 179330 
WTRc_limit_alone = 87270 
RTWc_limit_alone = 53162 

Commands details: 
total_CMD = 957925 
n_nop = 716107 
Read = 57764 
Write = 0 
L2_Alloc = 0 
L2_WB = 175025 
n_act = 6616 
n_pre = 6600 
n_ref = 0 
n_req = 125825 
total_req = 232789 

Dual Bus Interface Util: 
issued_total_row = 13216 
issued_total_col = 232789 
Row_Bus_Util =  0.013796 
CoL_Bus_Util = 0.243014 
Either_Row_CoL_Bus_Util = 0.252439 
Issued_on_Two_Bus_Simul_Util = 0.004371 
issued_two_Eff = 0.017315 
queue_avg = 6.350609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.35061
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=820900 n_act=6646 n_pre=6630 n_ref_event=0 n_req=85762 n_rd=57768 n_rd_L2_A=0 n_write=0 n_wr_bk=70037 bw_util=0.1334
n_activity=365706 dram_eff=0.3495
bk0: 3624a 925965i bk1: 3560a 929703i bk2: 3532a 931448i bk3: 3564a 913273i bk4: 3672a 931390i bk5: 3632a 930541i bk6: 3576a 931793i bk7: 3592a 932170i bk8: 3688a 930740i bk9: 3632a 930839i bk10: 3608a 931416i bk11: 3640a 930776i bk12: 3616a 929331i bk13: 3616a 928782i bk14: 3576a 923237i bk15: 3640a 924466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.922506
Row_Buffer_Locality_read = 0.942892
Row_Buffer_Locality_write = 0.880439
Bank_Level_Parallism = 1.916522
Bank_Level_Parallism_Col = 1.755458
Bank_Level_Parallism_Ready = 1.180619
write_to_read_ratio_blp_rw_average = 0.567316
GrpLevelPara = 1.509079 

BW Util details:
bwutil = 0.133419 
total_CMD = 957925 
util_bw = 127805 
Wasted_Col = 133272 
Wasted_Row = 29393 
Idle = 667455 

BW Util Bottlenecks: 
RCDc_limit = 27007 
RCDWRc_limit = 20719 
WTRc_limit = 27766 
RTWc_limit = 63352 
CCDLc_limit = 82712 
rwq = 0 
CCDLc_limit_alone = 73593 
WTRc_limit_alone = 24146 
RTWc_limit_alone = 57853 

Commands details: 
total_CMD = 957925 
n_nop = 820900 
Read = 57768 
Write = 0 
L2_Alloc = 0 
L2_WB = 70037 
n_act = 6646 
n_pre = 6630 
n_ref = 0 
n_req = 85762 
total_req = 127805 

Dual Bus Interface Util: 
issued_total_row = 13276 
issued_total_col = 127805 
Row_Bus_Util =  0.013859 
CoL_Bus_Util = 0.133419 
Either_Row_CoL_Bus_Util = 0.143044 
Issued_on_Two_Bus_Simul_Util = 0.004234 
issued_two_Eff = 0.029600 
queue_avg = 1.899537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89954
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=847022 n_act=6780 n_pre=6764 n_ref_event=0 n_req=69830 n_rd=58004 n_rd_L2_A=0 n_write=0 n_wr_bk=43442 bw_util=0.1059
n_activity=297370 dram_eff=0.3411
bk0: 3632a 927634i bk1: 3576a 932243i bk2: 3568a 931542i bk3: 3592a 931652i bk4: 3680a 932486i bk5: 3656a 931490i bk6: 3600a 932745i bk7: 3616a 932466i bk8: 3672a 931834i bk9: 3648a 932725i bk10: 3616a 931353i bk11: 3664a 930880i bk12: 3656a 929867i bk13: 3600a 929893i bk14: 3592a 924420i bk15: 3636a 926075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902907
Row_Buffer_Locality_read = 0.943090
Row_Buffer_Locality_write = 0.705818
Bank_Level_Parallism = 2.081820
Bank_Level_Parallism_Col = 1.890709
Bank_Level_Parallism_Ready = 1.251247
write_to_read_ratio_blp_rw_average = 0.497253
GrpLevelPara = 1.561784 

BW Util details:
bwutil = 0.105902 
total_CMD = 957925 
util_bw = 101446 
Wasted_Col = 113466 
Wasted_Row = 28781 
Idle = 714232 

BW Util Bottlenecks: 
RCDc_limit = 27272 
RCDWRc_limit = 21101 
WTRc_limit = 20526 
RTWc_limit = 65679 
CCDLc_limit = 66627 
rwq = 0 
CCDLc_limit_alone = 57309 
WTRc_limit_alone = 17430 
RTWc_limit_alone = 59457 

Commands details: 
total_CMD = 957925 
n_nop = 847022 
Read = 58004 
Write = 0 
L2_Alloc = 0 
L2_WB = 43442 
n_act = 6780 
n_pre = 6764 
n_ref = 0 
n_req = 69830 
total_req = 101446 

Dual Bus Interface Util: 
issued_total_row = 13544 
issued_total_col = 101446 
Row_Bus_Util =  0.014139 
CoL_Bus_Util = 0.105902 
Either_Row_CoL_Bus_Util = 0.115774 
Issued_on_Two_Bus_Simul_Util = 0.004267 
issued_two_Eff = 0.036852 
queue_avg = 1.471728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47173
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832042 n_act=6444 n_pre=6428 n_ref_event=0 n_req=77616 n_rd=57996 n_rd_L2_A=0 n_write=0 n_wr_bk=59087 bw_util=0.1222
n_activity=316447 dram_eff=0.37
bk0: 3632a 926621i bk1: 3576a 930683i bk2: 3568a 931720i bk3: 3592a 930560i bk4: 3688a 930302i bk5: 3640a 930355i bk6: 3600a 931317i bk7: 3616a 931941i bk8: 3672a 930780i bk9: 3656a 930748i bk10: 3616a 931785i bk11: 3656a 931256i bk12: 3656a 928459i bk13: 3608a 929524i bk14: 3592a 923761i bk15: 3628a 924551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916976
Row_Buffer_Locality_read = 0.946548
Row_Buffer_Locality_write = 0.829562
Bank_Level_Parallism = 2.002747
Bank_Level_Parallism_Col = 1.822715
Bank_Level_Parallism_Ready = 1.197330
write_to_read_ratio_blp_rw_average = 0.523127
GrpLevelPara = 1.547199 

BW Util details:
bwutil = 0.122226 
total_CMD = 957925 
util_bw = 117083 
Wasted_Col = 121236 
Wasted_Row = 26344 
Idle = 693262 

BW Util Bottlenecks: 
RCDc_limit = 24999 
RCDWRc_limit = 20564 
WTRc_limit = 28325 
RTWc_limit = 58193 
CCDLc_limit = 77755 
rwq = 0 
CCDLc_limit_alone = 68578 
WTRc_limit_alone = 23866 
RTWc_limit_alone = 53475 

Commands details: 
total_CMD = 957925 
n_nop = 832042 
Read = 57996 
Write = 0 
L2_Alloc = 0 
L2_WB = 59087 
n_act = 6444 
n_pre = 6428 
n_ref = 0 
n_req = 77616 
total_req = 117083 

Dual Bus Interface Util: 
issued_total_row = 12872 
issued_total_col = 117083 
Row_Bus_Util =  0.013437 
CoL_Bus_Util = 0.122226 
Either_Row_CoL_Bus_Util = 0.131412 
Issued_on_Two_Bus_Simul_Util = 0.004251 
issued_two_Eff = 0.032347 
queue_avg = 1.836674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83667
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832404 n_act=6392 n_pre=6376 n_ref_event=0 n_req=77350 n_rd=57736 n_rd_L2_A=0 n_write=0 n_wr_bk=59045 bw_util=0.1219
n_activity=316853 dram_eff=0.3686
bk0: 3616a 926696i bk1: 3568a 931867i bk2: 3536a 930918i bk3: 3560a 931995i bk4: 3680a 931786i bk5: 3624a 931005i bk6: 3576a 931911i bk7: 3576a 931514i bk8: 3648a 932010i bk9: 3656a 931590i bk10: 3608a 932184i bk11: 3632a 930886i bk12: 3616a 927080i bk13: 3608a 929328i bk14: 3600a 924331i bk15: 3632a 924109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917363
Row_Buffer_Locality_read = 0.945926
Row_Buffer_Locality_write = 0.833282
Bank_Level_Parallism = 1.987039
Bank_Level_Parallism_Col = 1.809570
Bank_Level_Parallism_Ready = 1.203278
write_to_read_ratio_blp_rw_average = 0.525829
GrpLevelPara = 1.533095 

BW Util details:
bwutil = 0.121910 
total_CMD = 957925 
util_bw = 116781 
Wasted_Col = 120710 
Wasted_Row = 26691 
Idle = 693743 

BW Util Bottlenecks: 
RCDc_limit = 25598 
RCDWRc_limit = 19724 
WTRc_limit = 25759 
RTWc_limit = 56768 
CCDLc_limit = 77784 
rwq = 0 
CCDLc_limit_alone = 69191 
WTRc_limit_alone = 22083 
RTWc_limit_alone = 51851 

Commands details: 
total_CMD = 957925 
n_nop = 832404 
Read = 57736 
Write = 0 
L2_Alloc = 0 
L2_WB = 59045 
n_act = 6392 
n_pre = 6376 
n_ref = 0 
n_req = 77350 
total_req = 116781 

Dual Bus Interface Util: 
issued_total_row = 12768 
issued_total_col = 116781 
Row_Bus_Util =  0.013329 
CoL_Bus_Util = 0.121910 
Either_Row_CoL_Bus_Util = 0.131034 
Issued_on_Two_Bus_Simul_Util = 0.004205 
issued_two_Eff = 0.032090 
queue_avg = 1.874112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87411
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832390 n_act=6335 n_pre=6319 n_ref_event=0 n_req=77384 n_rd=57756 n_rd_L2_A=0 n_write=0 n_wr_bk=59083 bw_util=0.122
n_activity=316815 dram_eff=0.3688
bk0: 3616a 929097i bk1: 3576a 931410i bk2: 3544a 931581i bk3: 3576a 932608i bk4: 3680a 930769i bk5: 3624a 931448i bk6: 3572a 931017i bk7: 3576a 932665i bk8: 3656a 930892i bk9: 3664a 930201i bk10: 3608a 933123i bk11: 3624a 931132i bk12: 3608a 928283i bk13: 3608a 929171i bk14: 3600a 923820i bk15: 3624a 924329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918136
Row_Buffer_Locality_read = 0.946828
Row_Buffer_Locality_write = 0.833707
Bank_Level_Parallism = 1.977517
Bank_Level_Parallism_Col = 1.801782
Bank_Level_Parallism_Ready = 1.195089
write_to_read_ratio_blp_rw_average = 0.528005
GrpLevelPara = 1.530118 

BW Util details:
bwutil = 0.121971 
total_CMD = 957925 
util_bw = 116839 
Wasted_Col = 120702 
Wasted_Row = 26749 
Idle = 693635 

BW Util Bottlenecks: 
RCDc_limit = 24967 
RCDWRc_limit = 19898 
WTRc_limit = 26089 
RTWc_limit = 56051 
CCDLc_limit = 77855 
rwq = 0 
CCDLc_limit_alone = 69373 
WTRc_limit_alone = 22562 
RTWc_limit_alone = 51096 

Commands details: 
total_CMD = 957925 
n_nop = 832390 
Read = 57756 
Write = 0 
L2_Alloc = 0 
L2_WB = 59083 
n_act = 6335 
n_pre = 6319 
n_ref = 0 
n_req = 77384 
total_req = 116839 

Dual Bus Interface Util: 
issued_total_row = 12654 
issued_total_col = 116839 
Row_Bus_Util =  0.013210 
CoL_Bus_Util = 0.121971 
Either_Row_CoL_Bus_Util = 0.131049 
Issued_on_Two_Bus_Simul_Util = 0.004132 
issued_two_Eff = 0.031529 
queue_avg = 1.797878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79788
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832435 n_act=6362 n_pre=6346 n_ref_event=0 n_req=77450 n_rd=57836 n_rd_L2_A=0 n_write=0 n_wr_bk=59039 bw_util=0.122
n_activity=316585 dram_eff=0.3692
bk0: 3632a 928265i bk1: 3572a 929886i bk2: 3536a 930921i bk3: 3572a 931180i bk4: 3688a 932096i bk5: 3632a 932051i bk6: 3576a 931238i bk7: 3600a 930933i bk8: 3656a 931653i bk9: 3636a 930357i bk10: 3616a 931608i bk11: 3648a 931196i bk12: 3624a 930039i bk13: 3616a 929649i bk14: 3592a 923096i bk15: 3640a 924615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917857
Row_Buffer_Locality_read = 0.946400
Row_Buffer_Locality_write = 0.833690
Bank_Level_Parallism = 1.990398
Bank_Level_Parallism_Col = 1.810667
Bank_Level_Parallism_Ready = 1.196227
write_to_read_ratio_blp_rw_average = 0.527100
GrpLevelPara = 1.533495 

BW Util details:
bwutil = 0.122009 
total_CMD = 957925 
util_bw = 116875 
Wasted_Col = 120870 
Wasted_Row = 26256 
Idle = 693924 

BW Util Bottlenecks: 
RCDc_limit = 25077 
RCDWRc_limit = 19781 
WTRc_limit = 25876 
RTWc_limit = 57019 
CCDLc_limit = 77565 
rwq = 0 
CCDLc_limit_alone = 68881 
WTRc_limit_alone = 22086 
RTWc_limit_alone = 52125 

Commands details: 
total_CMD = 957925 
n_nop = 832435 
Read = 57836 
Write = 0 
L2_Alloc = 0 
L2_WB = 59039 
n_act = 6362 
n_pre = 6346 
n_ref = 0 
n_req = 77450 
total_req = 116875 

Dual Bus Interface Util: 
issued_total_row = 12708 
issued_total_col = 116875 
Row_Bus_Util =  0.013266 
CoL_Bus_Util = 0.122009 
Either_Row_CoL_Bus_Util = 0.131002 
Issued_on_Two_Bus_Simul_Util = 0.004273 
issued_two_Eff = 0.032616 
queue_avg = 1.806324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80632
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832370 n_act=6183 n_pre=6167 n_ref_event=0 n_req=77777 n_rd=58164 n_rd_L2_A=0 n_write=0 n_wr_bk=58977 bw_util=0.1223
n_activity=315675 dram_eff=0.3711
bk0: 3632a 929136i bk1: 3608a 930463i bk2: 3592a 931944i bk3: 3612a 932564i bk4: 3696a 930668i bk5: 3672a 930921i bk6: 3592a 931854i bk7: 3608a 931626i bk8: 3680a 931962i bk9: 3640a 931662i bk10: 3624a 931799i bk11: 3656a 930870i bk12: 3640a 929787i bk13: 3656a 930438i bk14: 3608a 924236i bk15: 3648a 923325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920503
Row_Buffer_Locality_read = 0.948680
Row_Buffer_Locality_write = 0.836945
Bank_Level_Parallism = 1.982432
Bank_Level_Parallism_Col = 1.812129
Bank_Level_Parallism_Ready = 1.196678
write_to_read_ratio_blp_rw_average = 0.525908
GrpLevelPara = 1.545931 

BW Util details:
bwutil = 0.122286 
total_CMD = 957925 
util_bw = 117141 
Wasted_Col = 119717 
Wasted_Row = 26113 
Idle = 694954 

BW Util Bottlenecks: 
RCDc_limit = 24106 
RCDWRc_limit = 19342 
WTRc_limit = 26778 
RTWc_limit = 57050 
CCDLc_limit = 76447 
rwq = 0 
CCDLc_limit_alone = 67772 
WTRc_limit_alone = 23041 
RTWc_limit_alone = 52112 

Commands details: 
total_CMD = 957925 
n_nop = 832370 
Read = 58164 
Write = 0 
L2_Alloc = 0 
L2_WB = 58977 
n_act = 6183 
n_pre = 6167 
n_ref = 0 
n_req = 77777 
total_req = 117141 

Dual Bus Interface Util: 
issued_total_row = 12350 
issued_total_col = 117141 
Row_Bus_Util =  0.012892 
CoL_Bus_Util = 0.122286 
Either_Row_CoL_Bus_Util = 0.131070 
Issued_on_Two_Bus_Simul_Util = 0.004109 
issued_two_Eff = 0.031349 
queue_avg = 1.699343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69934
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832233 n_act=6220 n_pre=6204 n_ref_event=0 n_req=77657 n_rd=58032 n_rd_L2_A=0 n_write=0 n_wr_bk=59028 bw_util=0.1222
n_activity=317874 dram_eff=0.3683
bk0: 3608a 927886i bk1: 3616a 930479i bk2: 3600a 931100i bk3: 3600a 931700i bk4: 3672a 930333i bk5: 3680a 930459i bk6: 3600a 931981i bk7: 3592a 931055i bk8: 3680a 931779i bk9: 3656a 931717i bk10: 3616a 931686i bk11: 3648a 931251i bk12: 3632a 928826i bk13: 3640a 930526i bk14: 3592a 925537i bk15: 3600a 922728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919904
Row_Buffer_Locality_read = 0.947994
Row_Buffer_Locality_write = 0.836841
Bank_Level_Parallism = 1.984994
Bank_Level_Parallism_Col = 1.820412
Bank_Level_Parallism_Ready = 1.205818
write_to_read_ratio_blp_rw_average = 0.526188
GrpLevelPara = 1.543033 

BW Util details:
bwutil = 0.122202 
total_CMD = 957925 
util_bw = 117060 
Wasted_Col = 120759 
Wasted_Row = 26874 
Idle = 693232 

BW Util Bottlenecks: 
RCDc_limit = 24821 
RCDWRc_limit = 19682 
WTRc_limit = 26575 
RTWc_limit = 57787 
CCDLc_limit = 77980 
rwq = 0 
CCDLc_limit_alone = 68735 
WTRc_limit_alone = 22504 
RTWc_limit_alone = 52613 

Commands details: 
total_CMD = 957925 
n_nop = 832233 
Read = 58032 
Write = 0 
L2_Alloc = 0 
L2_WB = 59028 
n_act = 6220 
n_pre = 6204 
n_ref = 0 
n_req = 77657 
total_req = 117060 

Dual Bus Interface Util: 
issued_total_row = 12424 
issued_total_col = 117060 
Row_Bus_Util =  0.012970 
CoL_Bus_Util = 0.122202 
Either_Row_CoL_Bus_Util = 0.131213 
Issued_on_Two_Bus_Simul_Util = 0.003959 
issued_two_Eff = 0.030169 
queue_avg = 1.750032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75003
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832252 n_act=6486 n_pre=6470 n_ref_event=0 n_req=77450 n_rd=57840 n_rd_L2_A=0 n_write=0 n_wr_bk=58943 bw_util=0.1219
n_activity=318409 dram_eff=0.3668
bk0: 3600a 927269i bk1: 3580a 929106i bk2: 3600a 930744i bk3: 3592a 931663i bk4: 3672a 930499i bk5: 3648a 930493i bk6: 3568a 931101i bk7: 3584a 931598i bk8: 3680a 931694i bk9: 3664a 929633i bk10: 3608a 930702i bk11: 3640a 931816i bk12: 3616a 927768i bk13: 3624a 928581i bk14: 3584a 925844i bk15: 3580a 922021i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916256
Row_Buffer_Locality_read = 0.944606
Row_Buffer_Locality_write = 0.832636
Bank_Level_Parallism = 2.011048
Bank_Level_Parallism_Col = 1.830000
Bank_Level_Parallism_Ready = 1.206383
write_to_read_ratio_blp_rw_average = 0.522206
GrpLevelPara = 1.549946 

BW Util details:
bwutil = 0.121912 
total_CMD = 957925 
util_bw = 116783 
Wasted_Col = 121125 
Wasted_Row = 27485 
Idle = 692532 

BW Util Bottlenecks: 
RCDc_limit = 25933 
RCDWRc_limit = 20049 
WTRc_limit = 28166 
RTWc_limit = 56801 
CCDLc_limit = 77485 
rwq = 0 
CCDLc_limit_alone = 68524 
WTRc_limit_alone = 24061 
RTWc_limit_alone = 51945 

Commands details: 
total_CMD = 957925 
n_nop = 832252 
Read = 57840 
Write = 0 
L2_Alloc = 0 
L2_WB = 58943 
n_act = 6486 
n_pre = 6470 
n_ref = 0 
n_req = 77450 
total_req = 116783 

Dual Bus Interface Util: 
issued_total_row = 12956 
issued_total_col = 116783 
Row_Bus_Util =  0.013525 
CoL_Bus_Util = 0.121912 
Either_Row_CoL_Bus_Util = 0.131193 
Issued_on_Two_Bus_Simul_Util = 0.004245 
issued_two_Eff = 0.032354 
queue_avg = 1.866243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86624
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832483 n_act=6426 n_pre=6410 n_ref_event=0 n_req=77349 n_rd=57736 n_rd_L2_A=0 n_write=0 n_wr_bk=59017 bw_util=0.1219
n_activity=312297 dram_eff=0.3739
bk0: 3576a 928725i bk1: 3576a 929752i bk2: 3560a 932399i bk3: 3592a 931998i bk4: 3672a 930632i bk5: 3640a 930649i bk6: 3568a 932800i bk7: 3580a 931474i bk8: 3672a 931611i bk9: 3648a 930080i bk10: 3608a 931448i bk11: 3624a 931185i bk12: 3632a 927649i bk13: 3624a 928605i bk14: 3584a 923986i bk15: 3580a 924156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916922
Row_Buffer_Locality_read = 0.945233
Row_Buffer_Locality_write = 0.833580
Bank_Level_Parallism = 1.998582
Bank_Level_Parallism_Col = 1.817808
Bank_Level_Parallism_Ready = 1.198787
write_to_read_ratio_blp_rw_average = 0.530418
GrpLevelPara = 1.543806 

BW Util details:
bwutil = 0.121881 
total_CMD = 957925 
util_bw = 116753 
Wasted_Col = 120080 
Wasted_Row = 26854 
Idle = 694238 

BW Util Bottlenecks: 
RCDc_limit = 25136 
RCDWRc_limit = 19977 
WTRc_limit = 26634 
RTWc_limit = 56838 
CCDLc_limit = 77260 
rwq = 0 
CCDLc_limit_alone = 68753 
WTRc_limit_alone = 23159 
RTWc_limit_alone = 51806 

Commands details: 
total_CMD = 957925 
n_nop = 832483 
Read = 57736 
Write = 0 
L2_Alloc = 0 
L2_WB = 59017 
n_act = 6426 
n_pre = 6410 
n_ref = 0 
n_req = 77349 
total_req = 116753 

Dual Bus Interface Util: 
issued_total_row = 12836 
issued_total_col = 116753 
Row_Bus_Util =  0.013400 
CoL_Bus_Util = 0.121881 
Either_Row_CoL_Bus_Util = 0.130952 
Issued_on_Two_Bus_Simul_Util = 0.004329 
issued_two_Eff = 0.033059 
queue_avg = 1.878877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87888
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832454 n_act=6323 n_pre=6307 n_ref_event=0 n_req=77360 n_rd=57740 n_rd_L2_A=0 n_write=0 n_wr_bk=59037 bw_util=0.1219
n_activity=317797 dram_eff=0.3675
bk0: 3576a 927701i bk1: 3568a 930894i bk2: 3560a 931574i bk3: 3600a 932168i bk4: 3664a 929868i bk5: 3644a 930673i bk6: 3568a 932468i bk7: 3576a 932337i bk8: 3672a 931800i bk9: 3648a 931813i bk10: 3608a 930503i bk11: 3632a 931505i bk12: 3632a 927470i bk13: 3624a 930361i bk14: 3584a 924479i bk15: 3584a 924644i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918265
Row_Buffer_Locality_read = 0.946917
Row_Buffer_Locality_write = 0.833945
Bank_Level_Parallism = 1.979700
Bank_Level_Parallism_Col = 1.807895
Bank_Level_Parallism_Ready = 1.200074
write_to_read_ratio_blp_rw_average = 0.527032
GrpLevelPara = 1.530550 

BW Util details:
bwutil = 0.121906 
total_CMD = 957925 
util_bw = 116777 
Wasted_Col = 120910 
Wasted_Row = 26950 
Idle = 693288 

BW Util Bottlenecks: 
RCDc_limit = 24686 
RCDWRc_limit = 19875 
WTRc_limit = 26234 
RTWc_limit = 56069 
CCDLc_limit = 77964 
rwq = 0 
CCDLc_limit_alone = 69224 
WTRc_limit_alone = 22458 
RTWc_limit_alone = 51105 

Commands details: 
total_CMD = 957925 
n_nop = 832454 
Read = 57740 
Write = 0 
L2_Alloc = 0 
L2_WB = 59037 
n_act = 6323 
n_pre = 6307 
n_ref = 0 
n_req = 77360 
total_req = 116777 

Dual Bus Interface Util: 
issued_total_row = 12630 
issued_total_col = 116777 
Row_Bus_Util =  0.013185 
CoL_Bus_Util = 0.121906 
Either_Row_CoL_Bus_Util = 0.130982 
Issued_on_Two_Bus_Simul_Util = 0.004109 
issued_two_Eff = 0.031370 
queue_avg = 1.814565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81456
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832429 n_act=6413 n_pre=6397 n_ref_event=0 n_req=77366 n_rd=57758 n_rd_L2_A=0 n_write=0 n_wr_bk=58967 bw_util=0.1219
n_activity=311798 dram_eff=0.3744
bk0: 3584a 927245i bk1: 3568a 930673i bk2: 3580a 931514i bk3: 3600a 932680i bk4: 3672a 931261i bk5: 3640a 930782i bk6: 3576a 932950i bk7: 3584a 931376i bk8: 3680a 930461i bk9: 3632a 930932i bk10: 3596a 931443i bk11: 3616a 931014i bk12: 3620a 927644i bk13: 3618a 928737i bk14: 3608a 923521i bk15: 3584a 923659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.917108
Row_Buffer_Locality_read = 0.945756
Row_Buffer_Locality_write = 0.832721
Bank_Level_Parallism = 2.008631
Bank_Level_Parallism_Col = 1.823939
Bank_Level_Parallism_Ready = 1.197036
write_to_read_ratio_blp_rw_average = 0.529039
GrpLevelPara = 1.548969 

BW Util details:
bwutil = 0.121852 
total_CMD = 957925 
util_bw = 116725 
Wasted_Col = 119895 
Wasted_Row = 26382 
Idle = 694923 

BW Util Bottlenecks: 
RCDc_limit = 25360 
RCDWRc_limit = 19999 
WTRc_limit = 27059 
RTWc_limit = 57766 
CCDLc_limit = 76929 
rwq = 0 
CCDLc_limit_alone = 68122 
WTRc_limit_alone = 23034 
RTWc_limit_alone = 52984 

Commands details: 
total_CMD = 957925 
n_nop = 832429 
Read = 57758 
Write = 0 
L2_Alloc = 0 
L2_WB = 58967 
n_act = 6413 
n_pre = 6397 
n_ref = 0 
n_req = 77366 
total_req = 116725 

Dual Bus Interface Util: 
issued_total_row = 12810 
issued_total_col = 116725 
Row_Bus_Util =  0.013373 
CoL_Bus_Util = 0.121852 
Either_Row_CoL_Bus_Util = 0.131008 
Issued_on_Two_Bus_Simul_Util = 0.004216 
issued_two_Eff = 0.032184 
queue_avg = 1.856528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85653
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832242 n_act=6451 n_pre=6435 n_ref_event=0 n_req=77426 n_rd=57768 n_rd_L2_A=0 n_write=0 n_wr_bk=59029 bw_util=0.1219
n_activity=318803 dram_eff=0.3664
bk0: 3584a 928144i bk1: 3568a 930085i bk2: 3576a 931806i bk3: 3596a 930531i bk4: 3680a 931189i bk5: 3648a 929862i bk6: 3584a 932258i bk7: 3584a 930966i bk8: 3680a 932079i bk9: 3624a 931221i bk10: 3600a 931277i bk11: 3612a 930120i bk12: 3616a 928138i bk13: 3616a 928448i bk14: 3608a 925424i bk15: 3592a 922445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916682
Row_Buffer_Locality_read = 0.945264
Row_Buffer_Locality_write = 0.832689
Bank_Level_Parallism = 1.995202
Bank_Level_Parallism_Col = 1.817068
Bank_Level_Parallism_Ready = 1.197351
write_to_read_ratio_blp_rw_average = 0.520943
GrpLevelPara = 1.534079 

BW Util details:
bwutil = 0.121927 
total_CMD = 957925 
util_bw = 116797 
Wasted_Col = 121615 
Wasted_Row = 27342 
Idle = 692171 

BW Util Bottlenecks: 
RCDc_limit = 25656 
RCDWRc_limit = 20352 
WTRc_limit = 26638 
RTWc_limit = 56242 
CCDLc_limit = 77903 
rwq = 0 
CCDLc_limit_alone = 69402 
WTRc_limit_alone = 22893 
RTWc_limit_alone = 51486 

Commands details: 
total_CMD = 957925 
n_nop = 832242 
Read = 57768 
Write = 0 
L2_Alloc = 0 
L2_WB = 59029 
n_act = 6451 
n_pre = 6435 
n_ref = 0 
n_req = 77426 
total_req = 116797 

Dual Bus Interface Util: 
issued_total_row = 12886 
issued_total_col = 116797 
Row_Bus_Util =  0.013452 
CoL_Bus_Util = 0.121927 
Either_Row_CoL_Bus_Util = 0.131203 
Issued_on_Two_Bus_Simul_Util = 0.004176 
issued_two_Eff = 0.031826 
queue_avg = 1.832944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83294
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832483 n_act=6272 n_pre=6256 n_ref_event=0 n_req=77479 n_rd=57804 n_rd_L2_A=0 n_write=0 n_wr_bk=59074 bw_util=0.122
n_activity=317572 dram_eff=0.368
bk0: 3592a 927753i bk1: 3584a 929951i bk2: 3568a 932161i bk3: 3592a 932019i bk4: 3688a 930011i bk5: 3672a 931636i bk6: 3592a 932000i bk7: 3584a 932890i bk8: 3680a 932461i bk9: 3632a 931688i bk10: 3608a 931538i bk11: 3608a 931378i bk12: 3608a 929634i bk13: 3616a 928622i bk14: 3584a 926137i bk15: 3596a 924143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.919049
Row_Buffer_Locality_read = 0.947028
Row_Buffer_Locality_write = 0.836849
Bank_Level_Parallism = 1.968121
Bank_Level_Parallism_Col = 1.792645
Bank_Level_Parallism_Ready = 1.188769
write_to_read_ratio_blp_rw_average = 0.521923
GrpLevelPara = 1.522758 

BW Util details:
bwutil = 0.122012 
total_CMD = 957925 
util_bw = 116878 
Wasted_Col = 120634 
Wasted_Row = 26830 
Idle = 693583 

BW Util Bottlenecks: 
RCDc_limit = 24887 
RCDWRc_limit = 19479 
WTRc_limit = 26759 
RTWc_limit = 55801 
CCDLc_limit = 77853 
rwq = 0 
CCDLc_limit_alone = 68829 
WTRc_limit_alone = 22574 
RTWc_limit_alone = 50962 

Commands details: 
total_CMD = 957925 
n_nop = 832483 
Read = 57804 
Write = 0 
L2_Alloc = 0 
L2_WB = 59074 
n_act = 6272 
n_pre = 6256 
n_ref = 0 
n_req = 77479 
total_req = 116878 

Dual Bus Interface Util: 
issued_total_row = 12528 
issued_total_col = 116878 
Row_Bus_Util =  0.013078 
CoL_Bus_Util = 0.122012 
Either_Row_CoL_Bus_Util = 0.130952 
Issued_on_Two_Bus_Simul_Util = 0.004138 
issued_two_Eff = 0.031600 
queue_avg = 1.828326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82833
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832547 n_act=6336 n_pre=6320 n_ref_event=0 n_req=77360 n_rd=57708 n_rd_L2_A=0 n_write=0 n_wr_bk=58997 bw_util=0.1218
n_activity=316890 dram_eff=0.3683
bk0: 3592a 928371i bk1: 3584a 931369i bk2: 3552a 930623i bk3: 3604a 931082i bk4: 3680a 930287i bk5: 3648a 932135i bk6: 3576a 932045i bk7: 3576a 932171i bk8: 3664a 930898i bk9: 3624a 931262i bk10: 3604a 930661i bk11: 3612a 932311i bk12: 3616a 928942i bk13: 3608a 929798i bk14: 3576a 925408i bk15: 3592a 923559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.918097
Row_Buffer_Locality_read = 0.946524
Row_Buffer_Locality_write = 0.834622
Bank_Level_Parallism = 1.979982
Bank_Level_Parallism_Col = 1.807707
Bank_Level_Parallism_Ready = 1.206684
write_to_read_ratio_blp_rw_average = 0.525477
GrpLevelPara = 1.535821 

BW Util details:
bwutil = 0.121831 
total_CMD = 957925 
util_bw = 116705 
Wasted_Col = 120681 
Wasted_Row = 26878 
Idle = 693661 

BW Util Bottlenecks: 
RCDc_limit = 24716 
RCDWRc_limit = 19953 
WTRc_limit = 26765 
RTWc_limit = 56003 
CCDLc_limit = 77405 
rwq = 0 
CCDLc_limit_alone = 68510 
WTRc_limit_alone = 22485 
RTWc_limit_alone = 51388 

Commands details: 
total_CMD = 957925 
n_nop = 832547 
Read = 57708 
Write = 0 
L2_Alloc = 0 
L2_WB = 58997 
n_act = 6336 
n_pre = 6320 
n_ref = 0 
n_req = 77360 
total_req = 116705 

Dual Bus Interface Util: 
issued_total_row = 12656 
issued_total_col = 116705 
Row_Bus_Util =  0.013212 
CoL_Bus_Util = 0.121831 
Either_Row_CoL_Bus_Util = 0.130885 
Issued_on_Two_Bus_Simul_Util = 0.004158 
issued_two_Eff = 0.031768 
queue_avg = 1.805364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80536
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=832182 n_act=6529 n_pre=6513 n_ref_event=0 n_req=77428 n_rd=57752 n_rd_L2_A=0 n_write=0 n_wr_bk=59106 bw_util=0.122
n_activity=317623 dram_eff=0.3679
bk0: 3584a 926832i bk1: 3584a 931156i bk2: 3572a 930370i bk3: 3616a 931492i bk4: 3656a 929866i bk5: 3648a 930926i bk6: 3568a 932045i bk7: 3576a 932072i bk8: 3680a 930914i bk9: 3640a 931027i bk10: 3624a 930768i bk11: 3616a 930977i bk12: 3608a 929001i bk13: 3600a 928732i bk14: 3576a 922678i bk15: 3604a 923761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.915676
Row_Buffer_Locality_read = 0.943915
Row_Buffer_Locality_write = 0.832791
Bank_Level_Parallism = 2.000847
Bank_Level_Parallism_Col = 1.822991
Bank_Level_Parallism_Ready = 1.206969
write_to_read_ratio_blp_rw_average = 0.524210
GrpLevelPara = 1.544035 

BW Util details:
bwutil = 0.121991 
total_CMD = 957925 
util_bw = 116858 
Wasted_Col = 121465 
Wasted_Row = 27370 
Idle = 692232 

BW Util Bottlenecks: 
RCDc_limit = 26175 
RCDWRc_limit = 19949 
WTRc_limit = 26984 
RTWc_limit = 56866 
CCDLc_limit = 77840 
rwq = 0 
CCDLc_limit_alone = 69171 
WTRc_limit_alone = 23127 
RTWc_limit_alone = 52054 

Commands details: 
total_CMD = 957925 
n_nop = 832182 
Read = 57752 
Write = 0 
L2_Alloc = 0 
L2_WB = 59106 
n_act = 6529 
n_pre = 6513 
n_ref = 0 
n_req = 77428 
total_req = 116858 

Dual Bus Interface Util: 
issued_total_row = 13042 
issued_total_col = 116858 
Row_Bus_Util =  0.013615 
CoL_Bus_Util = 0.121991 
Either_Row_CoL_Bus_Util = 0.131266 
Issued_on_Two_Bus_Simul_Util = 0.004340 
issued_two_Eff = 0.033059 
queue_avg = 1.833296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8333
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=730418 n_act=6577 n_pre=6561 n_ref_event=0 n_req=117001 n_rd=57798 n_rd_L2_A=0 n_write=0 n_wr_bk=160839 bw_util=0.2282
n_activity=517020 dram_eff=0.4229
bk0: 3584a 920217i bk1: 3584a 918462i bk2: 3580a 762260i bk3: 3616a 920999i bk4: 3656a 920805i bk5: 3648a 921775i bk6: 3568a 922450i bk7: 3584a 918071i bk8: 3688a 919099i bk9: 3640a 916906i bk10: 3618a 919243i bk11: 3616a 919098i bk12: 3616a 918826i bk13: 3608a 920325i bk14: 3576a 912586i bk15: 3616a 911493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943787
Row_Buffer_Locality_read = 0.943614
Row_Buffer_Locality_write = 0.943956
Bank_Level_Parallism = 1.931939
Bank_Level_Parallism_Col = 1.828352
Bank_Level_Parallism_Ready = 1.123072
write_to_read_ratio_blp_rw_average = 0.632416
GrpLevelPara = 1.597641 

BW Util details:
bwutil = 0.228240 
total_CMD = 957925 
util_bw = 218637 
Wasted_Col = 220433 
Wasted_Row = 27397 
Idle = 491458 

BW Util Bottlenecks: 
RCDc_limit = 25734 
RCDWRc_limit = 20467 
WTRc_limit = 110787 
RTWc_limit = 58619 
CCDLc_limit = 190050 
rwq = 0 
CCDLc_limit_alone = 164310 
WTRc_limit_alone = 89985 
RTWc_limit_alone = 53681 

Commands details: 
total_CMD = 957925 
n_nop = 730418 
Read = 57798 
Write = 0 
L2_Alloc = 0 
L2_WB = 160839 
n_act = 6577 
n_pre = 6561 
n_ref = 0 
n_req = 117001 
total_req = 218637 

Dual Bus Interface Util: 
issued_total_row = 13138 
issued_total_col = 218637 
Row_Bus_Util =  0.013715 
CoL_Bus_Util = 0.228240 
Either_Row_CoL_Bus_Util = 0.237500 
Issued_on_Two_Bus_Simul_Util = 0.004455 
issued_two_Eff = 0.018760 
queue_avg = 5.736214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.73621
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=739469 n_act=7004 n_pre=6988 n_ref_event=0 n_req=115142 n_rd=58032 n_rd_L2_A=0 n_write=0 n_wr_bk=150713 bw_util=0.2179
n_activity=509659 dram_eff=0.4096
bk0: 3576a 917802i bk1: 3592a 920060i bk2: 3608a 756548i bk3: 3608a 922513i bk4: 3680a 921937i bk5: 3652a 920806i bk6: 3600a 920078i bk7: 3600a 918307i bk8: 3672a 918547i bk9: 3648a 914457i bk10: 3648a 921634i bk11: 3624a 920106i bk12: 3648a 920559i bk13: 3624a 920174i bk14: 3652a 911030i bk15: 3600a 910456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939171
Row_Buffer_Locality_read = 0.941601
Row_Buffer_Locality_write = 0.936701
Bank_Level_Parallism = 1.989340
Bank_Level_Parallism_Col = 1.868902
Bank_Level_Parallism_Ready = 1.126125
write_to_read_ratio_blp_rw_average = 0.628122
GrpLevelPara = 1.611544 

BW Util details:
bwutil = 0.217914 
total_CMD = 957925 
util_bw = 208745 
Wasted_Col = 218639 
Wasted_Row = 28510 
Idle = 502031 

BW Util Bottlenecks: 
RCDc_limit = 27250 
RCDWRc_limit = 22246 
WTRc_limit = 109432 
RTWc_limit = 69491 
CCDLc_limit = 185537 
rwq = 0 
CCDLc_limit_alone = 158410 
WTRc_limit_alone = 89007 
RTWc_limit_alone = 62789 

Commands details: 
total_CMD = 957925 
n_nop = 739469 
Read = 58032 
Write = 0 
L2_Alloc = 0 
L2_WB = 150713 
n_act = 7004 
n_pre = 6988 
n_ref = 0 
n_req = 115142 
total_req = 208745 

Dual Bus Interface Util: 
issued_total_row = 13992 
issued_total_col = 208745 
Row_Bus_Util =  0.014607 
CoL_Bus_Util = 0.217914 
Either_Row_CoL_Bus_Util = 0.228051 
Issued_on_Two_Bus_Simul_Util = 0.004469 
issued_two_Eff = 0.019597 
queue_avg = 5.907558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.90756
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=717799 n_act=6610 n_pre=6594 n_ref_event=0 n_req=127790 n_rd=58056 n_rd_L2_A=0 n_write=0 n_wr_bk=173094 bw_util=0.2413
n_activity=553159 dram_eff=0.4179
bk0: 3576a 923061i bk1: 3588a 924602i bk2: 3604a 743680i bk3: 3600a 925173i bk4: 3696a 921975i bk5: 3656a 920652i bk6: 3600a 924708i bk7: 3600a 922719i bk8: 3672a 925046i bk9: 3648a 923009i bk10: 3656a 923358i bk11: 3624a 922268i bk12: 3648a 919880i bk13: 3624a 916322i bk14: 3656a 917387i bk15: 3608a 914227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948274
Row_Buffer_Locality_read = 0.944898
Row_Buffer_Locality_write = 0.951086
Bank_Level_Parallism = 1.801693
Bank_Level_Parallism_Col = 1.691759
Bank_Level_Parallism_Ready = 1.105152
write_to_read_ratio_blp_rw_average = 0.671922
GrpLevelPara = 1.498727 

BW Util details:
bwutil = 0.241303 
total_CMD = 957925 
util_bw = 231150 
Wasted_Col = 233968 
Wasted_Row = 26932 
Idle = 465875 

BW Util Bottlenecks: 
RCDc_limit = 25212 
RCDWRc_limit = 20961 
WTRc_limit = 90912 
RTWc_limit = 63334 
CCDLc_limit = 193927 
rwq = 0 
CCDLc_limit_alone = 173482 
WTRc_limit_alone = 75826 
RTWc_limit_alone = 57975 

Commands details: 
total_CMD = 957925 
n_nop = 717799 
Read = 58056 
Write = 0 
L2_Alloc = 0 
L2_WB = 173094 
n_act = 6610 
n_pre = 6594 
n_ref = 0 
n_req = 127790 
total_req = 231150 

Dual Bus Interface Util: 
issued_total_row = 13204 
issued_total_col = 231150 
Row_Bus_Util =  0.013784 
CoL_Bus_Util = 0.241303 
Either_Row_CoL_Bus_Util = 0.250673 
Issued_on_Two_Bus_Simul_Util = 0.004414 
issued_two_Eff = 0.017607 
queue_avg = 4.965219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96522
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=718295 n_act=6526 n_pre=6510 n_ref_event=0 n_req=124790 n_rd=57852 n_rd_L2_A=0 n_write=0 n_wr_bk=173026 bw_util=0.241
n_activity=539836 dram_eff=0.4277
bk0: 3584a 921011i bk1: 3560a 922590i bk2: 3584a 746149i bk3: 3592a 923025i bk4: 3672a 918467i bk5: 3640a 917396i bk6: 3584a 922003i bk7: 3608a 920044i bk8: 3672a 923254i bk9: 3648a 922101i bk10: 3632a 923154i bk11: 3640a 919816i bk12: 3632a 919857i bk13: 3616a 918617i bk14: 3608a 915261i bk15: 3580a 911570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947704
Row_Buffer_Locality_read = 0.945343
Row_Buffer_Locality_write = 0.949745
Bank_Level_Parallism = 1.848910
Bank_Level_Parallism_Col = 1.746501
Bank_Level_Parallism_Ready = 1.115646
write_to_read_ratio_blp_rw_average = 0.659557
GrpLevelPara = 1.543211 

BW Util details:
bwutil = 0.241019 
total_CMD = 957925 
util_bw = 230878 
Wasted_Col = 232671 
Wasted_Row = 27159 
Idle = 467217 

BW Util Bottlenecks: 
RCDc_limit = 24902 
RCDWRc_limit = 20853 
WTRc_limit = 102212 
RTWc_limit = 58331 
CCDLc_limit = 199909 
rwq = 0 
CCDLc_limit_alone = 177664 
WTRc_limit_alone = 85077 
RTWc_limit_alone = 53221 

Commands details: 
total_CMD = 957925 
n_nop = 718295 
Read = 57852 
Write = 0 
L2_Alloc = 0 
L2_WB = 173026 
n_act = 6526 
n_pre = 6510 
n_ref = 0 
n_req = 124790 
total_req = 230878 

Dual Bus Interface Util: 
issued_total_row = 13036 
issued_total_col = 230878 
Row_Bus_Util =  0.013609 
CoL_Bus_Util = 0.241019 
Either_Row_CoL_Bus_Util = 0.250155 
Issued_on_Two_Bus_Simul_Util = 0.004472 
issued_two_Eff = 0.017878 
queue_avg = 5.784653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.78465
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=957925 n_nop=717165 n_act=6500 n_pre=6484 n_ref_event=0 n_req=127960 n_rd=57828 n_rd_L2_A=0 n_write=0 n_wr_bk=174218 bw_util=0.2422
n_activity=557001 dram_eff=0.4166
bk0: 3584a 921435i bk1: 3560a 922722i bk2: 3576a 742658i bk3: 3584a 923932i bk4: 3672a 926071i bk5: 3632a 924425i bk6: 3592a 923603i bk7: 3616a 920472i bk8: 3668a 919122i bk9: 3648a 920692i bk10: 3632a 922965i bk11: 3640a 921229i bk12: 3632a 921939i bk13: 3616a 918743i bk14: 3600a 914254i bk15: 3576a 913136i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949203
Row_Buffer_Locality_read = 0.945926
Row_Buffer_Locality_write = 0.951905
Bank_Level_Parallism = 1.809719
Bank_Level_Parallism_Col = 1.705868
Bank_Level_Parallism_Ready = 1.111176
write_to_read_ratio_blp_rw_average = 0.670939
GrpLevelPara = 1.494432 

BW Util details:
bwutil = 0.242238 
total_CMD = 957925 
util_bw = 232046 
Wasted_Col = 236856 
Wasted_Row = 26955 
Idle = 462068 

BW Util Bottlenecks: 
RCDc_limit = 24753 
RCDWRc_limit = 20897 
WTRc_limit = 96374 
RTWc_limit = 62503 
CCDLc_limit = 199356 
rwq = 0 
CCDLc_limit_alone = 176470 
WTRc_limit_alone = 78792 
RTWc_limit_alone = 57199 

Commands details: 
total_CMD = 957925 
n_nop = 717165 
Read = 57828 
Write = 0 
L2_Alloc = 0 
L2_WB = 174218 
n_act = 6500 
n_pre = 6484 
n_ref = 0 
n_req = 127960 
total_req = 232046 

Dual Bus Interface Util: 
issued_total_row = 12984 
issued_total_col = 232046 
Row_Bus_Util =  0.013554 
CoL_Bus_Util = 0.242238 
Either_Row_CoL_Bus_Util = 0.251335 
Issued_on_Two_Bus_Simul_Util = 0.004458 
issued_two_Eff = 0.017736 
queue_avg = 5.232895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.23289

========= L2 cache stats =========
L2_cache_bank[0]: Access = 247345, Miss = 144255, Miss_rate = 0.583, Pending_hits = 139, Reservation_fails = 14224
L2_cache_bank[1]: Access = 424179, Miss = 154504, Miss_rate = 0.364, Pending_hits = 176, Reservation_fails = 13918
L2_cache_bank[2]: Access = 257064, Miss = 154302, Miss_rate = 0.600, Pending_hits = 163, Reservation_fails = 8865
L2_cache_bank[3]: Access = 438425, Miss = 158855, Miss_rate = 0.362, Pending_hits = 148, Reservation_fails = 13003
L2_cache_bank[4]: Access = 261986, Miss = 158818, Miss_rate = 0.606, Pending_hits = 168, Reservation_fails = 13829
L2_cache_bank[5]: Access = 423724, Miss = 154551, Miss_rate = 0.365, Pending_hits = 151, Reservation_fails = 13953
L2_cache_bank[6]: Access = 257914, Miss = 154536, Miss_rate = 0.599, Pending_hits = 170, Reservation_fails = 14608
L2_cache_bank[7]: Access = 438358, Miss = 158603, Miss_rate = 0.362, Pending_hits = 163, Reservation_fails = 13064
L2_cache_bank[8]: Access = 263090, Miss = 158672, Miss_rate = 0.603, Pending_hits = 165, Reservation_fails = 19135
L2_cache_bank[9]: Access = 424815, Miss = 154346, Miss_rate = 0.363, Pending_hits = 165, Reservation_fails = 13243
L2_cache_bank[10]: Access = 259001, Miss = 154519, Miss_rate = 0.597, Pending_hits = 167, Reservation_fails = 7769
L2_cache_bank[11]: Access = 439564, Miss = 158518, Miss_rate = 0.361, Pending_hits = 167, Reservation_fails = 9269
L2_cache_bank[12]: Access = 262971, Miss = 158701, Miss_rate = 0.603, Pending_hits = 178, Reservation_fails = 15072
L2_cache_bank[13]: Access = 424529, Miss = 154326, Miss_rate = 0.364, Pending_hits = 161, Reservation_fails = 12869
L2_cache_bank[14]: Access = 258691, Miss = 154516, Miss_rate = 0.597, Pending_hits = 166, Reservation_fails = 8597
L2_cache_bank[15]: Access = 438846, Miss = 158505, Miss_rate = 0.361, Pending_hits = 159, Reservation_fails = 10872
L2_cache_bank[16]: Access = 263062, Miss = 158688, Miss_rate = 0.603, Pending_hits = 182, Reservation_fails = 12228
L2_cache_bank[17]: Access = 425040, Miss = 154399, Miss_rate = 0.363, Pending_hits = 165, Reservation_fails = 9742
L2_cache_bank[18]: Access = 258921, Miss = 154492, Miss_rate = 0.597, Pending_hits = 160, Reservation_fails = 13624
L2_cache_bank[19]: Access = 439459, Miss = 158554, Miss_rate = 0.361, Pending_hits = 152, Reservation_fails = 12263
L2_cache_bank[20]: Access = 262821, Miss = 158583, Miss_rate = 0.603, Pending_hits = 159, Reservation_fails = 13529
L2_cache_bank[21]: Access = 424122, Miss = 154228, Miss_rate = 0.364, Pending_hits = 167, Reservation_fails = 12336
L2_cache_bank[22]: Access = 258477, Miss = 154409, Miss_rate = 0.597, Pending_hits = 139, Reservation_fails = 7379
L2_cache_bank[23]: Access = 221807, Miss = 85069, Miss_rate = 0.384, Pending_hits = 162, Reservation_fails = 11255
L2_cache_bank[24]: Access = 215882, Miss = 158712, Miss_rate = 0.735, Pending_hits = 160, Reservation_fails = 4263
L2_cache_bank[25]: Access = 128136, Miss = 71194, Miss_rate = 0.556, Pending_hits = 168, Reservation_fails = 5658
L2_cache_bank[26]: Access = 257876, Miss = 154540, Miss_rate = 0.599, Pending_hits = 143, Reservation_fails = 8405
L2_cache_bank[27]: Access = 174496, Miss = 71180, Miss_rate = 0.408, Pending_hits = 144, Reservation_fails = 9437
L2_cache_bank[28]: Access = 262327, Miss = 158573, Miss_rate = 0.604, Pending_hits = 155, Reservation_fails = 10630
L2_cache_bank[29]: Access = 174642, Miss = 71070, Miss_rate = 0.407, Pending_hits = 155, Reservation_fails = 7925
L2_cache_bank[30]: Access = 257812, Miss = 154399, Miss_rate = 0.599, Pending_hits = 155, Reservation_fails = 7270
L2_cache_bank[31]: Access = 174101, Miss = 71078, Miss_rate = 0.408, Pending_hits = 156, Reservation_fails = 8682
L2_cache_bank[32]: Access = 188721, Miss = 85448, Miss_rate = 0.453, Pending_hits = 144, Reservation_fails = 6832
L2_cache_bank[33]: Access = 174480, Miss = 71123, Miss_rate = 0.408, Pending_hits = 153, Reservation_fails = 7834
L2_cache_bank[34]: Access = 174820, Miss = 71598, Miss_rate = 0.410, Pending_hits = 157, Reservation_fails = 6302
L2_cache_bank[35]: Access = 174535, Miss = 71309, Miss_rate = 0.409, Pending_hits = 149, Reservation_fails = 4808
L2_cache_bank[36]: Access = 174863, Miss = 71539, Miss_rate = 0.409, Pending_hits = 135, Reservation_fails = 4472
L2_cache_bank[37]: Access = 174384, Miss = 71245, Miss_rate = 0.409, Pending_hits = 163, Reservation_fails = 9392
L2_cache_bank[38]: Access = 174830, Miss = 71461, Miss_rate = 0.409, Pending_hits = 135, Reservation_fails = 7615
L2_cache_bank[39]: Access = 174104, Miss = 71120, Miss_rate = 0.408, Pending_hits = 150, Reservation_fails = 8749
L2_cache_bank[40]: Access = 175939, Miss = 71408, Miss_rate = 0.406, Pending_hits = 157, Reservation_fails = 8118
L2_cache_bank[41]: Access = 175065, Miss = 71073, Miss_rate = 0.406, Pending_hits = 144, Reservation_fails = 8988
L2_cache_bank[42]: Access = 176121, Miss = 71401, Miss_rate = 0.405, Pending_hits = 158, Reservation_fails = 7569
L2_cache_bank[43]: Access = 175286, Miss = 71087, Miss_rate = 0.406, Pending_hits = 142, Reservation_fails = 6266
L2_cache_bank[44]: Access = 175540, Miss = 71452, Miss_rate = 0.407, Pending_hits = 154, Reservation_fails = 9196
L2_cache_bank[45]: Access = 175000, Miss = 71051, Miss_rate = 0.406, Pending_hits = 161, Reservation_fails = 7761
L2_cache_bank[46]: Access = 175696, Miss = 71469, Miss_rate = 0.407, Pending_hits = 139, Reservation_fails = 7839
L2_cache_bank[47]: Access = 175789, Miss = 71121, Miss_rate = 0.405, Pending_hits = 174, Reservation_fails = 7943
L2_cache_bank[48]: Access = 175453, Miss = 71458, Miss_rate = 0.407, Pending_hits = 172, Reservation_fails = 10341
L2_cache_bank[49]: Access = 175721, Miss = 71161, Miss_rate = 0.405, Pending_hits = 165, Reservation_fails = 11154
L2_cache_bank[50]: Access = 175557, Miss = 71395, Miss_rate = 0.407, Pending_hits = 154, Reservation_fails = 5451
L2_cache_bank[51]: Access = 175935, Miss = 71132, Miss_rate = 0.404, Pending_hits = 155, Reservation_fails = 5684
L2_cache_bank[52]: Access = 175555, Miss = 71405, Miss_rate = 0.407, Pending_hits = 157, Reservation_fails = 8831
L2_cache_bank[53]: Access = 175943, Miss = 71163, Miss_rate = 0.404, Pending_hits = 165, Reservation_fails = 9356
L2_cache_bank[54]: Access = 392246, Miss = 144638, Miss_rate = 0.369, Pending_hits = 168, Reservation_fails = 12999
L2_cache_bank[55]: Access = 175775, Miss = 71194, Miss_rate = 0.405, Pending_hits = 173, Reservation_fails = 11233
L2_cache_bank[56]: Access = 377612, Miss = 154615, Miss_rate = 0.409, Pending_hits = 164, Reservation_fails = 16780
L2_cache_bank[57]: Access = 128734, Miss = 71232, Miss_rate = 0.553, Pending_hits = 175, Reservation_fails = 14959
L2_cache_bank[58]: Access = 438407, Miss = 158779, Miss_rate = 0.362, Pending_hits = 148, Reservation_fails = 10463
L2_cache_bank[59]: Access = 174846, Miss = 71226, Miss_rate = 0.407, Pending_hits = 176, Reservation_fails = 10137
L2_cache_bank[60]: Access = 424064, Miss = 154459, Miss_rate = 0.364, Pending_hits = 165, Reservation_fails = 10543
L2_cache_bank[61]: Access = 175033, Miss = 71163, Miss_rate = 0.407, Pending_hits = 168, Reservation_fails = 13316
L2_cache_bank[62]: Access = 438248, Miss = 158620, Miss_rate = 0.362, Pending_hits = 168, Reservation_fails = 9793
L2_cache_bank[63]: Access = 174520, Miss = 71115, Miss_rate = 0.407, Pending_hits = 157, Reservation_fails = 9637
L2_total_cache_accesses = 16488305
L2_total_cache_misses = 7289355
L2_total_cache_miss_rate = 0.4421
L2_total_cache_pending_hits = 10173
L2_total_cache_reservation_fails = 647277
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 615652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 462990
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 647277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1388958
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8573125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5269454
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2477773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 14010532
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 200686
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 446591
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=21136177
icnt_total_pkts_simt_to_mem=21136177
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21136177
Req_Network_cycles = 1275731
Req_Network_injected_packets_per_cycle =      16.5679 
Req_Network_conflicts_per_cycle =      20.3206
Req_Network_conflicts_per_cycle_util =      21.2582
Req_Bank_Level_Parallism =      17.3324
Req_Network_in_buffer_full_per_cycle =       6.8611
Req_Network_in_buffer_avg_util =     111.8487
Req_Network_out_buffer_full_per_cycle =       0.1054
Req_Network_out_buffer_avg_util =       7.8368

Reply_Network_injected_packets_num = 21136177
Reply_Network_cycles = 1275731
Reply_Network_injected_packets_per_cycle =       16.5679
Reply_Network_conflicts_per_cycle =       15.5512
Reply_Network_conflicts_per_cycle_util =      16.2914
Reply_Bank_Level_Parallism =      17.3565
Reply_Network_in_buffer_full_per_cycle =       0.0024
Reply_Network_in_buffer_avg_util =      16.5335
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2071
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 7 min, 31 sec (14851 sec)
gpgpu_simulation_rate = 257008 (inst/sec)
gpgpu_simulation_rate = 85 (cycle/sec)
gpgpu_silicon_slowdown = 13317647x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
