module register_32bit(clock, reset, enable, d, q);

	input clock, reset, enable;
	input [31:0] d;
	
	output [31:0] q;

	generate
	
		genvar i;
		for (i = 0; i < 32; i = i + 1) begin 32_dffe
			dffe_ref dffe(q[i], d[i], clock, enable, reset);
		end
		
	endgenerate

endmodule 