{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698165939891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698165939892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 19:45:39 2023 " "Processing started: Tue Oct 24 19:45:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698165939892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1698165939892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1698165939892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1698165940055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1698165940055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adderv.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adderv.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adderV " "Found entity 1: half_adderV" {  } { { "half_adderV.v" "" { Text "C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/half_adderV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165946168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698165946168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adderv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adderv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adderV_tb " "Found entity 1: full_adderV_tb" {  } { { "full_adderV_tb.v" "" { Text "C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165946170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698165946170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adderv.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adderv.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adderV " "Found entity 1: full_adderV" {  } { { "full_adderV.v" "" { Text "C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698165946172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1698165946172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_adderV " "Elaborating entity \"full_adderV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1698165946185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adderV half_adderV:HA1 " "Elaborating entity \"half_adderV\" for hierarchy \"half_adderV:HA1\"" {  } { { "full_adderV.v" "HA1" { Text "C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/second_project/full_adderV.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1698165946186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698165946219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 19:45:46 2023 " "Processing ended: Tue Oct 24 19:45:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698165946219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698165946219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698165946219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1698165946219 ""}
