dict set slaves ctrl_bus {ports {in1 {type i_ap_none width 64} in2 {type i_ap_none width 64} out_r {type i_ap_none width 64} ctrl1_reg {type i_ap_none width 32} ctrl2_reg {type i_ap_none width 32} layer1_reg {type i_ap_none width 32} layer2_reg {type i_ap_none width 32} ap_start {type ap_ctrl width 1} ap_done {type ap_ctrl width 1} ap_ready {type ap_ctrl width 1} ap_idle {type ap_ctrl width 1}} mems {} has_ctrl 1}
set datawidth 32
