Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: sakura_g_aes128.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sakura_g_aes128.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sakura_g_aes128"
Output Format                      : NGC
Target Device                      : xc6slx75-2-csg484

---- Source Options
Top Module Name                    : sakura_g_aes128
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_mult_dsp.v" into library work
Parsing module <ecc_mult_dsp>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_PE_first.v" into library work
Parsing module <ecc_PE_first>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_PE_final.v" into library work
Parsing module <ecc_PE_final>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_PE.v" into library work
Parsing module <ecc_PE>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" into library work
Parsing module <host_if>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_MontgomeryMultiplier.v" into library work
Parsing module <ecc_MontgomeryMultiplier>.
Analyzing Verilog file "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\sakura_g_aes128.v" into library work
Parsing module <sakura_g_aes128>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sakura_g_aes128>.

Elaborating module <IBUFG>.

Elaborating module <host_if>.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 320: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 321: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 322: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 323: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 324: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 325: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 326: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 327: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 328: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 329: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 330: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 331: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 332: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 333: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 334: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 335: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 336: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 337: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 338: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 339: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 340: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 341: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 342: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 343: Signal <DATA_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 344: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 345: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 346: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 347: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 348: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 349: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 350: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 351: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 352: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 353: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 354: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 355: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 356: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 357: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 358: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 359: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 360: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 361: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 362: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 363: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 364: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 365: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 366: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v" Line 367: Signal <KEY_OUT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\sakura_g_aes128.v" Line 116: Assignment to key_exp ignored, since the identifier is never used

Elaborating module <ecc_MontgomeryMultiplier(REG_SIZE=384,RADIX=32)>.

Elaborating module <ecc_PE_first(RADIX=32)>.

Elaborating module <ecc_mult_dsp(RADIX=32)>.

Elaborating module <ecc_PE(RADIX=32)>.

Elaborating module <ecc_PE_final(RADIX=32)>.
WARNING:HDLCompiler:634 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\sakura_g_aes128.v" Line 77: Net <key_val> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\sakura_g_aes128.v" Line 79: Net <busy> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sakura_g_aes128>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\sakura_g_aes128.v".
        OPERAND_WIDTH = 384
        WORD_WIDTH = 32
INFO:Xst:3210 - "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\sakura_g_aes128.v" line 111: Output port <KEY_GEN> of the instance <host_if> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <key_val> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 22-bit register for signal <count>.
    Found 3-bit register for signal <state>.
INFO:Xst:1799 - State 100 is never reached in FSM <state>.
INFO:Xst:1799 - State 101 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | resetn (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <count[21]_GND_1_o_add_13_OUT> created at line 237.
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<7>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<6>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<5>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<4>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<3>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<2>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<1>> created at line 261
    Found 1-bit tristate buffer for signal <FTDI_BDBUS_D<0>> created at line 261
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sakura_g_aes128> synthesized.

Synthesizing Unit <host_if>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\sakura_g_top\host_if.v".
        CMD = 4'b0000
        READ1 = 4'b0001
        READ2 = 4'b0010
        READ3 = 4'b0011
        READ4 = 4'b0100
        WRITE1 = 4'b0101
        WRITE2 = 4'b0110
        WRITE3 = 4'b0111
        WRITE4 = 4'b1000
WARNING:Xst:647 - Input <KVAL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <lbus_we_reg>.
    Found 1-bit register for signal <addr_reg<15>>.
    Found 1-bit register for signal <addr_reg<14>>.
    Found 1-bit register for signal <addr_reg<13>>.
    Found 1-bit register for signal <addr_reg<12>>.
    Found 1-bit register for signal <addr_reg<11>>.
    Found 1-bit register for signal <addr_reg<10>>.
    Found 1-bit register for signal <addr_reg<9>>.
    Found 1-bit register for signal <addr_reg<8>>.
    Found 1-bit register for signal <addr_reg<7>>.
    Found 1-bit register for signal <addr_reg<6>>.
    Found 1-bit register for signal <addr_reg<5>>.
    Found 1-bit register for signal <addr_reg<4>>.
    Found 1-bit register for signal <addr_reg<3>>.
    Found 1-bit register for signal <addr_reg<2>>.
    Found 1-bit register for signal <addr_reg<1>>.
    Found 1-bit register for signal <addr_reg<0>>.
    Found 1-bit register for signal <data_reg<15>>.
    Found 1-bit register for signal <data_reg<14>>.
    Found 1-bit register for signal <data_reg<13>>.
    Found 1-bit register for signal <data_reg<12>>.
    Found 1-bit register for signal <data_reg<11>>.
    Found 1-bit register for signal <data_reg<10>>.
    Found 1-bit register for signal <data_reg<9>>.
    Found 1-bit register for signal <data_reg<8>>.
    Found 1-bit register for signal <data_reg<7>>.
    Found 1-bit register for signal <data_reg<6>>.
    Found 1-bit register for signal <data_reg<5>>.
    Found 1-bit register for signal <data_reg<4>>.
    Found 1-bit register for signal <data_reg<3>>.
    Found 1-bit register for signal <data_reg<2>>.
    Found 1-bit register for signal <data_reg<1>>.
    Found 1-bit register for signal <data_reg<0>>.
    Found 1-bit register for signal <write_ena>.
    Found 1-bit register for signal <key_gen>.
    Found 1-bit register for signal <data_ena>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <enc_dec>.
    Found 1-bit register for signal <key_reg<383>>.
    Found 1-bit register for signal <key_reg<382>>.
    Found 1-bit register for signal <key_reg<381>>.
    Found 1-bit register for signal <key_reg<380>>.
    Found 1-bit register for signal <key_reg<379>>.
    Found 1-bit register for signal <key_reg<378>>.
    Found 1-bit register for signal <key_reg<377>>.
    Found 1-bit register for signal <key_reg<376>>.
    Found 1-bit register for signal <key_reg<375>>.
    Found 1-bit register for signal <key_reg<374>>.
    Found 1-bit register for signal <key_reg<373>>.
    Found 1-bit register for signal <key_reg<372>>.
    Found 1-bit register for signal <key_reg<371>>.
    Found 1-bit register for signal <key_reg<370>>.
    Found 1-bit register for signal <key_reg<369>>.
    Found 1-bit register for signal <key_reg<368>>.
    Found 1-bit register for signal <key_reg<367>>.
    Found 1-bit register for signal <key_reg<366>>.
    Found 1-bit register for signal <key_reg<365>>.
    Found 1-bit register for signal <key_reg<364>>.
    Found 1-bit register for signal <key_reg<363>>.
    Found 1-bit register for signal <key_reg<362>>.
    Found 1-bit register for signal <key_reg<361>>.
    Found 1-bit register for signal <key_reg<360>>.
    Found 1-bit register for signal <key_reg<359>>.
    Found 1-bit register for signal <key_reg<358>>.
    Found 1-bit register for signal <key_reg<357>>.
    Found 1-bit register for signal <key_reg<356>>.
    Found 1-bit register for signal <key_reg<355>>.
    Found 1-bit register for signal <key_reg<354>>.
    Found 1-bit register for signal <key_reg<353>>.
    Found 1-bit register for signal <key_reg<352>>.
    Found 1-bit register for signal <key_reg<351>>.
    Found 1-bit register for signal <key_reg<350>>.
    Found 1-bit register for signal <key_reg<349>>.
    Found 1-bit register for signal <key_reg<348>>.
    Found 1-bit register for signal <key_reg<347>>.
    Found 1-bit register for signal <key_reg<346>>.
    Found 1-bit register for signal <key_reg<345>>.
    Found 1-bit register for signal <key_reg<344>>.
    Found 1-bit register for signal <key_reg<343>>.
    Found 1-bit register for signal <key_reg<342>>.
    Found 1-bit register for signal <key_reg<341>>.
    Found 1-bit register for signal <key_reg<340>>.
    Found 1-bit register for signal <key_reg<339>>.
    Found 1-bit register for signal <key_reg<338>>.
    Found 1-bit register for signal <key_reg<337>>.
    Found 1-bit register for signal <key_reg<336>>.
    Found 1-bit register for signal <key_reg<335>>.
    Found 1-bit register for signal <key_reg<334>>.
    Found 1-bit register for signal <key_reg<333>>.
    Found 1-bit register for signal <key_reg<332>>.
    Found 1-bit register for signal <key_reg<331>>.
    Found 1-bit register for signal <key_reg<330>>.
    Found 1-bit register for signal <key_reg<329>>.
    Found 1-bit register for signal <key_reg<328>>.
    Found 1-bit register for signal <key_reg<327>>.
    Found 1-bit register for signal <key_reg<326>>.
    Found 1-bit register for signal <key_reg<325>>.
    Found 1-bit register for signal <key_reg<324>>.
    Found 1-bit register for signal <key_reg<323>>.
    Found 1-bit register for signal <key_reg<322>>.
    Found 1-bit register for signal <key_reg<321>>.
    Found 1-bit register for signal <key_reg<320>>.
    Found 1-bit register for signal <key_reg<319>>.
    Found 1-bit register for signal <key_reg<318>>.
    Found 1-bit register for signal <key_reg<317>>.
    Found 1-bit register for signal <key_reg<316>>.
    Found 1-bit register for signal <key_reg<315>>.
    Found 1-bit register for signal <key_reg<314>>.
    Found 1-bit register for signal <key_reg<313>>.
    Found 1-bit register for signal <key_reg<312>>.
    Found 1-bit register for signal <key_reg<311>>.
    Found 1-bit register for signal <key_reg<310>>.
    Found 1-bit register for signal <key_reg<309>>.
    Found 1-bit register for signal <key_reg<308>>.
    Found 1-bit register for signal <key_reg<307>>.
    Found 1-bit register for signal <key_reg<306>>.
    Found 1-bit register for signal <key_reg<305>>.
    Found 1-bit register for signal <key_reg<304>>.
    Found 1-bit register for signal <key_reg<303>>.
    Found 1-bit register for signal <key_reg<302>>.
    Found 1-bit register for signal <key_reg<301>>.
    Found 1-bit register for signal <key_reg<300>>.
    Found 1-bit register for signal <key_reg<299>>.
    Found 1-bit register for signal <key_reg<298>>.
    Found 1-bit register for signal <key_reg<297>>.
    Found 1-bit register for signal <key_reg<296>>.
    Found 1-bit register for signal <key_reg<295>>.
    Found 1-bit register for signal <key_reg<294>>.
    Found 1-bit register for signal <key_reg<293>>.
    Found 1-bit register for signal <key_reg<292>>.
    Found 1-bit register for signal <key_reg<291>>.
    Found 1-bit register for signal <key_reg<290>>.
    Found 1-bit register for signal <key_reg<289>>.
    Found 1-bit register for signal <key_reg<288>>.
    Found 1-bit register for signal <key_reg<287>>.
    Found 1-bit register for signal <key_reg<286>>.
    Found 1-bit register for signal <key_reg<285>>.
    Found 1-bit register for signal <key_reg<284>>.
    Found 1-bit register for signal <key_reg<283>>.
    Found 1-bit register for signal <key_reg<282>>.
    Found 1-bit register for signal <key_reg<281>>.
    Found 1-bit register for signal <key_reg<280>>.
    Found 1-bit register for signal <key_reg<279>>.
    Found 1-bit register for signal <key_reg<278>>.
    Found 1-bit register for signal <key_reg<277>>.
    Found 1-bit register for signal <key_reg<276>>.
    Found 1-bit register for signal <key_reg<275>>.
    Found 1-bit register for signal <key_reg<274>>.
    Found 1-bit register for signal <key_reg<273>>.
    Found 1-bit register for signal <key_reg<272>>.
    Found 1-bit register for signal <key_reg<271>>.
    Found 1-bit register for signal <key_reg<270>>.
    Found 1-bit register for signal <key_reg<269>>.
    Found 1-bit register for signal <key_reg<268>>.
    Found 1-bit register for signal <key_reg<267>>.
    Found 1-bit register for signal <key_reg<266>>.
    Found 1-bit register for signal <key_reg<265>>.
    Found 1-bit register for signal <key_reg<264>>.
    Found 1-bit register for signal <key_reg<263>>.
    Found 1-bit register for signal <key_reg<262>>.
    Found 1-bit register for signal <key_reg<261>>.
    Found 1-bit register for signal <key_reg<260>>.
    Found 1-bit register for signal <key_reg<259>>.
    Found 1-bit register for signal <key_reg<258>>.
    Found 1-bit register for signal <key_reg<257>>.
    Found 1-bit register for signal <key_reg<256>>.
    Found 1-bit register for signal <key_reg<255>>.
    Found 1-bit register for signal <key_reg<254>>.
    Found 1-bit register for signal <key_reg<253>>.
    Found 1-bit register for signal <key_reg<252>>.
    Found 1-bit register for signal <key_reg<251>>.
    Found 1-bit register for signal <key_reg<250>>.
    Found 1-bit register for signal <key_reg<249>>.
    Found 1-bit register for signal <key_reg<248>>.
    Found 1-bit register for signal <key_reg<247>>.
    Found 1-bit register for signal <key_reg<246>>.
    Found 1-bit register for signal <key_reg<245>>.
    Found 1-bit register for signal <key_reg<244>>.
    Found 1-bit register for signal <key_reg<243>>.
    Found 1-bit register for signal <key_reg<242>>.
    Found 1-bit register for signal <key_reg<241>>.
    Found 1-bit register for signal <key_reg<240>>.
    Found 1-bit register for signal <key_reg<239>>.
    Found 1-bit register for signal <key_reg<238>>.
    Found 1-bit register for signal <key_reg<237>>.
    Found 1-bit register for signal <key_reg<236>>.
    Found 1-bit register for signal <key_reg<235>>.
    Found 1-bit register for signal <key_reg<234>>.
    Found 1-bit register for signal <key_reg<233>>.
    Found 1-bit register for signal <key_reg<232>>.
    Found 1-bit register for signal <key_reg<231>>.
    Found 1-bit register for signal <key_reg<230>>.
    Found 1-bit register for signal <key_reg<229>>.
    Found 1-bit register for signal <key_reg<228>>.
    Found 1-bit register for signal <key_reg<227>>.
    Found 1-bit register for signal <key_reg<226>>.
    Found 1-bit register for signal <key_reg<225>>.
    Found 1-bit register for signal <key_reg<224>>.
    Found 1-bit register for signal <key_reg<223>>.
    Found 1-bit register for signal <key_reg<222>>.
    Found 1-bit register for signal <key_reg<221>>.
    Found 1-bit register for signal <key_reg<220>>.
    Found 1-bit register for signal <key_reg<219>>.
    Found 1-bit register for signal <key_reg<218>>.
    Found 1-bit register for signal <key_reg<217>>.
    Found 1-bit register for signal <key_reg<216>>.
    Found 1-bit register for signal <key_reg<215>>.
    Found 1-bit register for signal <key_reg<214>>.
    Found 1-bit register for signal <key_reg<213>>.
    Found 1-bit register for signal <key_reg<212>>.
    Found 1-bit register for signal <key_reg<211>>.
    Found 1-bit register for signal <key_reg<210>>.
    Found 1-bit register for signal <key_reg<209>>.
    Found 1-bit register for signal <key_reg<208>>.
    Found 1-bit register for signal <key_reg<207>>.
    Found 1-bit register for signal <key_reg<206>>.
    Found 1-bit register for signal <key_reg<205>>.
    Found 1-bit register for signal <key_reg<204>>.
    Found 1-bit register for signal <key_reg<203>>.
    Found 1-bit register for signal <key_reg<202>>.
    Found 1-bit register for signal <key_reg<201>>.
    Found 1-bit register for signal <key_reg<200>>.
    Found 1-bit register for signal <key_reg<199>>.
    Found 1-bit register for signal <key_reg<198>>.
    Found 1-bit register for signal <key_reg<197>>.
    Found 1-bit register for signal <key_reg<196>>.
    Found 1-bit register for signal <key_reg<195>>.
    Found 1-bit register for signal <key_reg<194>>.
    Found 1-bit register for signal <key_reg<193>>.
    Found 1-bit register for signal <key_reg<192>>.
    Found 1-bit register for signal <key_reg<191>>.
    Found 1-bit register for signal <key_reg<190>>.
    Found 1-bit register for signal <key_reg<189>>.
    Found 1-bit register for signal <key_reg<188>>.
    Found 1-bit register for signal <key_reg<187>>.
    Found 1-bit register for signal <key_reg<186>>.
    Found 1-bit register for signal <key_reg<185>>.
    Found 1-bit register for signal <key_reg<184>>.
    Found 1-bit register for signal <key_reg<183>>.
    Found 1-bit register for signal <key_reg<182>>.
    Found 1-bit register for signal <key_reg<181>>.
    Found 1-bit register for signal <key_reg<180>>.
    Found 1-bit register for signal <key_reg<179>>.
    Found 1-bit register for signal <key_reg<178>>.
    Found 1-bit register for signal <key_reg<177>>.
    Found 1-bit register for signal <key_reg<176>>.
    Found 1-bit register for signal <key_reg<175>>.
    Found 1-bit register for signal <key_reg<174>>.
    Found 1-bit register for signal <key_reg<173>>.
    Found 1-bit register for signal <key_reg<172>>.
    Found 1-bit register for signal <key_reg<171>>.
    Found 1-bit register for signal <key_reg<170>>.
    Found 1-bit register for signal <key_reg<169>>.
    Found 1-bit register for signal <key_reg<168>>.
    Found 1-bit register for signal <key_reg<167>>.
    Found 1-bit register for signal <key_reg<166>>.
    Found 1-bit register for signal <key_reg<165>>.
    Found 1-bit register for signal <key_reg<164>>.
    Found 1-bit register for signal <key_reg<163>>.
    Found 1-bit register for signal <key_reg<162>>.
    Found 1-bit register for signal <key_reg<161>>.
    Found 1-bit register for signal <key_reg<160>>.
    Found 1-bit register for signal <key_reg<159>>.
    Found 1-bit register for signal <key_reg<158>>.
    Found 1-bit register for signal <key_reg<157>>.
    Found 1-bit register for signal <key_reg<156>>.
    Found 1-bit register for signal <key_reg<155>>.
    Found 1-bit register for signal <key_reg<154>>.
    Found 1-bit register for signal <key_reg<153>>.
    Found 1-bit register for signal <key_reg<152>>.
    Found 1-bit register for signal <key_reg<151>>.
    Found 1-bit register for signal <key_reg<150>>.
    Found 1-bit register for signal <key_reg<149>>.
    Found 1-bit register for signal <key_reg<148>>.
    Found 1-bit register for signal <key_reg<147>>.
    Found 1-bit register for signal <key_reg<146>>.
    Found 1-bit register for signal <key_reg<145>>.
    Found 1-bit register for signal <key_reg<144>>.
    Found 1-bit register for signal <key_reg<143>>.
    Found 1-bit register for signal <key_reg<142>>.
    Found 1-bit register for signal <key_reg<141>>.
    Found 1-bit register for signal <key_reg<140>>.
    Found 1-bit register for signal <key_reg<139>>.
    Found 1-bit register for signal <key_reg<138>>.
    Found 1-bit register for signal <key_reg<137>>.
    Found 1-bit register for signal <key_reg<136>>.
    Found 1-bit register for signal <key_reg<135>>.
    Found 1-bit register for signal <key_reg<134>>.
    Found 1-bit register for signal <key_reg<133>>.
    Found 1-bit register for signal <key_reg<132>>.
    Found 1-bit register for signal <key_reg<131>>.
    Found 1-bit register for signal <key_reg<130>>.
    Found 1-bit register for signal <key_reg<129>>.
    Found 1-bit register for signal <key_reg<128>>.
    Found 1-bit register for signal <key_reg<127>>.
    Found 1-bit register for signal <key_reg<126>>.
    Found 1-bit register for signal <key_reg<125>>.
    Found 1-bit register for signal <key_reg<124>>.
    Found 1-bit register for signal <key_reg<123>>.
    Found 1-bit register for signal <key_reg<122>>.
    Found 1-bit register for signal <key_reg<121>>.
    Found 1-bit register for signal <key_reg<120>>.
    Found 1-bit register for signal <key_reg<119>>.
    Found 1-bit register for signal <key_reg<118>>.
    Found 1-bit register for signal <key_reg<117>>.
    Found 1-bit register for signal <key_reg<116>>.
    Found 1-bit register for signal <key_reg<115>>.
    Found 1-bit register for signal <key_reg<114>>.
    Found 1-bit register for signal <key_reg<113>>.
    Found 1-bit register for signal <key_reg<112>>.
    Found 1-bit register for signal <key_reg<111>>.
    Found 1-bit register for signal <key_reg<110>>.
    Found 1-bit register for signal <key_reg<109>>.
    Found 1-bit register for signal <key_reg<108>>.
    Found 1-bit register for signal <key_reg<107>>.
    Found 1-bit register for signal <key_reg<106>>.
    Found 1-bit register for signal <key_reg<105>>.
    Found 1-bit register for signal <key_reg<104>>.
    Found 1-bit register for signal <key_reg<103>>.
    Found 1-bit register for signal <key_reg<102>>.
    Found 1-bit register for signal <key_reg<101>>.
    Found 1-bit register for signal <key_reg<100>>.
    Found 1-bit register for signal <key_reg<99>>.
    Found 1-bit register for signal <key_reg<98>>.
    Found 1-bit register for signal <key_reg<97>>.
    Found 1-bit register for signal <key_reg<96>>.
    Found 1-bit register for signal <key_reg<95>>.
    Found 1-bit register for signal <key_reg<94>>.
    Found 1-bit register for signal <key_reg<93>>.
    Found 1-bit register for signal <key_reg<92>>.
    Found 1-bit register for signal <key_reg<91>>.
    Found 1-bit register for signal <key_reg<90>>.
    Found 1-bit register for signal <key_reg<89>>.
    Found 1-bit register for signal <key_reg<88>>.
    Found 1-bit register for signal <key_reg<87>>.
    Found 1-bit register for signal <key_reg<86>>.
    Found 1-bit register for signal <key_reg<85>>.
    Found 1-bit register for signal <key_reg<84>>.
    Found 1-bit register for signal <key_reg<83>>.
    Found 1-bit register for signal <key_reg<82>>.
    Found 1-bit register for signal <key_reg<81>>.
    Found 1-bit register for signal <key_reg<80>>.
    Found 1-bit register for signal <key_reg<79>>.
    Found 1-bit register for signal <key_reg<78>>.
    Found 1-bit register for signal <key_reg<77>>.
    Found 1-bit register for signal <key_reg<76>>.
    Found 1-bit register for signal <key_reg<75>>.
    Found 1-bit register for signal <key_reg<74>>.
    Found 1-bit register for signal <key_reg<73>>.
    Found 1-bit register for signal <key_reg<72>>.
    Found 1-bit register for signal <key_reg<71>>.
    Found 1-bit register for signal <key_reg<70>>.
    Found 1-bit register for signal <key_reg<69>>.
    Found 1-bit register for signal <key_reg<68>>.
    Found 1-bit register for signal <key_reg<67>>.
    Found 1-bit register for signal <key_reg<66>>.
    Found 1-bit register for signal <key_reg<65>>.
    Found 1-bit register for signal <key_reg<64>>.
    Found 1-bit register for signal <key_reg<63>>.
    Found 1-bit register for signal <key_reg<62>>.
    Found 1-bit register for signal <key_reg<61>>.
    Found 1-bit register for signal <key_reg<60>>.
    Found 1-bit register for signal <key_reg<59>>.
    Found 1-bit register for signal <key_reg<58>>.
    Found 1-bit register for signal <key_reg<57>>.
    Found 1-bit register for signal <key_reg<56>>.
    Found 1-bit register for signal <key_reg<55>>.
    Found 1-bit register for signal <key_reg<54>>.
    Found 1-bit register for signal <key_reg<53>>.
    Found 1-bit register for signal <key_reg<52>>.
    Found 1-bit register for signal <key_reg<51>>.
    Found 1-bit register for signal <key_reg<50>>.
    Found 1-bit register for signal <key_reg<49>>.
    Found 1-bit register for signal <key_reg<48>>.
    Found 1-bit register for signal <key_reg<47>>.
    Found 1-bit register for signal <key_reg<46>>.
    Found 1-bit register for signal <key_reg<45>>.
    Found 1-bit register for signal <key_reg<44>>.
    Found 1-bit register for signal <key_reg<43>>.
    Found 1-bit register for signal <key_reg<42>>.
    Found 1-bit register for signal <key_reg<41>>.
    Found 1-bit register for signal <key_reg<40>>.
    Found 1-bit register for signal <key_reg<39>>.
    Found 1-bit register for signal <key_reg<38>>.
    Found 1-bit register for signal <key_reg<37>>.
    Found 1-bit register for signal <key_reg<36>>.
    Found 1-bit register for signal <key_reg<35>>.
    Found 1-bit register for signal <key_reg<34>>.
    Found 1-bit register for signal <key_reg<33>>.
    Found 1-bit register for signal <key_reg<32>>.
    Found 1-bit register for signal <key_reg<31>>.
    Found 1-bit register for signal <key_reg<30>>.
    Found 1-bit register for signal <key_reg<29>>.
    Found 1-bit register for signal <key_reg<28>>.
    Found 1-bit register for signal <key_reg<27>>.
    Found 1-bit register for signal <key_reg<26>>.
    Found 1-bit register for signal <key_reg<25>>.
    Found 1-bit register for signal <key_reg<24>>.
    Found 1-bit register for signal <key_reg<23>>.
    Found 1-bit register for signal <key_reg<22>>.
    Found 1-bit register for signal <key_reg<21>>.
    Found 1-bit register for signal <key_reg<20>>.
    Found 1-bit register for signal <key_reg<19>>.
    Found 1-bit register for signal <key_reg<18>>.
    Found 1-bit register for signal <key_reg<17>>.
    Found 1-bit register for signal <key_reg<16>>.
    Found 1-bit register for signal <key_reg<15>>.
    Found 1-bit register for signal <key_reg<14>>.
    Found 1-bit register for signal <key_reg<13>>.
    Found 1-bit register for signal <key_reg<12>>.
    Found 1-bit register for signal <key_reg<11>>.
    Found 1-bit register for signal <key_reg<10>>.
    Found 1-bit register for signal <key_reg<9>>.
    Found 1-bit register for signal <key_reg<8>>.
    Found 1-bit register for signal <key_reg<7>>.
    Found 1-bit register for signal <key_reg<6>>.
    Found 1-bit register for signal <key_reg<5>>.
    Found 1-bit register for signal <key_reg<4>>.
    Found 1-bit register for signal <key_reg<3>>.
    Found 1-bit register for signal <key_reg<2>>.
    Found 1-bit register for signal <key_reg<1>>.
    Found 1-bit register for signal <key_reg<0>>.
    Found 1-bit register for signal <din_reg<383>>.
    Found 1-bit register for signal <din_reg<382>>.
    Found 1-bit register for signal <din_reg<381>>.
    Found 1-bit register for signal <din_reg<380>>.
    Found 1-bit register for signal <din_reg<379>>.
    Found 1-bit register for signal <din_reg<378>>.
    Found 1-bit register for signal <din_reg<377>>.
    Found 1-bit register for signal <din_reg<376>>.
    Found 1-bit register for signal <din_reg<375>>.
    Found 1-bit register for signal <din_reg<374>>.
    Found 1-bit register for signal <din_reg<373>>.
    Found 1-bit register for signal <din_reg<372>>.
    Found 1-bit register for signal <din_reg<371>>.
    Found 1-bit register for signal <din_reg<370>>.
    Found 1-bit register for signal <din_reg<369>>.
    Found 1-bit register for signal <din_reg<368>>.
    Found 1-bit register for signal <din_reg<367>>.
    Found 1-bit register for signal <din_reg<366>>.
    Found 1-bit register for signal <din_reg<365>>.
    Found 1-bit register for signal <din_reg<364>>.
    Found 1-bit register for signal <din_reg<363>>.
    Found 1-bit register for signal <din_reg<362>>.
    Found 1-bit register for signal <din_reg<361>>.
    Found 1-bit register for signal <din_reg<360>>.
    Found 1-bit register for signal <din_reg<359>>.
    Found 1-bit register for signal <din_reg<358>>.
    Found 1-bit register for signal <din_reg<357>>.
    Found 1-bit register for signal <din_reg<356>>.
    Found 1-bit register for signal <din_reg<355>>.
    Found 1-bit register for signal <din_reg<354>>.
    Found 1-bit register for signal <din_reg<353>>.
    Found 1-bit register for signal <din_reg<352>>.
    Found 1-bit register for signal <din_reg<351>>.
    Found 1-bit register for signal <din_reg<350>>.
    Found 1-bit register for signal <din_reg<349>>.
    Found 1-bit register for signal <din_reg<348>>.
    Found 1-bit register for signal <din_reg<347>>.
    Found 1-bit register for signal <din_reg<346>>.
    Found 1-bit register for signal <din_reg<345>>.
    Found 1-bit register for signal <din_reg<344>>.
    Found 1-bit register for signal <din_reg<343>>.
    Found 1-bit register for signal <din_reg<342>>.
    Found 1-bit register for signal <din_reg<341>>.
    Found 1-bit register for signal <din_reg<340>>.
    Found 1-bit register for signal <din_reg<339>>.
    Found 1-bit register for signal <din_reg<338>>.
    Found 1-bit register for signal <din_reg<337>>.
    Found 1-bit register for signal <din_reg<336>>.
    Found 1-bit register for signal <din_reg<335>>.
    Found 1-bit register for signal <din_reg<334>>.
    Found 1-bit register for signal <din_reg<333>>.
    Found 1-bit register for signal <din_reg<332>>.
    Found 1-bit register for signal <din_reg<331>>.
    Found 1-bit register for signal <din_reg<330>>.
    Found 1-bit register for signal <din_reg<329>>.
    Found 1-bit register for signal <din_reg<328>>.
    Found 1-bit register for signal <din_reg<327>>.
    Found 1-bit register for signal <din_reg<326>>.
    Found 1-bit register for signal <din_reg<325>>.
    Found 1-bit register for signal <din_reg<324>>.
    Found 1-bit register for signal <din_reg<323>>.
    Found 1-bit register for signal <din_reg<322>>.
    Found 1-bit register for signal <din_reg<321>>.
    Found 1-bit register for signal <din_reg<320>>.
    Found 1-bit register for signal <din_reg<319>>.
    Found 1-bit register for signal <din_reg<318>>.
    Found 1-bit register for signal <din_reg<317>>.
    Found 1-bit register for signal <din_reg<316>>.
    Found 1-bit register for signal <din_reg<315>>.
    Found 1-bit register for signal <din_reg<314>>.
    Found 1-bit register for signal <din_reg<313>>.
    Found 1-bit register for signal <din_reg<312>>.
    Found 1-bit register for signal <din_reg<311>>.
    Found 1-bit register for signal <din_reg<310>>.
    Found 1-bit register for signal <din_reg<309>>.
    Found 1-bit register for signal <din_reg<308>>.
    Found 1-bit register for signal <din_reg<307>>.
    Found 1-bit register for signal <din_reg<306>>.
    Found 1-bit register for signal <din_reg<305>>.
    Found 1-bit register for signal <din_reg<304>>.
    Found 1-bit register for signal <din_reg<303>>.
    Found 1-bit register for signal <din_reg<302>>.
    Found 1-bit register for signal <din_reg<301>>.
    Found 1-bit register for signal <din_reg<300>>.
    Found 1-bit register for signal <din_reg<299>>.
    Found 1-bit register for signal <din_reg<298>>.
    Found 1-bit register for signal <din_reg<297>>.
    Found 1-bit register for signal <din_reg<296>>.
    Found 1-bit register for signal <din_reg<295>>.
    Found 1-bit register for signal <din_reg<294>>.
    Found 1-bit register for signal <din_reg<293>>.
    Found 1-bit register for signal <din_reg<292>>.
    Found 1-bit register for signal <din_reg<291>>.
    Found 1-bit register for signal <din_reg<290>>.
    Found 1-bit register for signal <din_reg<289>>.
    Found 1-bit register for signal <din_reg<288>>.
    Found 1-bit register for signal <din_reg<287>>.
    Found 1-bit register for signal <din_reg<286>>.
    Found 1-bit register for signal <din_reg<285>>.
    Found 1-bit register for signal <din_reg<284>>.
    Found 1-bit register for signal <din_reg<283>>.
    Found 1-bit register for signal <din_reg<282>>.
    Found 1-bit register for signal <din_reg<281>>.
    Found 1-bit register for signal <din_reg<280>>.
    Found 1-bit register for signal <din_reg<279>>.
    Found 1-bit register for signal <din_reg<278>>.
    Found 1-bit register for signal <din_reg<277>>.
    Found 1-bit register for signal <din_reg<276>>.
    Found 1-bit register for signal <din_reg<275>>.
    Found 1-bit register for signal <din_reg<274>>.
    Found 1-bit register for signal <din_reg<273>>.
    Found 1-bit register for signal <din_reg<272>>.
    Found 1-bit register for signal <din_reg<271>>.
    Found 1-bit register for signal <din_reg<270>>.
    Found 1-bit register for signal <din_reg<269>>.
    Found 1-bit register for signal <din_reg<268>>.
    Found 1-bit register for signal <din_reg<267>>.
    Found 1-bit register for signal <din_reg<266>>.
    Found 1-bit register for signal <din_reg<265>>.
    Found 1-bit register for signal <din_reg<264>>.
    Found 1-bit register for signal <din_reg<263>>.
    Found 1-bit register for signal <din_reg<262>>.
    Found 1-bit register for signal <din_reg<261>>.
    Found 1-bit register for signal <din_reg<260>>.
    Found 1-bit register for signal <din_reg<259>>.
    Found 1-bit register for signal <din_reg<258>>.
    Found 1-bit register for signal <din_reg<257>>.
    Found 1-bit register for signal <din_reg<256>>.
    Found 1-bit register for signal <din_reg<255>>.
    Found 1-bit register for signal <din_reg<254>>.
    Found 1-bit register for signal <din_reg<253>>.
    Found 1-bit register for signal <din_reg<252>>.
    Found 1-bit register for signal <din_reg<251>>.
    Found 1-bit register for signal <din_reg<250>>.
    Found 1-bit register for signal <din_reg<249>>.
    Found 1-bit register for signal <din_reg<248>>.
    Found 1-bit register for signal <din_reg<247>>.
    Found 1-bit register for signal <din_reg<246>>.
    Found 1-bit register for signal <din_reg<245>>.
    Found 1-bit register for signal <din_reg<244>>.
    Found 1-bit register for signal <din_reg<243>>.
    Found 1-bit register for signal <din_reg<242>>.
    Found 1-bit register for signal <din_reg<241>>.
    Found 1-bit register for signal <din_reg<240>>.
    Found 1-bit register for signal <din_reg<239>>.
    Found 1-bit register for signal <din_reg<238>>.
    Found 1-bit register for signal <din_reg<237>>.
    Found 1-bit register for signal <din_reg<236>>.
    Found 1-bit register for signal <din_reg<235>>.
    Found 1-bit register for signal <din_reg<234>>.
    Found 1-bit register for signal <din_reg<233>>.
    Found 1-bit register for signal <din_reg<232>>.
    Found 1-bit register for signal <din_reg<231>>.
    Found 1-bit register for signal <din_reg<230>>.
    Found 1-bit register for signal <din_reg<229>>.
    Found 1-bit register for signal <din_reg<228>>.
    Found 1-bit register for signal <din_reg<227>>.
    Found 1-bit register for signal <din_reg<226>>.
    Found 1-bit register for signal <din_reg<225>>.
    Found 1-bit register for signal <din_reg<224>>.
    Found 1-bit register for signal <din_reg<223>>.
    Found 1-bit register for signal <din_reg<222>>.
    Found 1-bit register for signal <din_reg<221>>.
    Found 1-bit register for signal <din_reg<220>>.
    Found 1-bit register for signal <din_reg<219>>.
    Found 1-bit register for signal <din_reg<218>>.
    Found 1-bit register for signal <din_reg<217>>.
    Found 1-bit register for signal <din_reg<216>>.
    Found 1-bit register for signal <din_reg<215>>.
    Found 1-bit register for signal <din_reg<214>>.
    Found 1-bit register for signal <din_reg<213>>.
    Found 1-bit register for signal <din_reg<212>>.
    Found 1-bit register for signal <din_reg<211>>.
    Found 1-bit register for signal <din_reg<210>>.
    Found 1-bit register for signal <din_reg<209>>.
    Found 1-bit register for signal <din_reg<208>>.
    Found 1-bit register for signal <din_reg<207>>.
    Found 1-bit register for signal <din_reg<206>>.
    Found 1-bit register for signal <din_reg<205>>.
    Found 1-bit register for signal <din_reg<204>>.
    Found 1-bit register for signal <din_reg<203>>.
    Found 1-bit register for signal <din_reg<202>>.
    Found 1-bit register for signal <din_reg<201>>.
    Found 1-bit register for signal <din_reg<200>>.
    Found 1-bit register for signal <din_reg<199>>.
    Found 1-bit register for signal <din_reg<198>>.
    Found 1-bit register for signal <din_reg<197>>.
    Found 1-bit register for signal <din_reg<196>>.
    Found 1-bit register for signal <din_reg<195>>.
    Found 1-bit register for signal <din_reg<194>>.
    Found 1-bit register for signal <din_reg<193>>.
    Found 1-bit register for signal <din_reg<192>>.
    Found 1-bit register for signal <din_reg<191>>.
    Found 1-bit register for signal <din_reg<190>>.
    Found 1-bit register for signal <din_reg<189>>.
    Found 1-bit register for signal <din_reg<188>>.
    Found 1-bit register for signal <din_reg<187>>.
    Found 1-bit register for signal <din_reg<186>>.
    Found 1-bit register for signal <din_reg<185>>.
    Found 1-bit register for signal <din_reg<184>>.
    Found 1-bit register for signal <din_reg<183>>.
    Found 1-bit register for signal <din_reg<182>>.
    Found 1-bit register for signal <din_reg<181>>.
    Found 1-bit register for signal <din_reg<180>>.
    Found 1-bit register for signal <din_reg<179>>.
    Found 1-bit register for signal <din_reg<178>>.
    Found 1-bit register for signal <din_reg<177>>.
    Found 1-bit register for signal <din_reg<176>>.
    Found 1-bit register for signal <din_reg<175>>.
    Found 1-bit register for signal <din_reg<174>>.
    Found 1-bit register for signal <din_reg<173>>.
    Found 1-bit register for signal <din_reg<172>>.
    Found 1-bit register for signal <din_reg<171>>.
    Found 1-bit register for signal <din_reg<170>>.
    Found 1-bit register for signal <din_reg<169>>.
    Found 1-bit register for signal <din_reg<168>>.
    Found 1-bit register for signal <din_reg<167>>.
    Found 1-bit register for signal <din_reg<166>>.
    Found 1-bit register for signal <din_reg<165>>.
    Found 1-bit register for signal <din_reg<164>>.
    Found 1-bit register for signal <din_reg<163>>.
    Found 1-bit register for signal <din_reg<162>>.
    Found 1-bit register for signal <din_reg<161>>.
    Found 1-bit register for signal <din_reg<160>>.
    Found 1-bit register for signal <din_reg<159>>.
    Found 1-bit register for signal <din_reg<158>>.
    Found 1-bit register for signal <din_reg<157>>.
    Found 1-bit register for signal <din_reg<156>>.
    Found 1-bit register for signal <din_reg<155>>.
    Found 1-bit register for signal <din_reg<154>>.
    Found 1-bit register for signal <din_reg<153>>.
    Found 1-bit register for signal <din_reg<152>>.
    Found 1-bit register for signal <din_reg<151>>.
    Found 1-bit register for signal <din_reg<150>>.
    Found 1-bit register for signal <din_reg<149>>.
    Found 1-bit register for signal <din_reg<148>>.
    Found 1-bit register for signal <din_reg<147>>.
    Found 1-bit register for signal <din_reg<146>>.
    Found 1-bit register for signal <din_reg<145>>.
    Found 1-bit register for signal <din_reg<144>>.
    Found 1-bit register for signal <din_reg<143>>.
    Found 1-bit register for signal <din_reg<142>>.
    Found 1-bit register for signal <din_reg<141>>.
    Found 1-bit register for signal <din_reg<140>>.
    Found 1-bit register for signal <din_reg<139>>.
    Found 1-bit register for signal <din_reg<138>>.
    Found 1-bit register for signal <din_reg<137>>.
    Found 1-bit register for signal <din_reg<136>>.
    Found 1-bit register for signal <din_reg<135>>.
    Found 1-bit register for signal <din_reg<134>>.
    Found 1-bit register for signal <din_reg<133>>.
    Found 1-bit register for signal <din_reg<132>>.
    Found 1-bit register for signal <din_reg<131>>.
    Found 1-bit register for signal <din_reg<130>>.
    Found 1-bit register for signal <din_reg<129>>.
    Found 1-bit register for signal <din_reg<128>>.
    Found 1-bit register for signal <din_reg<127>>.
    Found 1-bit register for signal <din_reg<126>>.
    Found 1-bit register for signal <din_reg<125>>.
    Found 1-bit register for signal <din_reg<124>>.
    Found 1-bit register for signal <din_reg<123>>.
    Found 1-bit register for signal <din_reg<122>>.
    Found 1-bit register for signal <din_reg<121>>.
    Found 1-bit register for signal <din_reg<120>>.
    Found 1-bit register for signal <din_reg<119>>.
    Found 1-bit register for signal <din_reg<118>>.
    Found 1-bit register for signal <din_reg<117>>.
    Found 1-bit register for signal <din_reg<116>>.
    Found 1-bit register for signal <din_reg<115>>.
    Found 1-bit register for signal <din_reg<114>>.
    Found 1-bit register for signal <din_reg<113>>.
    Found 1-bit register for signal <din_reg<112>>.
    Found 1-bit register for signal <din_reg<111>>.
    Found 1-bit register for signal <din_reg<110>>.
    Found 1-bit register for signal <din_reg<109>>.
    Found 1-bit register for signal <din_reg<108>>.
    Found 1-bit register for signal <din_reg<107>>.
    Found 1-bit register for signal <din_reg<106>>.
    Found 1-bit register for signal <din_reg<105>>.
    Found 1-bit register for signal <din_reg<104>>.
    Found 1-bit register for signal <din_reg<103>>.
    Found 1-bit register for signal <din_reg<102>>.
    Found 1-bit register for signal <din_reg<101>>.
    Found 1-bit register for signal <din_reg<100>>.
    Found 1-bit register for signal <din_reg<99>>.
    Found 1-bit register for signal <din_reg<98>>.
    Found 1-bit register for signal <din_reg<97>>.
    Found 1-bit register for signal <din_reg<96>>.
    Found 1-bit register for signal <din_reg<95>>.
    Found 1-bit register for signal <din_reg<94>>.
    Found 1-bit register for signal <din_reg<93>>.
    Found 1-bit register for signal <din_reg<92>>.
    Found 1-bit register for signal <din_reg<91>>.
    Found 1-bit register for signal <din_reg<90>>.
    Found 1-bit register for signal <din_reg<89>>.
    Found 1-bit register for signal <din_reg<88>>.
    Found 1-bit register for signal <din_reg<87>>.
    Found 1-bit register for signal <din_reg<86>>.
    Found 1-bit register for signal <din_reg<85>>.
    Found 1-bit register for signal <din_reg<84>>.
    Found 1-bit register for signal <din_reg<83>>.
    Found 1-bit register for signal <din_reg<82>>.
    Found 1-bit register for signal <din_reg<81>>.
    Found 1-bit register for signal <din_reg<80>>.
    Found 1-bit register for signal <din_reg<79>>.
    Found 1-bit register for signal <din_reg<78>>.
    Found 1-bit register for signal <din_reg<77>>.
    Found 1-bit register for signal <din_reg<76>>.
    Found 1-bit register for signal <din_reg<75>>.
    Found 1-bit register for signal <din_reg<74>>.
    Found 1-bit register for signal <din_reg<73>>.
    Found 1-bit register for signal <din_reg<72>>.
    Found 1-bit register for signal <din_reg<71>>.
    Found 1-bit register for signal <din_reg<70>>.
    Found 1-bit register for signal <din_reg<69>>.
    Found 1-bit register for signal <din_reg<68>>.
    Found 1-bit register for signal <din_reg<67>>.
    Found 1-bit register for signal <din_reg<66>>.
    Found 1-bit register for signal <din_reg<65>>.
    Found 1-bit register for signal <din_reg<64>>.
    Found 1-bit register for signal <din_reg<63>>.
    Found 1-bit register for signal <din_reg<62>>.
    Found 1-bit register for signal <din_reg<61>>.
    Found 1-bit register for signal <din_reg<60>>.
    Found 1-bit register for signal <din_reg<59>>.
    Found 1-bit register for signal <din_reg<58>>.
    Found 1-bit register for signal <din_reg<57>>.
    Found 1-bit register for signal <din_reg<56>>.
    Found 1-bit register for signal <din_reg<55>>.
    Found 1-bit register for signal <din_reg<54>>.
    Found 1-bit register for signal <din_reg<53>>.
    Found 1-bit register for signal <din_reg<52>>.
    Found 1-bit register for signal <din_reg<51>>.
    Found 1-bit register for signal <din_reg<50>>.
    Found 1-bit register for signal <din_reg<49>>.
    Found 1-bit register for signal <din_reg<48>>.
    Found 1-bit register for signal <din_reg<47>>.
    Found 1-bit register for signal <din_reg<46>>.
    Found 1-bit register for signal <din_reg<45>>.
    Found 1-bit register for signal <din_reg<44>>.
    Found 1-bit register for signal <din_reg<43>>.
    Found 1-bit register for signal <din_reg<42>>.
    Found 1-bit register for signal <din_reg<41>>.
    Found 1-bit register for signal <din_reg<40>>.
    Found 1-bit register for signal <din_reg<39>>.
    Found 1-bit register for signal <din_reg<38>>.
    Found 1-bit register for signal <din_reg<37>>.
    Found 1-bit register for signal <din_reg<36>>.
    Found 1-bit register for signal <din_reg<35>>.
    Found 1-bit register for signal <din_reg<34>>.
    Found 1-bit register for signal <din_reg<33>>.
    Found 1-bit register for signal <din_reg<32>>.
    Found 1-bit register for signal <din_reg<31>>.
    Found 1-bit register for signal <din_reg<30>>.
    Found 1-bit register for signal <din_reg<29>>.
    Found 1-bit register for signal <din_reg<28>>.
    Found 1-bit register for signal <din_reg<27>>.
    Found 1-bit register for signal <din_reg<26>>.
    Found 1-bit register for signal <din_reg<25>>.
    Found 1-bit register for signal <din_reg<24>>.
    Found 1-bit register for signal <din_reg<23>>.
    Found 1-bit register for signal <din_reg<22>>.
    Found 1-bit register for signal <din_reg<21>>.
    Found 1-bit register for signal <din_reg<20>>.
    Found 1-bit register for signal <din_reg<19>>.
    Found 1-bit register for signal <din_reg<18>>.
    Found 1-bit register for signal <din_reg<17>>.
    Found 1-bit register for signal <din_reg<16>>.
    Found 1-bit register for signal <din_reg<15>>.
    Found 1-bit register for signal <din_reg<14>>.
    Found 1-bit register for signal <din_reg<13>>.
    Found 1-bit register for signal <din_reg<12>>.
    Found 1-bit register for signal <din_reg<11>>.
    Found 1-bit register for signal <din_reg<10>>.
    Found 1-bit register for signal <din_reg<9>>.
    Found 1-bit register for signal <din_reg<8>>.
    Found 1-bit register for signal <din_reg<7>>.
    Found 1-bit register for signal <din_reg<6>>.
    Found 1-bit register for signal <din_reg<5>>.
    Found 1-bit register for signal <din_reg<4>>.
    Found 1-bit register for signal <din_reg<3>>.
    Found 1-bit register for signal <din_reg<2>>.
    Found 1-bit register for signal <din_reg<1>>.
    Found 1-bit register for signal <din_reg<0>>.
    Found 1-bit register for signal <wbusy_reg>.
    Found 1-bit register for signal <rrdy_reg>.
    Found 8-bit register for signal <lbus_din_reg>.
    Found 8-bit register for signal <hdout_reg>.
    Found 4-bit register for signal <now_if_state>.
    Found 5-bit register for signal <cnt>.
    Found finite state machine <FSM_1> for signal <now_if_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 20                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RSTn (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_3_o_add_2_OUT> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 829 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <host_if> synthesized.

Synthesizing Unit <ecc_MontgomeryMultiplier>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_MontgomeryMultiplier.v".
        REG_SIZE = 384
        RADIX = 32
    Found 1-bit register for signal <odd>.
    Found 416-bit register for signal <a_reg>.
    Found 448-bit register for signal <b_reg>.
    Found 448-bit register for signal <p_reg>.
    Found 32-bit register for signal <n_prime_reg>.
    Found 1-bit register for signal <t_reg<0><31>>.
    Found 1-bit register for signal <t_reg<0><30>>.
    Found 1-bit register for signal <t_reg<0><29>>.
    Found 1-bit register for signal <t_reg<0><28>>.
    Found 1-bit register for signal <t_reg<0><27>>.
    Found 1-bit register for signal <t_reg<0><26>>.
    Found 1-bit register for signal <t_reg<0><25>>.
    Found 1-bit register for signal <t_reg<0><24>>.
    Found 1-bit register for signal <t_reg<0><23>>.
    Found 1-bit register for signal <t_reg<0><22>>.
    Found 1-bit register for signal <t_reg<0><21>>.
    Found 1-bit register for signal <t_reg<0><20>>.
    Found 1-bit register for signal <t_reg<0><19>>.
    Found 1-bit register for signal <t_reg<0><18>>.
    Found 1-bit register for signal <t_reg<0><17>>.
    Found 1-bit register for signal <t_reg<0><16>>.
    Found 1-bit register for signal <t_reg<0><15>>.
    Found 1-bit register for signal <t_reg<0><14>>.
    Found 1-bit register for signal <t_reg<0><13>>.
    Found 1-bit register for signal <t_reg<0><12>>.
    Found 1-bit register for signal <t_reg<0><11>>.
    Found 1-bit register for signal <t_reg<0><10>>.
    Found 1-bit register for signal <t_reg<0><9>>.
    Found 1-bit register for signal <t_reg<0><8>>.
    Found 1-bit register for signal <t_reg<0><7>>.
    Found 1-bit register for signal <t_reg<0><6>>.
    Found 1-bit register for signal <t_reg<0><5>>.
    Found 1-bit register for signal <t_reg<0><4>>.
    Found 1-bit register for signal <t_reg<0><3>>.
    Found 1-bit register for signal <t_reg<0><2>>.
    Found 1-bit register for signal <t_reg<0><1>>.
    Found 1-bit register for signal <t_reg<0><0>>.
    Found 1-bit register for signal <t_reg<1><31>>.
    Found 1-bit register for signal <t_reg<1><30>>.
    Found 1-bit register for signal <t_reg<1><29>>.
    Found 1-bit register for signal <t_reg<1><28>>.
    Found 1-bit register for signal <t_reg<1><27>>.
    Found 1-bit register for signal <t_reg<1><26>>.
    Found 1-bit register for signal <t_reg<1><25>>.
    Found 1-bit register for signal <t_reg<1><24>>.
    Found 1-bit register for signal <t_reg<1><23>>.
    Found 1-bit register for signal <t_reg<1><22>>.
    Found 1-bit register for signal <t_reg<1><21>>.
    Found 1-bit register for signal <t_reg<1><20>>.
    Found 1-bit register for signal <t_reg<1><19>>.
    Found 1-bit register for signal <t_reg<1><18>>.
    Found 1-bit register for signal <t_reg<1><17>>.
    Found 1-bit register for signal <t_reg<1><16>>.
    Found 1-bit register for signal <t_reg<1><15>>.
    Found 1-bit register for signal <t_reg<1><14>>.
    Found 1-bit register for signal <t_reg<1><13>>.
    Found 1-bit register for signal <t_reg<1><12>>.
    Found 1-bit register for signal <t_reg<1><11>>.
    Found 1-bit register for signal <t_reg<1><10>>.
    Found 1-bit register for signal <t_reg<1><9>>.
    Found 1-bit register for signal <t_reg<1><8>>.
    Found 1-bit register for signal <t_reg<1><7>>.
    Found 1-bit register for signal <t_reg<1><6>>.
    Found 1-bit register for signal <t_reg<1><5>>.
    Found 1-bit register for signal <t_reg<1><4>>.
    Found 1-bit register for signal <t_reg<1><3>>.
    Found 1-bit register for signal <t_reg<1><2>>.
    Found 1-bit register for signal <t_reg<1><1>>.
    Found 1-bit register for signal <t_reg<1><0>>.
    Found 1-bit register for signal <t_reg<2><31>>.
    Found 1-bit register for signal <t_reg<2><30>>.
    Found 1-bit register for signal <t_reg<2><29>>.
    Found 1-bit register for signal <t_reg<2><28>>.
    Found 1-bit register for signal <t_reg<2><27>>.
    Found 1-bit register for signal <t_reg<2><26>>.
    Found 1-bit register for signal <t_reg<2><25>>.
    Found 1-bit register for signal <t_reg<2><24>>.
    Found 1-bit register for signal <t_reg<2><23>>.
    Found 1-bit register for signal <t_reg<2><22>>.
    Found 1-bit register for signal <t_reg<2><21>>.
    Found 1-bit register for signal <t_reg<2><20>>.
    Found 1-bit register for signal <t_reg<2><19>>.
    Found 1-bit register for signal <t_reg<2><18>>.
    Found 1-bit register for signal <t_reg<2><17>>.
    Found 1-bit register for signal <t_reg<2><16>>.
    Found 1-bit register for signal <t_reg<2><15>>.
    Found 1-bit register for signal <t_reg<2><14>>.
    Found 1-bit register for signal <t_reg<2><13>>.
    Found 1-bit register for signal <t_reg<2><12>>.
    Found 1-bit register for signal <t_reg<2><11>>.
    Found 1-bit register for signal <t_reg<2><10>>.
    Found 1-bit register for signal <t_reg<2><9>>.
    Found 1-bit register for signal <t_reg<2><8>>.
    Found 1-bit register for signal <t_reg<2><7>>.
    Found 1-bit register for signal <t_reg<2><6>>.
    Found 1-bit register for signal <t_reg<2><5>>.
    Found 1-bit register for signal <t_reg<2><4>>.
    Found 1-bit register for signal <t_reg<2><3>>.
    Found 1-bit register for signal <t_reg<2><2>>.
    Found 1-bit register for signal <t_reg<2><1>>.
    Found 1-bit register for signal <t_reg<2><0>>.
    Found 1-bit register for signal <t_reg<3><31>>.
    Found 1-bit register for signal <t_reg<3><30>>.
    Found 1-bit register for signal <t_reg<3><29>>.
    Found 1-bit register for signal <t_reg<3><28>>.
    Found 1-bit register for signal <t_reg<3><27>>.
    Found 1-bit register for signal <t_reg<3><26>>.
    Found 1-bit register for signal <t_reg<3><25>>.
    Found 1-bit register for signal <t_reg<3><24>>.
    Found 1-bit register for signal <t_reg<3><23>>.
    Found 1-bit register for signal <t_reg<3><22>>.
    Found 1-bit register for signal <t_reg<3><21>>.
    Found 1-bit register for signal <t_reg<3><20>>.
    Found 1-bit register for signal <t_reg<3><19>>.
    Found 1-bit register for signal <t_reg<3><18>>.
    Found 1-bit register for signal <t_reg<3><17>>.
    Found 1-bit register for signal <t_reg<3><16>>.
    Found 1-bit register for signal <t_reg<3><15>>.
    Found 1-bit register for signal <t_reg<3><14>>.
    Found 1-bit register for signal <t_reg<3><13>>.
    Found 1-bit register for signal <t_reg<3><12>>.
    Found 1-bit register for signal <t_reg<3><11>>.
    Found 1-bit register for signal <t_reg<3><10>>.
    Found 1-bit register for signal <t_reg<3><9>>.
    Found 1-bit register for signal <t_reg<3><8>>.
    Found 1-bit register for signal <t_reg<3><7>>.
    Found 1-bit register for signal <t_reg<3><6>>.
    Found 1-bit register for signal <t_reg<3><5>>.
    Found 1-bit register for signal <t_reg<3><4>>.
    Found 1-bit register for signal <t_reg<3><3>>.
    Found 1-bit register for signal <t_reg<3><2>>.
    Found 1-bit register for signal <t_reg<3><1>>.
    Found 1-bit register for signal <t_reg<3><0>>.
    Found 1-bit register for signal <t_reg<4><31>>.
    Found 1-bit register for signal <t_reg<4><30>>.
    Found 1-bit register for signal <t_reg<4><29>>.
    Found 1-bit register for signal <t_reg<4><28>>.
    Found 1-bit register for signal <t_reg<4><27>>.
    Found 1-bit register for signal <t_reg<4><26>>.
    Found 1-bit register for signal <t_reg<4><25>>.
    Found 1-bit register for signal <t_reg<4><24>>.
    Found 1-bit register for signal <t_reg<4><23>>.
    Found 1-bit register for signal <t_reg<4><22>>.
    Found 1-bit register for signal <t_reg<4><21>>.
    Found 1-bit register for signal <t_reg<4><20>>.
    Found 1-bit register for signal <t_reg<4><19>>.
    Found 1-bit register for signal <t_reg<4><18>>.
    Found 1-bit register for signal <t_reg<4><17>>.
    Found 1-bit register for signal <t_reg<4><16>>.
    Found 1-bit register for signal <t_reg<4><15>>.
    Found 1-bit register for signal <t_reg<4><14>>.
    Found 1-bit register for signal <t_reg<4><13>>.
    Found 1-bit register for signal <t_reg<4><12>>.
    Found 1-bit register for signal <t_reg<4><11>>.
    Found 1-bit register for signal <t_reg<4><10>>.
    Found 1-bit register for signal <t_reg<4><9>>.
    Found 1-bit register for signal <t_reg<4><8>>.
    Found 1-bit register for signal <t_reg<4><7>>.
    Found 1-bit register for signal <t_reg<4><6>>.
    Found 1-bit register for signal <t_reg<4><5>>.
    Found 1-bit register for signal <t_reg<4><4>>.
    Found 1-bit register for signal <t_reg<4><3>>.
    Found 1-bit register for signal <t_reg<4><2>>.
    Found 1-bit register for signal <t_reg<4><1>>.
    Found 1-bit register for signal <t_reg<4><0>>.
    Found 1-bit register for signal <t_reg<5><31>>.
    Found 1-bit register for signal <t_reg<5><30>>.
    Found 1-bit register for signal <t_reg<5><29>>.
    Found 1-bit register for signal <t_reg<5><28>>.
    Found 1-bit register for signal <t_reg<5><27>>.
    Found 1-bit register for signal <t_reg<5><26>>.
    Found 1-bit register for signal <t_reg<5><25>>.
    Found 1-bit register for signal <t_reg<5><24>>.
    Found 1-bit register for signal <t_reg<5><23>>.
    Found 1-bit register for signal <t_reg<5><22>>.
    Found 1-bit register for signal <t_reg<5><21>>.
    Found 1-bit register for signal <t_reg<5><20>>.
    Found 1-bit register for signal <t_reg<5><19>>.
    Found 1-bit register for signal <t_reg<5><18>>.
    Found 1-bit register for signal <t_reg<5><17>>.
    Found 1-bit register for signal <t_reg<5><16>>.
    Found 1-bit register for signal <t_reg<5><15>>.
    Found 1-bit register for signal <t_reg<5><14>>.
    Found 1-bit register for signal <t_reg<5><13>>.
    Found 1-bit register for signal <t_reg<5><12>>.
    Found 1-bit register for signal <t_reg<5><11>>.
    Found 1-bit register for signal <t_reg<5><10>>.
    Found 1-bit register for signal <t_reg<5><9>>.
    Found 1-bit register for signal <t_reg<5><8>>.
    Found 1-bit register for signal <t_reg<5><7>>.
    Found 1-bit register for signal <t_reg<5><6>>.
    Found 1-bit register for signal <t_reg<5><5>>.
    Found 1-bit register for signal <t_reg<5><4>>.
    Found 1-bit register for signal <t_reg<5><3>>.
    Found 1-bit register for signal <t_reg<5><2>>.
    Found 1-bit register for signal <t_reg<5><1>>.
    Found 1-bit register for signal <t_reg<5><0>>.
    Found 1-bit register for signal <t_reg<6><31>>.
    Found 1-bit register for signal <t_reg<6><30>>.
    Found 1-bit register for signal <t_reg<6><29>>.
    Found 1-bit register for signal <t_reg<6><28>>.
    Found 1-bit register for signal <t_reg<6><27>>.
    Found 1-bit register for signal <t_reg<6><26>>.
    Found 1-bit register for signal <t_reg<6><25>>.
    Found 1-bit register for signal <t_reg<6><24>>.
    Found 1-bit register for signal <t_reg<6><23>>.
    Found 1-bit register for signal <t_reg<6><22>>.
    Found 1-bit register for signal <t_reg<6><21>>.
    Found 1-bit register for signal <t_reg<6><20>>.
    Found 1-bit register for signal <t_reg<6><19>>.
    Found 1-bit register for signal <t_reg<6><18>>.
    Found 1-bit register for signal <t_reg<6><17>>.
    Found 1-bit register for signal <t_reg<6><16>>.
    Found 1-bit register for signal <t_reg<6><15>>.
    Found 1-bit register for signal <t_reg<6><14>>.
    Found 1-bit register for signal <t_reg<6><13>>.
    Found 1-bit register for signal <t_reg<6><12>>.
    Found 1-bit register for signal <t_reg<6><11>>.
    Found 1-bit register for signal <t_reg<6><10>>.
    Found 1-bit register for signal <t_reg<6><9>>.
    Found 1-bit register for signal <t_reg<6><8>>.
    Found 1-bit register for signal <t_reg<6><7>>.
    Found 1-bit register for signal <t_reg<6><6>>.
    Found 1-bit register for signal <t_reg<6><5>>.
    Found 1-bit register for signal <t_reg<6><4>>.
    Found 1-bit register for signal <t_reg<6><3>>.
    Found 1-bit register for signal <t_reg<6><2>>.
    Found 1-bit register for signal <t_reg<6><1>>.
    Found 1-bit register for signal <t_reg<6><0>>.
    Found 1-bit register for signal <t_reg<7><31>>.
    Found 1-bit register for signal <t_reg<7><30>>.
    Found 1-bit register for signal <t_reg<7><29>>.
    Found 1-bit register for signal <t_reg<7><28>>.
    Found 1-bit register for signal <t_reg<7><27>>.
    Found 1-bit register for signal <t_reg<7><26>>.
    Found 1-bit register for signal <t_reg<7><25>>.
    Found 1-bit register for signal <t_reg<7><24>>.
    Found 1-bit register for signal <t_reg<7><23>>.
    Found 1-bit register for signal <t_reg<7><22>>.
    Found 1-bit register for signal <t_reg<7><21>>.
    Found 1-bit register for signal <t_reg<7><20>>.
    Found 1-bit register for signal <t_reg<7><19>>.
    Found 1-bit register for signal <t_reg<7><18>>.
    Found 1-bit register for signal <t_reg<7><17>>.
    Found 1-bit register for signal <t_reg<7><16>>.
    Found 1-bit register for signal <t_reg<7><15>>.
    Found 1-bit register for signal <t_reg<7><14>>.
    Found 1-bit register for signal <t_reg<7><13>>.
    Found 1-bit register for signal <t_reg<7><12>>.
    Found 1-bit register for signal <t_reg<7><11>>.
    Found 1-bit register for signal <t_reg<7><10>>.
    Found 1-bit register for signal <t_reg<7><9>>.
    Found 1-bit register for signal <t_reg<7><8>>.
    Found 1-bit register for signal <t_reg<7><7>>.
    Found 1-bit register for signal <t_reg<7><6>>.
    Found 1-bit register for signal <t_reg<7><5>>.
    Found 1-bit register for signal <t_reg<7><4>>.
    Found 1-bit register for signal <t_reg<7><3>>.
    Found 1-bit register for signal <t_reg<7><2>>.
    Found 1-bit register for signal <t_reg<7><1>>.
    Found 1-bit register for signal <t_reg<7><0>>.
    Found 1-bit register for signal <t_reg<8><31>>.
    Found 1-bit register for signal <t_reg<8><30>>.
    Found 1-bit register for signal <t_reg<8><29>>.
    Found 1-bit register for signal <t_reg<8><28>>.
    Found 1-bit register for signal <t_reg<8><27>>.
    Found 1-bit register for signal <t_reg<8><26>>.
    Found 1-bit register for signal <t_reg<8><25>>.
    Found 1-bit register for signal <t_reg<8><24>>.
    Found 1-bit register for signal <t_reg<8><23>>.
    Found 1-bit register for signal <t_reg<8><22>>.
    Found 1-bit register for signal <t_reg<8><21>>.
    Found 1-bit register for signal <t_reg<8><20>>.
    Found 1-bit register for signal <t_reg<8><19>>.
    Found 1-bit register for signal <t_reg<8><18>>.
    Found 1-bit register for signal <t_reg<8><17>>.
    Found 1-bit register for signal <t_reg<8><16>>.
    Found 1-bit register for signal <t_reg<8><15>>.
    Found 1-bit register for signal <t_reg<8><14>>.
    Found 1-bit register for signal <t_reg<8><13>>.
    Found 1-bit register for signal <t_reg<8><12>>.
    Found 1-bit register for signal <t_reg<8><11>>.
    Found 1-bit register for signal <t_reg<8><10>>.
    Found 1-bit register for signal <t_reg<8><9>>.
    Found 1-bit register for signal <t_reg<8><8>>.
    Found 1-bit register for signal <t_reg<8><7>>.
    Found 1-bit register for signal <t_reg<8><6>>.
    Found 1-bit register for signal <t_reg<8><5>>.
    Found 1-bit register for signal <t_reg<8><4>>.
    Found 1-bit register for signal <t_reg<8><3>>.
    Found 1-bit register for signal <t_reg<8><2>>.
    Found 1-bit register for signal <t_reg<8><1>>.
    Found 1-bit register for signal <t_reg<8><0>>.
    Found 1-bit register for signal <t_reg<9><31>>.
    Found 1-bit register for signal <t_reg<9><30>>.
    Found 1-bit register for signal <t_reg<9><29>>.
    Found 1-bit register for signal <t_reg<9><28>>.
    Found 1-bit register for signal <t_reg<9><27>>.
    Found 1-bit register for signal <t_reg<9><26>>.
    Found 1-bit register for signal <t_reg<9><25>>.
    Found 1-bit register for signal <t_reg<9><24>>.
    Found 1-bit register for signal <t_reg<9><23>>.
    Found 1-bit register for signal <t_reg<9><22>>.
    Found 1-bit register for signal <t_reg<9><21>>.
    Found 1-bit register for signal <t_reg<9><20>>.
    Found 1-bit register for signal <t_reg<9><19>>.
    Found 1-bit register for signal <t_reg<9><18>>.
    Found 1-bit register for signal <t_reg<9><17>>.
    Found 1-bit register for signal <t_reg<9><16>>.
    Found 1-bit register for signal <t_reg<9><15>>.
    Found 1-bit register for signal <t_reg<9><14>>.
    Found 1-bit register for signal <t_reg<9><13>>.
    Found 1-bit register for signal <t_reg<9><12>>.
    Found 1-bit register for signal <t_reg<9><11>>.
    Found 1-bit register for signal <t_reg<9><10>>.
    Found 1-bit register for signal <t_reg<9><9>>.
    Found 1-bit register for signal <t_reg<9><8>>.
    Found 1-bit register for signal <t_reg<9><7>>.
    Found 1-bit register for signal <t_reg<9><6>>.
    Found 1-bit register for signal <t_reg<9><5>>.
    Found 1-bit register for signal <t_reg<9><4>>.
    Found 1-bit register for signal <t_reg<9><3>>.
    Found 1-bit register for signal <t_reg<9><2>>.
    Found 1-bit register for signal <t_reg<9><1>>.
    Found 1-bit register for signal <t_reg<9><0>>.
    Found 1-bit register for signal <t_reg<10><31>>.
    Found 1-bit register for signal <t_reg<10><30>>.
    Found 1-bit register for signal <t_reg<10><29>>.
    Found 1-bit register for signal <t_reg<10><28>>.
    Found 1-bit register for signal <t_reg<10><27>>.
    Found 1-bit register for signal <t_reg<10><26>>.
    Found 1-bit register for signal <t_reg<10><25>>.
    Found 1-bit register for signal <t_reg<10><24>>.
    Found 1-bit register for signal <t_reg<10><23>>.
    Found 1-bit register for signal <t_reg<10><22>>.
    Found 1-bit register for signal <t_reg<10><21>>.
    Found 1-bit register for signal <t_reg<10><20>>.
    Found 1-bit register for signal <t_reg<10><19>>.
    Found 1-bit register for signal <t_reg<10><18>>.
    Found 1-bit register for signal <t_reg<10><17>>.
    Found 1-bit register for signal <t_reg<10><16>>.
    Found 1-bit register for signal <t_reg<10><15>>.
    Found 1-bit register for signal <t_reg<10><14>>.
    Found 1-bit register for signal <t_reg<10><13>>.
    Found 1-bit register for signal <t_reg<10><12>>.
    Found 1-bit register for signal <t_reg<10><11>>.
    Found 1-bit register for signal <t_reg<10><10>>.
    Found 1-bit register for signal <t_reg<10><9>>.
    Found 1-bit register for signal <t_reg<10><8>>.
    Found 1-bit register for signal <t_reg<10><7>>.
    Found 1-bit register for signal <t_reg<10><6>>.
    Found 1-bit register for signal <t_reg<10><5>>.
    Found 1-bit register for signal <t_reg<10><4>>.
    Found 1-bit register for signal <t_reg<10><3>>.
    Found 1-bit register for signal <t_reg<10><2>>.
    Found 1-bit register for signal <t_reg<10><1>>.
    Found 1-bit register for signal <t_reg<10><0>>.
    Found 1-bit register for signal <t_reg<11><31>>.
    Found 1-bit register for signal <t_reg<11><30>>.
    Found 1-bit register for signal <t_reg<11><29>>.
    Found 1-bit register for signal <t_reg<11><28>>.
    Found 1-bit register for signal <t_reg<11><27>>.
    Found 1-bit register for signal <t_reg<11><26>>.
    Found 1-bit register for signal <t_reg<11><25>>.
    Found 1-bit register for signal <t_reg<11><24>>.
    Found 1-bit register for signal <t_reg<11><23>>.
    Found 1-bit register for signal <t_reg<11><22>>.
    Found 1-bit register for signal <t_reg<11><21>>.
    Found 1-bit register for signal <t_reg<11><20>>.
    Found 1-bit register for signal <t_reg<11><19>>.
    Found 1-bit register for signal <t_reg<11><18>>.
    Found 1-bit register for signal <t_reg<11><17>>.
    Found 1-bit register for signal <t_reg<11><16>>.
    Found 1-bit register for signal <t_reg<11><15>>.
    Found 1-bit register for signal <t_reg<11><14>>.
    Found 1-bit register for signal <t_reg<11><13>>.
    Found 1-bit register for signal <t_reg<11><12>>.
    Found 1-bit register for signal <t_reg<11><11>>.
    Found 1-bit register for signal <t_reg<11><10>>.
    Found 1-bit register for signal <t_reg<11><9>>.
    Found 1-bit register for signal <t_reg<11><8>>.
    Found 1-bit register for signal <t_reg<11><7>>.
    Found 1-bit register for signal <t_reg<11><6>>.
    Found 1-bit register for signal <t_reg<11><5>>.
    Found 1-bit register for signal <t_reg<11><4>>.
    Found 1-bit register for signal <t_reg<11><3>>.
    Found 1-bit register for signal <t_reg<11><2>>.
    Found 1-bit register for signal <t_reg<11><1>>.
    Found 1-bit register for signal <t_reg<11><0>>.
    Found 1-bit register for signal <push_reg<38>>.
    Found 1-bit register for signal <push_reg<37>>.
    Found 1-bit register for signal <push_reg<36>>.
    Found 1-bit register for signal <push_reg<35>>.
    Found 1-bit register for signal <push_reg<34>>.
    Found 1-bit register for signal <push_reg<33>>.
    Found 1-bit register for signal <push_reg<32>>.
    Found 1-bit register for signal <push_reg<31>>.
    Found 1-bit register for signal <push_reg<30>>.
    Found 1-bit register for signal <push_reg<29>>.
    Found 1-bit register for signal <push_reg<28>>.
    Found 1-bit register for signal <push_reg<27>>.
    Found 1-bit register for signal <push_reg<26>>.
    Found 1-bit register for signal <push_reg<25>>.
    Found 1-bit register for signal <push_reg<24>>.
    Found 1-bit register for signal <push_reg<23>>.
    Found 1-bit register for signal <push_reg<22>>.
    Found 1-bit register for signal <push_reg<21>>.
    Found 1-bit register for signal <push_reg<20>>.
    Found 1-bit register for signal <push_reg<19>>.
    Found 1-bit register for signal <push_reg<18>>.
    Found 1-bit register for signal <push_reg<17>>.
    Found 1-bit register for signal <push_reg<16>>.
    Found 1-bit register for signal <push_reg<15>>.
    Found 1-bit register for signal <push_reg<14>>.
    Found 1-bit register for signal <push_reg<13>>.
    Found 1-bit register for signal <push_reg<12>>.
    Found 1-bit register for signal <push_reg<11>>.
    Found 1-bit register for signal <push_reg<10>>.
    Found 1-bit register for signal <push_reg<9>>.
    Found 1-bit register for signal <push_reg<8>>.
    Found 1-bit register for signal <push_reg<7>>.
    Found 1-bit register for signal <push_reg<6>>.
    Found 1-bit register for signal <push_reg<5>>.
    Found 1-bit register for signal <push_reg<4>>.
    Found 1-bit register for signal <push_reg<3>>.
    Found 1-bit register for signal <push_reg<2>>.
    Found 1-bit register for signal <push_reg<1>>.
    Found 1-bit register for signal <push_reg<0>>.
    Found 1-bit register for signal <push_reg_eq_zero_prev>.
    Found 32-bit register for signal <last_s_reg>.
    Summary:
	inferred 1801 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <ecc_MontgomeryMultiplier> synthesized.

Synthesizing Unit <ecc_PE_first>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_PE_first.v".
        RADIX = 32
    Register <m_out> equivalent to <m_temp_reg> has been removed
    Found 32-bit register for signal <sum_0_reg>.
    Found 32-bit register for signal <m_temp_reg>.
    Found 32-bit register for signal <s_reg>.
    Found 32-bit register for signal <a_reg>.
    Found 32-bit register for signal <a_out>.
    Found 33-bit register for signal <c_0_reg>.
    Found 33-bit adder for signal <n0080> created at line 102.
    Found 33-bit adder for signal <n0083> created at line 108.
    Found 33-bit adder for signal <n0076> created at line 113.
    Found 33-bit adder for signal <n0091> created at line 117.
    Found 33-bit adder for signal <c_out> created at line 144.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 193 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ecc_PE_first> synthesized.

Synthesizing Unit <ecc_mult_dsp>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_mult_dsp.v".
        RADIX = 32
    Found 32x32-bit multiplier for signal <P> created at line 23.
    Summary:
	inferred   1 Multiplier(s).
Unit <ecc_mult_dsp> synthesized.

Synthesizing Unit <ecc_PE>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_PE.v".
        RADIX = 32
    Found 32-bit register for signal <s_out>.
    Found 32-bit register for signal <a_out>.
    Found 32-bit register for signal <m_out>.
    Found 33-bit register for signal <c_out>.
    Found 65-bit adder for signal <n0057> created at line 72.
    Found 65-bit adder for signal <n0060> created at line 72.
    Found 65-bit adder for signal <res> created at line 72.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 129 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ecc_PE> synthesized.

Synthesizing Unit <ecc_PE_final>.
    Related source file is "C:\Users\t-ekarabulut\OneDrive - Microsoft\Caliptra_ECDSA_project_sign\design\ecc\rtl\ecc_PE_final.v".
        RADIX = 32
    Found 32-bit register for signal <s_out>.
    Found 33-bit register for signal <c_out>.
    Found 65-bit adder for signal <n0041> created at line 70.
    Found 65-bit adder for signal <n0044> created at line 70.
    Found 65-bit adder for signal <res> created at line 70.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ecc_PE_final> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 15
 32x32-bit multiplier                                  : 15
# Adders/Subtractors                                   : 25
 22-bit adder                                          : 1
 33-bit adder                                          : 5
 5-bit adder                                           : 1
 65-bit adder                                          : 18
# Registers                                            : 1264
 1-bit register                                        : 1233
 22-bit register                                       : 1
 32-bit register                                       : 17
 33-bit register                                       : 1
 416-bit register                                      : 1
 448-bit register                                      : 2
 5-bit register                                        : 1
 65-bit register                                       : 6
 8-bit register                                        : 2
# Multiplexers                                         : 28
 22-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 20
 33-bit 2-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <b_reg_384> in Unit <MontgomeryMultiplier_dut> is equivalent to the following 31 FFs/Latches, which will be removed : <b_reg_385> <b_reg_386> <b_reg_387> <b_reg_388> <b_reg_389> <b_reg_390> <b_reg_391> <b_reg_392> <b_reg_393> <b_reg_394> <b_reg_395> <b_reg_396> <b_reg_397> <b_reg_398> <b_reg_399> <b_reg_400> <b_reg_401> <b_reg_402> <b_reg_403> <b_reg_404> <b_reg_405> <b_reg_406> <b_reg_407> <b_reg_408> <b_reg_409> <b_reg_410> <b_reg_411> <b_reg_412> <b_reg_413> <b_reg_414> <b_reg_415> 
INFO:Xst:2261 - The FF/Latch <a_reg_384> in Unit <MontgomeryMultiplier_dut> is equivalent to the following 31 FFs/Latches, which will be removed : <a_reg_385> <a_reg_386> <a_reg_387> <a_reg_388> <a_reg_389> <a_reg_390> <a_reg_391> <a_reg_392> <a_reg_393> <a_reg_394> <a_reg_395> <a_reg_396> <a_reg_397> <a_reg_398> <a_reg_399> <a_reg_400> <a_reg_401> <a_reg_402> <a_reg_403> <a_reg_404> <a_reg_405> <a_reg_406> <a_reg_407> <a_reg_408> <a_reg_409> <a_reg_410> <a_reg_411> <a_reg_412> <a_reg_413> <a_reg_414> <a_reg_415> 
WARNING:Xst:1710 - FF/Latch <p_reg_390> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_391> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_392> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_393> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_394> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_395> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_396> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_397> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_398> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_399> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_400> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_401> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_402> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_403> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_404> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_405> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_406> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_407> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_408> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_409> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_164> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_165> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_166> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_169> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_172> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_173> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_175> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_178> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_179> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_180> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_183> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_187> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_188> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_189> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_384> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_385> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_386> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_387> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_388> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_389> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_15> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_16> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_17> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_18> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_19> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_20> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_21> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_22> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_23> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_24> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_25> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_26> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_27> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_28> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_29> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_30> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_31> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <push_reg_38> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <a_reg_384> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_reg_384> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_410> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_411> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_412> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_413> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_414> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_415> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_1> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_2> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_3> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_4> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_5> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_6> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_7> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_8> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_9> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_10> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_11> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_12> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_13> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n_prime_reg_14> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_41> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_42> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_45> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_46> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_47> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_48> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_49> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_52> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_56> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_57> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_60> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_64> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_66> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_71> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_75> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_76> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_78> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_80> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_81> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_82> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_2> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_3> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_7> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_9> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_10> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_12> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_14> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_15> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_17> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_19> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_20> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_21> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_24> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_25> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_28> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_29> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_32> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_34> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_36> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_39> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_119> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_120> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_121> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_122> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_125> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_127> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_133> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_137> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_140> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_142> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_143> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_147> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_150> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_151> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_152> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_153> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_155> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_161> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_162> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_163> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_83> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_86> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_88> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_89> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_90> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_92> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_93> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_95> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_96> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_98> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_99> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_102> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_105> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_108> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_109> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_110> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_111> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_112> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_114> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_117> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_reg_118> (without init value) has a constant value of 0 in block <MontgomeryMultiplier_dut>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <p_reg_416> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_417> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_418> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_419> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_420> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_421> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_422> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_423> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_424> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_425> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_426> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_427> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_428> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_429> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_430> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_431> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_432> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_433> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_434> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_435> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_436> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_437> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_438> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_439> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_440> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_441> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_442> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_443> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_444> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_445> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_446> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <p_reg_447> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_416> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_417> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_418> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_419> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_420> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_421> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_422> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_423> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_424> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_425> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_426> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_427> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_428> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_429> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_430> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_431> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_432> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_433> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_434> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_435> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_436> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_437> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_438> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_439> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_440> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_441> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_442> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_443> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_444> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_445> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_446> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2677 - Node <b_reg_447> of sequential type is unconnected in block <MontgomeryMultiplier_dut>.
WARNING:Xst:2404 -  FFs/Latches <a_reg<415:384>> (without init value) have a constant value of 0 in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2404 -  FFs/Latches <b_reg<447:384>> (without init value) have a constant value of 0 in block <ecc_MontgomeryMultiplier>.

Synthesizing (advanced) Unit <host_if>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <host_if> synthesized (advanced).

Synthesizing (advanced) Unit <sakura_g_aes128>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <sakura_g_aes128> synthesized (advanced).
WARNING:Xst:2677 - Node <p_reg_416> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_417> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_418> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_419> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_420> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_421> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_422> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_423> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_424> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_425> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_426> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_427> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_428> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_429> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_430> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_431> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_432> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_433> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_434> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_435> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_436> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_437> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_438> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_439> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_440> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_441> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_442> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_443> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_444> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_445> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_446> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.
WARNING:Xst:2677 - Node <p_reg_447> of sequential type is unconnected in block <ecc_MontgomeryMultiplier>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 15
 32x32-bit multiplier                                  : 15
# Adders/Subtractors                                   : 22
 33-bit adder                                          : 3
 33-bit adder carry in                                 : 1
 65-bit adder                                          : 18
# Counters                                             : 2
 22-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 3400
 Flip-Flops                                            : 3400
# Multiplexers                                         : 591
 1-bit 2-to-1 multiplexer                              : 582
 32-bit 2-to-1 multiplexer                             : 8
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <p_reg_389> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_390> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_391> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_392> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_393> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_394> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_395> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_396> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_397> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_398> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_399> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_400> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_401> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_402> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_403> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_404> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_405> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_406> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_407> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_163> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_164> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_165> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_166> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_169> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_172> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_173> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_175> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_178> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_179> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_180> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_183> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_187> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_188> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_189> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_384> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_385> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_386> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_387> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_388> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_13> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_14> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_15> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_16> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_17> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_18> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_19> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_20> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_21> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_22> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_23> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_24> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_25> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_26> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_27> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_28> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_29> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_30> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_31> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <push_reg_38> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_408> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_409> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_410> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_411> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_412> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_413> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_414> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_415> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_1> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_2> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_3> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_4> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_5> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_6> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_7> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_8> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_9> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_10> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_11> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n_prime_reg_12> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_41> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_42> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_45> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_46> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_47> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_48> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_49> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_52> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_56> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_57> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_60> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_64> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_66> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_71> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_75> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_76> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_78> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_80> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_81> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_82> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_2> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_3> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_7> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_9> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_10> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_12> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_14> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_15> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_17> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_19> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_20> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_21> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_24> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_25> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_28> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_29> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_32> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_34> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_36> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_39> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_118> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_119> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_120> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_121> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_122> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_125> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_127> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_133> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_137> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_140> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_142> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_143> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_147> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_150> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_151> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_152> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_153> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_155> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_161> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_162> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_83> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_86> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_88> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_89> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_90> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_92> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_93> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_95> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_96> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_98> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_99> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_102> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_105> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_108> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_109> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_110> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_111> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_112> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_114> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_reg_117> (without init value) has a constant value of 0 in block <ecc_MontgomeryMultiplier>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 110   | 100
 100   | unreached
 101   | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <host_if/FSM_1> on signal <now_if_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0101  | 000000100
 0010  | 000001000
 0011  | 000010000
 0100  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------

Optimizing unit <sakura_g_aes128> ...

Optimizing unit <host_if> ...

Optimizing unit <ecc_MontgomeryMultiplier> ...

Optimizing unit <ecc_PE_first> ...

Optimizing unit <ecc_PE> ...

Optimizing unit <ecc_PE_final> ...
INFO:Xst:2261 - The FF/Latch <MontgomeryMultiplier_dut/n_prime_reg_0> in Unit <sakura_g_aes128> is equivalent to the following 289 FFs/Latches, which will be removed : <MontgomeryMultiplier_dut/p_reg_383> <MontgomeryMultiplier_dut/p_reg_382> <MontgomeryMultiplier_dut/p_reg_381> <MontgomeryMultiplier_dut/p_reg_380> <MontgomeryMultiplier_dut/p_reg_379> <MontgomeryMultiplier_dut/p_reg_378> <MontgomeryMultiplier_dut/p_reg_377> <MontgomeryMultiplier_dut/p_reg_376> <MontgomeryMultiplier_dut/p_reg_375> <MontgomeryMultiplier_dut/p_reg_374> <MontgomeryMultiplier_dut/p_reg_373> <MontgomeryMultiplier_dut/p_reg_372> <MontgomeryMultiplier_dut/p_reg_371> <MontgomeryMultiplier_dut/p_reg_370> <MontgomeryMultiplier_dut/p_reg_369> <MontgomeryMultiplier_dut/p_reg_368> <MontgomeryMultiplier_dut/p_reg_367> <MontgomeryMultiplier_dut/p_reg_366> <MontgomeryMultiplier_dut/p_reg_365> <MontgomeryMultiplier_dut/p_reg_364> <MontgomeryMultiplier_dut/p_reg_363> <MontgomeryMultiplier_dut/p_reg_362> <MontgomeryMultiplier_dut/p_reg_361>
   <MontgomeryMultiplier_dut/p_reg_360> <MontgomeryMultiplier_dut/p_reg_359> <MontgomeryMultiplier_dut/p_reg_358> <MontgomeryMultiplier_dut/p_reg_357> <MontgomeryMultiplier_dut/p_reg_356> <MontgomeryMultiplier_dut/p_reg_355> <MontgomeryMultiplier_dut/p_reg_354> <MontgomeryMultiplier_dut/p_reg_353> <MontgomeryMultiplier_dut/p_reg_352> <MontgomeryMultiplier_dut/p_reg_351> <MontgomeryMultiplier_dut/p_reg_350> <MontgomeryMultiplier_dut/p_reg_349> <MontgomeryMultiplier_dut/p_reg_348> <MontgomeryMultiplier_dut/p_reg_347> <MontgomeryMultiplier_dut/p_reg_346> <MontgomeryMultiplier_dut/p_reg_345> <MontgomeryMultiplier_dut/p_reg_344> <MontgomeryMultiplier_dut/p_reg_343> <MontgomeryMultiplier_dut/p_reg_342> <MontgomeryMultiplier_dut/p_reg_341> <MontgomeryMultiplier_dut/p_reg_340> <MontgomeryMultiplier_dut/p_reg_339> <MontgomeryMultiplier_dut/p_reg_338> <MontgomeryMultiplier_dut/p_reg_337> <MontgomeryMultiplier_dut/p_reg_336> <MontgomeryMultiplier_dut/p_reg_335> <MontgomeryMultiplier_dut/p_reg_334>
   <MontgomeryMultiplier_dut/p_reg_333> <MontgomeryMultiplier_dut/p_reg_332> <MontgomeryMultiplier_dut/p_reg_331> <MontgomeryMultiplier_dut/p_reg_330> <MontgomeryMultiplier_dut/p_reg_329> <MontgomeryMultiplier_dut/p_reg_328> <MontgomeryMultiplier_dut/p_reg_327> <MontgomeryMultiplier_dut/p_reg_326> <MontgomeryMultiplier_dut/p_reg_325> <MontgomeryMultiplier_dut/p_reg_324> <MontgomeryMultiplier_dut/p_reg_323> <MontgomeryMultiplier_dut/p_reg_322> <MontgomeryMultiplier_dut/p_reg_321> <MontgomeryMultiplier_dut/p_reg_320> <MontgomeryMultiplier_dut/p_reg_319> <MontgomeryMultiplier_dut/p_reg_318> <MontgomeryMultiplier_dut/p_reg_317> <MontgomeryMultiplier_dut/p_reg_316> <MontgomeryMultiplier_dut/p_reg_315> <MontgomeryMultiplier_dut/p_reg_314> <MontgomeryMultiplier_dut/p_reg_313> <MontgomeryMultiplier_dut/p_reg_312> <MontgomeryMultiplier_dut/p_reg_311> <MontgomeryMultiplier_dut/p_reg_310> <MontgomeryMultiplier_dut/p_reg_309> <MontgomeryMultiplier_dut/p_reg_308> <MontgomeryMultiplier_dut/p_reg_307>
   <MontgomeryMultiplier_dut/p_reg_306> <MontgomeryMultiplier_dut/p_reg_305> <MontgomeryMultiplier_dut/p_reg_304> <MontgomeryMultiplier_dut/p_reg_303> <MontgomeryMultiplier_dut/p_reg_302> <MontgomeryMultiplier_dut/p_reg_301> <MontgomeryMultiplier_dut/p_reg_300> <MontgomeryMultiplier_dut/p_reg_299> <MontgomeryMultiplier_dut/p_reg_298> <MontgomeryMultiplier_dut/p_reg_297> <MontgomeryMultiplier_dut/p_reg_296> <MontgomeryMultiplier_dut/p_reg_295> <MontgomeryMultiplier_dut/p_reg_294> <MontgomeryMultiplier_dut/p_reg_293> <MontgomeryMultiplier_dut/p_reg_292> <MontgomeryMultiplier_dut/p_reg_291> <MontgomeryMultiplier_dut/p_reg_290> <MontgomeryMultiplier_dut/p_reg_289> <MontgomeryMultiplier_dut/p_reg_288> <MontgomeryMultiplier_dut/p_reg_287> <MontgomeryMultiplier_dut/p_reg_286> <MontgomeryMultiplier_dut/p_reg_285> <MontgomeryMultiplier_dut/p_reg_284> <MontgomeryMultiplier_dut/p_reg_283> <MontgomeryMultiplier_dut/p_reg_282> <MontgomeryMultiplier_dut/p_reg_281> <MontgomeryMultiplier_dut/p_reg_280>
   <MontgomeryMultiplier_dut/p_reg_279> <MontgomeryMultiplier_dut/p_reg_278> <MontgomeryMultiplier_dut/p_reg_277> <MontgomeryMultiplier_dut/p_reg_276> <MontgomeryMultiplier_dut/p_reg_275> <MontgomeryMultiplier_dut/p_reg_274> <MontgomeryMultiplier_dut/p_reg_273> <MontgomeryMultiplier_dut/p_reg_272> <MontgomeryMultiplier_dut/p_reg_271> <MontgomeryMultiplier_dut/p_reg_270> <MontgomeryMultiplier_dut/p_reg_269> <MontgomeryMultiplier_dut/p_reg_268> <MontgomeryMultiplier_dut/p_reg_267> <MontgomeryMultiplier_dut/p_reg_266> <MontgomeryMultiplier_dut/p_reg_265> <MontgomeryMultiplier_dut/p_reg_264> <MontgomeryMultiplier_dut/p_reg_263> <MontgomeryMultiplier_dut/p_reg_262> <MontgomeryMultiplier_dut/p_reg_261> <MontgomeryMultiplier_dut/p_reg_260> <MontgomeryMultiplier_dut/p_reg_259> <MontgomeryMultiplier_dut/p_reg_258> <MontgomeryMultiplier_dut/p_reg_257> <MontgomeryMultiplier_dut/p_reg_256> <MontgomeryMultiplier_dut/p_reg_255> <MontgomeryMultiplier_dut/p_reg_254> <MontgomeryMultiplier_dut/p_reg_253>
   <MontgomeryMultiplier_dut/p_reg_252> <MontgomeryMultiplier_dut/p_reg_251> <MontgomeryMultiplier_dut/p_reg_250> <MontgomeryMultiplier_dut/p_reg_249> <MontgomeryMultiplier_dut/p_reg_248> <MontgomeryMultiplier_dut/p_reg_247> <MontgomeryMultiplier_dut/p_reg_246> <MontgomeryMultiplier_dut/p_reg_245> <MontgomeryMultiplier_dut/p_reg_244> <MontgomeryMultiplier_dut/p_reg_243> <MontgomeryMultiplier_dut/p_reg_242> <MontgomeryMultiplier_dut/p_reg_241> <MontgomeryMultiplier_dut/p_reg_240> <MontgomeryMultiplier_dut/p_reg_239> <MontgomeryMultiplier_dut/p_reg_238> <MontgomeryMultiplier_dut/p_reg_237> <MontgomeryMultiplier_dut/p_reg_236> <MontgomeryMultiplier_dut/p_reg_235> <MontgomeryMultiplier_dut/p_reg_234> <MontgomeryMultiplier_dut/p_reg_233> <MontgomeryMultiplier_dut/p_reg_232> <MontgomeryMultiplier_dut/p_reg_231> <MontgomeryMultiplier_dut/p_reg_230> <MontgomeryMultiplier_dut/p_reg_229> <MontgomeryMultiplier_dut/p_reg_228> <MontgomeryMultiplier_dut/p_reg_227> <MontgomeryMultiplier_dut/p_reg_226>
   <MontgomeryMultiplier_dut/p_reg_225> <MontgomeryMultiplier_dut/p_reg_224> <MontgomeryMultiplier_dut/p_reg_223> <MontgomeryMultiplier_dut/p_reg_222> <MontgomeryMultiplier_dut/p_reg_221> <MontgomeryMultiplier_dut/p_reg_220> <MontgomeryMultiplier_dut/p_reg_219> <MontgomeryMultiplier_dut/p_reg_218> <MontgomeryMultiplier_dut/p_reg_217> <MontgomeryMultiplier_dut/p_reg_216> <MontgomeryMultiplier_dut/p_reg_215> <MontgomeryMultiplier_dut/p_reg_214> <MontgomeryMultiplier_dut/p_reg_213> <MontgomeryMultiplier_dut/p_reg_212> <MontgomeryMultiplier_dut/p_reg_211> <MontgomeryMultiplier_dut/p_reg_210> <MontgomeryMultiplier_dut/p_reg_209> <MontgomeryMultiplier_dut/p_reg_208> <MontgomeryMultiplier_dut/p_reg_207> <MontgomeryMultiplier_dut/p_reg_206> <MontgomeryMultiplier_dut/p_reg_205> <MontgomeryMultiplier_dut/p_reg_204> <MontgomeryMultiplier_dut/p_reg_203> <MontgomeryMultiplier_dut/p_reg_202> <MontgomeryMultiplier_dut/p_reg_201> <MontgomeryMultiplier_dut/p_reg_200> <MontgomeryMultiplier_dut/p_reg_199>
   <MontgomeryMultiplier_dut/p_reg_198> <MontgomeryMultiplier_dut/p_reg_197> <MontgomeryMultiplier_dut/p_reg_196> <MontgomeryMultiplier_dut/p_reg_195> <MontgomeryMultiplier_dut/p_reg_194> <MontgomeryMultiplier_dut/p_reg_193> <MontgomeryMultiplier_dut/p_reg_192> <MontgomeryMultiplier_dut/p_reg_191> <MontgomeryMultiplier_dut/p_reg_190> <MontgomeryMultiplier_dut/p_reg_186> <MontgomeryMultiplier_dut/p_reg_185> <MontgomeryMultiplier_dut/p_reg_184> <MontgomeryMultiplier_dut/p_reg_182> <MontgomeryMultiplier_dut/p_reg_181> <MontgomeryMultiplier_dut/p_reg_177> <MontgomeryMultiplier_dut/p_reg_176> <MontgomeryMultiplier_dut/p_reg_174> <MontgomeryMultiplier_dut/p_reg_171> <MontgomeryMultiplier_dut/p_reg_170> <MontgomeryMultiplier_dut/p_reg_168> <MontgomeryMultiplier_dut/p_reg_167> <MontgomeryMultiplier_dut/p_reg_160> <MontgomeryMultiplier_dut/p_reg_159> <MontgomeryMultiplier_dut/p_reg_158> <MontgomeryMultiplier_dut/p_reg_157> <MontgomeryMultiplier_dut/p_reg_156> <MontgomeryMultiplier_dut/p_reg_154>
   <MontgomeryMultiplier_dut/p_reg_149> <MontgomeryMultiplier_dut/p_reg_148> <MontgomeryMultiplier_dut/p_reg_146> <MontgomeryMultiplier_dut/p_reg_145> <MontgomeryMultiplier_dut/p_reg_144> <MontgomeryMultiplier_dut/p_reg_141> <MontgomeryMultiplier_dut/p_reg_139> <MontgomeryMultiplier_dut/p_reg_138> <MontgomeryMultiplier_dut/p_reg_136> <MontgomeryMultiplier_dut/p_reg_135> <MontgomeryMultiplier_dut/p_reg_134> <MontgomeryMultiplier_dut/p_reg_132> <MontgomeryMultiplier_dut/p_reg_131> <MontgomeryMultiplier_dut/p_reg_130> <MontgomeryMultiplier_dut/p_reg_129> <MontgomeryMultiplier_dut/p_reg_128> <MontgomeryMultiplier_dut/p_reg_126> <MontgomeryMultiplier_dut/p_reg_124> <MontgomeryMultiplier_dut/p_reg_123> <MontgomeryMultiplier_dut/p_reg_116> <MontgomeryMultiplier_dut/p_reg_115> <MontgomeryMultiplier_dut/p_reg_113> <MontgomeryMultiplier_dut/p_reg_107> <MontgomeryMultiplier_dut/p_reg_106> <MontgomeryMultiplier_dut/p_reg_104> <MontgomeryMultiplier_dut/p_reg_103> <MontgomeryMultiplier_dut/p_reg_101>
   <MontgomeryMultiplier_dut/p_reg_100> <MontgomeryMultiplier_dut/p_reg_97> <MontgomeryMultiplier_dut/p_reg_94> <MontgomeryMultiplier_dut/p_reg_91> <MontgomeryMultiplier_dut/p_reg_87> <MontgomeryMultiplier_dut/p_reg_85> <MontgomeryMultiplier_dut/p_reg_84> <MontgomeryMultiplier_dut/p_reg_79> <MontgomeryMultiplier_dut/p_reg_77> <MontgomeryMultiplier_dut/p_reg_74> <MontgomeryMultiplier_dut/p_reg_73> <MontgomeryMultiplier_dut/p_reg_72> <MontgomeryMultiplier_dut/p_reg_70> <MontgomeryMultiplier_dut/p_reg_69> <MontgomeryMultiplier_dut/p_reg_68> <MontgomeryMultiplier_dut/p_reg_67> <MontgomeryMultiplier_dut/p_reg_65> <MontgomeryMultiplier_dut/p_reg_63> <MontgomeryMultiplier_dut/p_reg_62> <MontgomeryMultiplier_dut/p_reg_61> <MontgomeryMultiplier_dut/p_reg_59> <MontgomeryMultiplier_dut/p_reg_58> <MontgomeryMultiplier_dut/p_reg_55> <MontgomeryMultiplier_dut/p_reg_54> <MontgomeryMultiplier_dut/p_reg_53> <MontgomeryMultiplier_dut/p_reg_51> <MontgomeryMultiplier_dut/p_reg_50> <MontgomeryMultiplier_dut/p_reg_44>
   <MontgomeryMultiplier_dut/p_reg_43> <MontgomeryMultiplier_dut/p_reg_40> <MontgomeryMultiplier_dut/p_reg_38> <MontgomeryMultiplier_dut/p_reg_37> <MontgomeryMultiplier_dut/p_reg_35> <MontgomeryMultiplier_dut/p_reg_33> <MontgomeryMultiplier_dut/p_reg_31> <MontgomeryMultiplier_dut/p_reg_30> <MontgomeryMultiplier_dut/p_reg_27> <MontgomeryMultiplier_dut/p_reg_26> <MontgomeryMultiplier_dut/p_reg_23> <MontgomeryMultiplier_dut/p_reg_22> <MontgomeryMultiplier_dut/p_reg_18> <MontgomeryMultiplier_dut/p_reg_16> <MontgomeryMultiplier_dut/p_reg_13> <MontgomeryMultiplier_dut/p_reg_11> <MontgomeryMultiplier_dut/p_reg_8> <MontgomeryMultiplier_dut/p_reg_6> <MontgomeryMultiplier_dut/p_reg_5> <MontgomeryMultiplier_dut/p_reg_4> <MontgomeryMultiplier_dut/p_reg_1> <MontgomeryMultiplier_dut/p_reg_0>

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sakura_g_aes128, actual ratio is 11.
FlipFlop MontgomeryMultiplier_dut/n_prime_reg_0 has been replicated 1 time(s)
FlipFlop MontgomeryMultiplier_dut/odd has been replicated 6 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2902
 Flip-Flops                                            : 2902

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sakura_g_aes128.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4573
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 223
#      LUT2                        : 344
#      LUT3                        : 1154
#      LUT4                        : 455
#      LUT5                        : 38
#      LUT6                        : 529
#      MUXCY                       : 924
#      VCC                         : 1
#      XORCY                       : 899
# FlipFlops/Latches                : 2902
#      FD                          : 1
#      FDC                         : 41
#      FDCE                        : 821
#      FDP                         : 1
#      FDR                         : 625
#      FDRE                        : 1413
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 73
#      IBUF                        : 24
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 40
# DSPs                             : 58
#      DSP48A1                     : 58

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2902  out of  93296     3%  
 Number of Slice LUTs:                 2748  out of  46648     5%  
    Number used as Logic:              2748  out of  46648     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4559
   Number with an unused Flip Flop:    1657  out of   4559    36%  
   Number with an unused LUT:          1811  out of   4559    39%  
   Number of fully used LUT-FF pairs:  1091  out of   4559    23%  
   Number of unique control sets:        77

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    328    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     58  out of    132    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
lbus_clk                           | IBUFG+BUFG             | 2945  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 26.702ns (Maximum Frequency: 37.451MHz)
   Minimum input arrival time before clock: 5.273ns
   Maximum output required time after clock: 8.141ns
   Maximum combinational path delay: 5.183ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'lbus_clk'
  Clock period: 26.702ns (frequency: 37.451MHz)
  Total number of paths / destination ports: 1004048415214 / 7948
-------------------------------------------------------------------------
Delay:               26.702ns (Levels of Logic = 72)
  Source:            MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P (DSP)
  Destination:       MontgomeryMultiplier_dut/gen_PE[0].box_i/s_out_31 (FF)
  Source Clock:      lbus_clk rising
  Destination Clock: lbus_clk rising

  Data Path: MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P to MontgomeryMultiplier_dut/gen_PE[0].box_i/s_out_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   7.889   1.234  MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P (MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P_P47_to_MULT2/Mmult_P1)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P1 (MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P1_PCOUT_to_MULT2/Mmult_P2_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P2 (MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P2_P47_to_MULT2/Mmult_P3)
     DSP48A1:C30->P0       1   3.141   0.682  MontgomeryMultiplier_dut/first_box/MULT2/Mmult_P3 (MontgomeryMultiplier_dut/first_box/mult_out_2<34>)
     LUT2:I1->O            1   0.254   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_lut<2> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_lut<2>)
     MUXCY:S->O            1   0.215   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<2> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<3> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<4> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<5> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<6> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<7> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<8> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<9> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<10> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<11> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<12> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<13> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<14> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<15> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<16> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<17> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<18> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<19> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<20> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<21> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<22> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<23> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<24> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<25> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<26> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<27> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<28> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<29> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<30> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<30>)
     MUXCY:CI->O           0   0.023   0.000  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<31> (MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_cy<31>)
     XORCY:CI->O           1   0.206   0.682  MontgomeryMultiplier_dut/first_box/Madd_c_out_Madd_xor<32> (MontgomeryMultiplier_dut/c_array<0><32>)
     LUT3:I2->O            2   0.254   0.726  MontgomeryMultiplier_dut/gen_PE[0].box_i/mux5711 (MontgomeryMultiplier_dut/gen_PE[0].box_i/c_mux<32>)
     LUT3:I2->O            1   0.254   0.682  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n006032 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n006032)
     LUT3:I2->O            1   0.254   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_lut<0>33 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_lut<0>33)
     MUXCY:S->O            1   0.215   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_32 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>33)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_33 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>34)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_34 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>35)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_35 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>36)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_36 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>37)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_37 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>38)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_38 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>39)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_39 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>40)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_40 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>41)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_41 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>42)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_42 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>43)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_43 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>44)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_44 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>45)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_45 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>46)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_46 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>47)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_47 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>48)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_48 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>49)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_49 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>50)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_50 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>51)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_51 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>52)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_52 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>53)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_53 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>54)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_54 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>55)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_55 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>56)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_56 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>57)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_57 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>58)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_58 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>59)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_59 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>60)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_60 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>61)
     MUXCY:CI->O           1   0.023   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>_61 (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_cy<0>62)
     XORCY:CI->O           1   0.206   0.682  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_n0060_xor<0>_62 (MontgomeryMultiplier_dut/gen_PE[0].box_i/n0060<63>)
     LUT1:I0->O            1   0.254   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_res_cy<63>_rt (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_res_cy<63>_rt)
     MUXCY:S->O            0   0.215   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_res_cy<63> (MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_res_cy<63>)
     XORCY:CI->O           1   0.206   0.000  MontgomeryMultiplier_dut/gen_PE[0].box_i/Madd_res_xor<64> (MontgomeryMultiplier_dut/gen_PE[0].box_i/res<64>)
     FDR:D                     0.074          MontgomeryMultiplier_dut/gen_PE[0].box_i/s_out_31
    ----------------------------------------
    Total                     26.702ns (20.780ns logic, 5.922ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lbus_clk'
  Total number of paths / destination ports: 860 / 859
-------------------------------------------------------------------------
Offset:              5.273ns (Levels of Logic = 2)
  Source:            lbus_rstn (PAD)
  Destination:       host_if/now_if_state_FSM_FFd1 (FF)
  Destination Clock: lbus_clk rising

  Data Path: lbus_rstn to host_if/now_if_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  lbus_rstn_IBUF (lbus_rstn_IBUF)
     INV:I->O            838   0.255   2.550  host_if/RSTn_inv8201_INV_0 (host_if/RSTn_inv)
     FDCE:CLR                  0.459          host_if/lbus_din_reg_0
    ----------------------------------------
    Total                      5.273ns (2.042ns logic, 3.231ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lbus_clk'
  Total number of paths / destination ports: 112 / 24
-------------------------------------------------------------------------
Offset:              8.141ns (Levels of Logic = 5)
  Source:            MontgomeryMultiplier_dut/push_reg_9 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      lbus_clk rising

  Data Path: MontgomeryMultiplier_dut/push_reg_9 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            34   0.525   2.008  MontgomeryMultiplier_dut/push_reg_9 (MontgomeryMultiplier_dut/push_reg_9)
     LUT6:I0->O            1   0.254   0.000  MontgomeryMultiplier_dut/push_reg_eq_zero<38>_wg_lut<5> (MontgomeryMultiplier_dut/push_reg_eq_zero<38>_wg_lut<5>)
     MUXCY:S->O            1   0.215   0.000  MontgomeryMultiplier_dut/push_reg_eq_zero<38>_wg_cy<5> (MontgomeryMultiplier_dut/push_reg_eq_zero<38>_wg_cy<5>)
     MUXCY:CI->O           5   0.262   0.949  MontgomeryMultiplier_dut/push_reg_eq_zero<38>_wg_cy<6> (MontgomeryMultiplier_dut/push_reg_eq_zero)
     LUT2:I0->O            3   0.250   0.765  MontgomeryMultiplier_dut/ready_o1 (M_HEADER_1_OBUF)
     OBUF:I->O                 2.912          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      8.141ns (4.418ns logic, 3.722ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 20
-------------------------------------------------------------------------
Delay:               5.183ns (Levels of Logic = 2)
  Source:            PORT_B_OEn (PAD)
  Destination:       FTDI_BDBUS_D<7> (PAD)

  Data Path: PORT_B_OEn to FTDI_BDBUS_D<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  PORT_B_OEn_IBUF (PORT_B_OEn_IBUF)
     IOBUF:T->IO               2.912          FTDI_BDBUS_D_7_IOBUF (FTDI_BDBUS_D<7>)
    ----------------------------------------
    Total                      5.183ns (4.240ns logic, 0.943ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock lbus_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lbus_clk       |   26.702|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.55 secs
 
--> 

Total memory usage is 4634292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  472 (   0 filtered)
Number of infos    :    6 (   0 filtered)

