1663b9d6a26a ("drm/i915: Reorganize intel_rotation_info")
8d0deca8c6e0 ("drm/i915: Pass 90/270 vs. 0/180 rotation info for intel_gen4_compute_page_offset()")
27ba39101404 ("drm/i915: s/tile_width/tile_width_bytes/")
9106cf1747cc ("drm/i915: Account for the size of the chroma plane for the rotated gtt view")
b16bb01fd2d5 ("drm/i915: Fix intel_tile_width() parameters")
ac484963f979 ("drm/i915: Standardize on 'cpp' for bytes per pixel")
54ea9da88fc8 ("drm/i915: Make display gtt offsets u32")
11d23e6fa186 ("drm/i915: Pass rotation_info to intel_rotate_fb_obj_pages()")
871302555b1d ("drm/i915: Pass stride to rotate_pages()")
7723f47dc685 ("drm/i915: Rename the rotated gtt view member to 'rotated'")
ce1e5c140ce9 ("drm/i915: s/intel_gen4_compute_page_offset/intel_compute_tile_offset/")
d843310d1464 ("drm/i915: Use intel_tile_{size,width,height}() in intel_gen4_compute_page_offset()")
d9b3288ecf2f ("drm/i915: change intel_fill_fb_ggtt_view() to use the real tile size")
832be82f87c2 ("drm/i915: Redo intel_tile_height() as intel_tile_size() / intel_tile_width()")
7b49f9483966 ("drm/i915: Factor out intel_tile_width()")
b5c653384f84 ("drm/i915: Pass modifier instead of tiling_mode to gen4_compute_page_offset()")
a8d201af6850 ("drm/i915: Use plane state for primary plane updates.")
2fde13910c8c ("drm/i915: Use passed plane state for sprite planes, v4.")
151268821e6f ("drm/i915: Add extra paranoia to ILK watermark calculations")
666a45379e2c ("drm/i915: Separate cherryview from valleyview")
a6d09186fa27 ("drm/i915: Stuff rotation params into view union")
75c82a536285 ("drm/i915: Drop return value from intel_fill_fb_ggtt_view")
f0f59a00a1c9 ("drm/i915: Type safe register read/write")
0670c5a68812 ("drm/i915: Add 'offset' to uncore funcs")
8a74db7a86a5 ("drm/i915: Pull the vgpu uncore funcs apart from the rest of gen6+")
0d925ea02310 ("drm/i915: Wrap context LRI init in a macro")
35dc3f97a69b ("drm/i915: Give names to more ring registers")
9244a817019f ("drm/i915: Wrap ASSIGN_CTX_{PDP,PM4L} in do {} while(0)")
8f40db776adb ("drm/i915: Add wa_ctx_emit_reg()")
f92a9162208a ("drm/i915: Add functions to emit register offsets to the ring")
e597ef40457f ("drm/i915: Make the cmd parser 64bit regs explicit")
8697600b4046 ("drm/i915: Make the high dword offset more explicit in i915_reg_read_ioctl")
e6c4c763661d ("drm/i915: Parametrize MOCS registers")
6fa1c5f1a7c2 ("drm/i915: Parametrize L3 error registers")
086f8e84a085 ("drm/i915: Prefix raw register defines with underscore")
b2e8c6cd0974 ("drm/i915: Streamline gpio_mmio_base deduction")
78e0d2e3477a ("drm/i915: Store DVO SRCDIM register offset under intel_dvo_device")
2a5c08323dec ("drm/i915: s/is_sdvob/enum port/")
13ae3a0d5b13 ("drm/i915/gen9: simplify DC toggling code")
1f38089cb73a ("drm/i915: Model PSR AUX register selection more like the normal AUX code")
443a389f43c0 ("drm/i915: Add dev_priv->psr_mmio_base")
330e20ec7730 ("drm/i915: Store aux data reg offsets in intel_dp->aux_ch_data_reg[]")
da00bdcfb259 ("drm/i915: Remove the magic AUX_CTL is at DP + foo tricks")
750a951fd348 ("drm/i915: Parametrize AUX registers")
a121f4e5fae5 ("drm/i915: Replace the aux ddc name switch statement with kasprintf()")
aca7b684bab9 ("drm/i915: Check for FIFO underruns after modeset on IVB/HSW and CPT/PPT")
44eb0cb9620c ("drm/i915: Avoid pointer arithmetic in calculating plane surface offset")
6fb403de3620 ("drm/i915: Add csr programming registers to dmc debugfs entry")
16e11b994635 ("drm/i915/bxt: Expose DC5 entry count")
8337206d3bf0 ("drm/i915/skl: Expose DC5/DC6 entry counts")
