{"Source Block": ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@233:243@HdlIdDef", "\n  // internal registers\n\n  reg               dma_wr = 'd0;\n  reg               dma_sync = 'd0;\n  reg     [511:0]   dma_data = 'd0;\n\n  // internal signals\n\n  wire    [ 18:0]   gpio_i;\n  wire    [ 18:0]   gpio_o;\n"], "Clone Blocks": [["hdl/projects/ad9625x2_fmc/vc707/system_top.v@232:242", "  inout             arst_0;\n\n  // internal registers\n\n  reg               dma_wr = 'd0;\n  reg               dma_sync = 'd0;\n  reg     [511:0]   dma_data = 'd0;\n\n  // internal signals\n\n  wire    [ 18:0]   gpio_i;\n"]], "Diff Content": {"Delete": [[238, "  reg     [511:0]   dma_data = 'd0;\n"]], "Add": [[238, "  reg               adc_wr = 'd0;\n"], [238, "  reg     [511:0]   adc_wdata = 'd0;\n"]]}}