<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>run</TopModelName>
        <TargetClockPeriod>18.00</TargetClockPeriod>
        <ClockUncertainty>4.86</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_666_1>
                <TripCount>64</TripCount>
                <Latency>30848</Latency>
                <AbsoluteTimeLatency>555264</AbsoluteTimeLatency>
                <IterationLatency>482</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_668_2>
                    <TripCount>16</TripCount>
                    <Latency>480</Latency>
                    <AbsoluteTimeLatency>8640</AbsoluteTimeLatency>
                    <IterationLatency>30</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_668_2>
            </VITIS_LOOP_666_1>
            <VITIS_LOOP_674_3>
                <TripCount>64</TripCount>
                <Latency>128</Latency>
                <AbsoluteTimeLatency>2304</AbsoluteTimeLatency>
                <IterationLatency>2</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_674_3>
            <VITIS_LOOP_682_4>
                <TripCount>inf</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>6</min>
                        <max>1281</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_682_4>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <DSP>235</DSP>
            <FF>16383</FF>
            <LUT>23264</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>run</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>toScheduler_TDATA</name>
            <Object>toScheduler</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>toScheduler_TVALID</name>
            <Object>toScheduler</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>toScheduler_TREADY</name>
            <Object>toScheduler</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>run</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_runTestAfterInit_fu_951</InstName>
                    <ModuleName>runTestAfterInit</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>951</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>read_train_U0</InstName>
                            <ModuleName>read_train</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                        </Instance>
                        <Instance>
                            <InstName>runTestAfterInit_Block_entry1119_proc7_U0</InstName>
                            <ModuleName>runTestAfterInit_Block_entry1119_proc7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>111</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_insert_point_fu_291</InstName>
                                    <ModuleName>insert_point</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>291</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_insert_point_Pipeline_is_valid_label2_fu_750</InstName>
                                            <ModuleName>insert_point_Pipeline_is_valid_label2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>750</ID>
                                            <BindInstances>add_ln74_fu_161_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_insert_point_Pipeline_insert_point_label4_fu_770</InstName>
                                            <ModuleName>insert_point_Pipeline_insert_point_label4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>770</ID>
                                            <BindInstances>add_ln247_fu_222_p2 add_ln248_fu_232_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_insert_point_Pipeline_VITIS_LOOP_267_1_fu_796</InstName>
                                            <ModuleName>insert_point_Pipeline_VITIS_LOOP_267_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>796</ID>
                                            <BindInstances>add_ln300_fu_1368_p2 add_ln301_fu_1401_p2 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 fadd_32ns_32ns_32_4_full_dsp_1_U42 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 fsub_32ns_32ns_32_4_full_dsp_1_U39 faddfsub_32ns_32ns_32_4_full_dsp_1_U40 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 faddfsub_32ns_32ns_32_4_full_dsp_1_U41 i_real_4_fu_2173_p2 k_real_fu_1430_p2 k_real_2_fu_1436_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_insert_point_Pipeline_insert_point_label6_fu_815</InstName>
                                            <ModuleName>insert_point_Pipeline_insert_point_label6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>815</ID>
                                            <BindInstances>add_ln353_fu_265_p2 add_ln354_fu_275_p2 add_ln354_1_fu_289_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln248_fu_1010_p2 add_ln886_fu_1029_p2 add_ln354_fu_1068_p2 add_ln354_1_fu_1092_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_find_region_fu_326</InstName>
                                    <ModuleName>find_region</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>326</ID>
                                    <BindInstances>add_ln37_fu_902_p2 add_ln58_fu_922_p2 fdiv_32ns_32ns_32_10_no_dsp_1_U115</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_writeOutcome_fu_352</InstName>
                                    <ModuleName>writeOutcome</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>352</ID>
                                    <BindInstances>outcome_AOV_U empty_fu_329_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>fcmp_32ns_32ns_1_2_no_dsp_1_U166 fcmp_32ns_32ns_1_2_no_dsp_1_U167 fcmp_32ns_32ns_1_2_no_dsp_1_U168 add_ln74_fu_421_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>copyInputAOV_in_c_U contr_command_U contr_uniId_V_U contr_taskId_V_U contr_checkId_V_U contr_AOV_U contr_AOV_1_U contr_AOV_2_U contr_AOV_3_U contr_AOV_4_U contr_AOV_5_U contr_AOV_6_U contr_AOV_7_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln666_fu_999_p2 sub_ln670_fu_1029_p2 add_ln668_fu_1050_p2 sub_ln670_1_fu_1080_p2 add_ln670_fu_1107_p2 mul_64ns_66ns_81_1_1_U235 add_ln670_1_fu_1135_p2 sub_ln670_2_fu_1161_p2 mul_64ns_66ns_129_1_1_U236 sub_ln670_3_fu_1227_p2 mul_64ns_66ns_129_1_1_U237 sub_ln670_4_fu_1299_p2 mul_64ns_66ns_129_1_1_U238 sub_ln670_5_fu_1371_p2 mul_64ns_66ns_129_1_1_U239 sub_ln670_6_fu_1443_p2 mul_64ns_66ns_129_1_1_U240 sub_ln670_7_fu_1515_p2 mul_64ns_66ns_129_1_1_U241 sub_ln670_8_fu_1587_p2 mul_64ns_66ns_129_1_1_U242 sub_ln670_9_fu_1664_p2 add_ln670_2_fu_1643_p2 mul_64ns_66ns_129_1_1_U243 add_ln670_3_fu_1714_p2 mul_64ns_66ns_129_1_1_U244 add_ln670_4_fu_1785_p2 mul_64ns_66ns_129_1_1_U245 add_ln670_5_fu_1856_p2 mul_64ns_66ns_129_1_1_U246 add_ln670_6_fu_1927_p2 mul_64ns_66ns_129_1_1_U247 add_ln670_7_fu_1998_p2 mul_64ns_66ns_129_1_1_U248 add_ln670_8_fu_2069_p2 mul_64ns_66ns_129_1_1_U249 add_ln670_9_fu_2140_p2 mul_64ns_66ns_129_1_1_U250 add_ln670_10_fu_2211_p2 mul_64ns_66ns_129_1_1_U251 add_ln670_11_fu_2282_p2 mul_64ns_66ns_129_1_1_U252 add_ln670_12_fu_2353_p2 mul_64ns_66ns_129_1_1_U253 add_ln670_13_fu_2424_p2 mul_64ns_66ns_129_1_1_U254 add_ln670_14_fu_2495_p2 mul_64ns_66ns_129_1_1_U255 add_ln670_15_fu_2566_p2 mul_64ns_66ns_129_1_1_U256 add_ln670_16_fu_2637_p2 mul_64ns_66ns_129_1_1_U257 add_ln670_17_fu_2642_p2 mul_64ns_66ns_129_1_1_U258 add_ln674_fu_3040_p2 regions_U regions_2_U regions_4_U regions_1_U regions_3_U regions_5_U n_regions_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>read_train</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>36</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.648 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.278 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 71</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>369</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>385</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>insert_point_Pipeline_is_valid_label2</Name>
            <Loops>
                <is_valid_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>7.997</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.198 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.342 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5 ~ 19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <is_valid_label2>
                        <Name>is_valid_label2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>3 ~ 17</Latency>
                        <AbsoluteTimeLatency>54.000 ns ~ 0.306 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </is_valid_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>157</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="is_valid_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_161_p2" SOURCE="detector_solid/abs_solid_detector.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point_Pipeline_insert_point_label4</Name>
            <Loops>
                <insert_point_label4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <insert_point_label4>
                        <Name>insert_point_label4</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </insert_point_label4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_222_p2" SOURCE="detector_solid/abs_solid_detector.cpp:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_232_p2" SOURCE="detector_solid/abs_solid_detector.cpp:248" URAM="0" VARIABLE="add_ln248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point_Pipeline_VITIS_LOOP_267_1</Name>
            <Loops>
                <VITIS_LOOP_267_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>46</Best-caseLatency>
                    <Average-caseLatency>590</Average-caseLatency>
                    <Worst-caseLatency>1134</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.828 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.412 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>46 ~ 1134</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_267_1>
                        <Name>VITIS_LOOP_267_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>136</max>
                            </range>
                        </TripCount>
                        <Latency>44 ~ 1132</Latency>
                        <AbsoluteTimeLatency>0.792 us ~ 20.376 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>46</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_267_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>4960</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>5923</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_1368_p2" SOURCE="detector_solid/abs_solid_detector.cpp:300" URAM="0" VARIABLE="add_ln300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_1401_p2" SOURCE="detector_solid/abs_solid_detector.cpp:301" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub91_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="sub79_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="ov_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub91_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="ov_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U42" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="sub79_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="ov_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub91_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="ov_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="sub79_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="ov_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="ov_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:295" URAM="0" VARIABLE="d_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:296" URAM="0" VARIABLE="distance_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U39" SOURCE="detector_solid/abs_solid_detector.cpp:301" URAM="0" VARIABLE="d2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U40" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="sub79_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:304" URAM="0" VARIABLE="ov_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="sub91_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_267_1" OPTYPE="fsub" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_4_full_dsp_1_U41" SOURCE="detector_solid/abs_solid_detector.cpp:306" URAM="0" VARIABLE="ov_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_1" OPTYPE="add" PRAGMA="" RTLNAME="i_real_4_fu_2173_p2" SOURCE="detector_solid/abs_solid_detector.cpp:330" URAM="0" VARIABLE="i_real_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_1" OPTYPE="add" PRAGMA="" RTLNAME="k_real_fu_1430_p2" SOURCE="detector_solid/abs_solid_detector.cpp:331" URAM="0" VARIABLE="k_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_267_1" OPTYPE="add" PRAGMA="" RTLNAME="k_real_2_fu_1436_p2" SOURCE="detector_solid/abs_solid_detector.cpp:347" URAM="0" VARIABLE="k_real_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point_Pipeline_insert_point_label6</Name>
            <Loops>
                <insert_point_label6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>12.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.468 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.468 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.468 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <insert_point_label6>
                        <Name>insert_point_label6</Name>
                        <TripCount>8</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.432 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </insert_point_label6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>651</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>536</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_265_p2" SOURCE="detector_solid/abs_solid_detector.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_275_p2" SOURCE="detector_solid/abs_solid_detector.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="insert_point_label6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_1_fu_289_p2" SOURCE="detector_solid/abs_solid_detector.cpp:354" URAM="0" VARIABLE="add_ln354_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>insert_point</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>176</Average-caseLatency>
                    <Worst-caseLatency>1204</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.126 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.168 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.672 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7 ~ 1204</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>6763</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>8695</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_1010_p2" SOURCE="detector_solid/abs_solid_detector.cpp:248" URAM="0" VARIABLE="add_ln248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln886_fu_1029_p2" SOURCE="/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886" URAM="0" VARIABLE="add_ln886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_1068_p2" SOURCE="detector_solid/abs_solid_detector.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_1_fu_1092_p2" SOURCE="detector_solid/abs_solid_detector.cpp:354" URAM="0" VARIABLE="add_ln354_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>find_region</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>12.383</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>84</Average-caseLatency>
                    <Worst-caseLatency>116</Worst-caseLatency>
                    <Best-caseRealTimeLatency>36.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.512 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.088 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 116</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 114</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.052 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>55</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2017</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2417</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_902_p2" SOURCE="detector_solid/abs_solid_detector.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_922_p2" SOURCE="detector_solid/abs_solid_detector.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="9" LOOP="VITIS_LOOP_37_1" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_10_no_dsp_1_U115" SOURCE="detector_solid/abs_solid_detector.cpp:62" URAM="0" VARIABLE="tmp_score"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>writeOutcome</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>0.144 us</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>272</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="outcome_AOV_U" SOURCE="detector_solid/abs_solid_detector.cpp:504" URAM="0" VARIABLE="outcome_AOV"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_329_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runTestAfterInit_Block_entry1119_proc7</Name>
            <Loops>
                <is_valid_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>63</Average-caseLatency>
                    <Worst-caseLatency>1206</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.134 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.708 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1206</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <is_valid_label2>
                        <Name>is_valid_label2</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>8</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 17</Latency>
                        <AbsoluteTimeLatency>36.000 ns ~ 0.306 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </is_valid_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>10275</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>14777</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>27</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U166" SOURCE="" URAM="0" VARIABLE="p_read_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U167" SOURCE="" URAM="0" VARIABLE="p_read113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U168" SOURCE="" URAM="0" VARIABLE="p_read12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="is_valid_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_421_p2" SOURCE="detector_solid/abs_solid_detector.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>runTestAfterInit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>1278</Worst-caseLatency>
                    <Best-caseRealTimeLatency>54.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.004 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>2</min>
                            <max>1207</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2 ~ 1207</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>22</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>11945</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>16234</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>30</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="copyInputAOV_in_c_U" SOURCE="" URAM="0" VARIABLE="copyInputAOV_in_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_command_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_command"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_uniId_V_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_uniId_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_taskId_V_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_taskId_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_checkId_V_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_checkId_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_1_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_2_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_3_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_4_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_5_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_6_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="contr_AOV_7_U" SOURCE="detector_solid/abs_solid_detector.cpp:549" URAM="0" VARIABLE="contr_AOV_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>run</Name>
            <Loops>
                <VITIS_LOOP_666_1>
                    <VITIS_LOOP_668_2/>
                </VITIS_LOOP_666_1>
                <VITIS_LOOP_674_3/>
                <VITIS_LOOP_682_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>18.00</TargetClockPeriod>
                    <ClockUncertainty>4.86</ClockUncertainty>
                    <EstimatedClockPeriod>13.694</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_666_1>
                        <Name>VITIS_LOOP_666_1</Name>
                        <TripCount>64</TripCount>
                        <Latency>30848</Latency>
                        <AbsoluteTimeLatency>0.555 ms</AbsoluteTimeLatency>
                        <IterationLatency>482</IterationLatency>
                        <PipelineDepth>482</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_668_2>
                            <Name>VITIS_LOOP_668_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>480</Latency>
                            <AbsoluteTimeLatency>8.640 us</AbsoluteTimeLatency>
                            <IterationLatency>30</IterationLatency>
                            <PipelineDepth>30</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_668_2>
                    </VITIS_LOOP_666_1>
                    <VITIS_LOOP_674_3>
                        <Name>VITIS_LOOP_674_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>2.304 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_674_3>
                    <VITIS_LOOP_682_4>
                        <Name>VITIS_LOOP_682_4</Name>
                        <TripCount>inf</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>6</min>
                                <max>1281</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>6 ~ 1281</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_runTestAfterInit_fu_951</Instance>
                        </InstanceList>
                    </VITIS_LOOP_682_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <DSP>235</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>106</UTIL_DSP>
                    <FF>16383</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>23264</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>43</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_666_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln666_fu_999_p2" SOURCE="detector_solid/abs_solid_detector.cpp:666" URAM="0" VARIABLE="add_ln666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_666_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_fu_1029_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln668_fu_1050_p2" SOURCE="detector_solid/abs_solid_detector.cpp:668" URAM="0" VARIABLE="add_ln668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_1_fu_1080_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_fu_1107_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="6" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_81_1_1_U235" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_1_fu_1135_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_2_fu_1161_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U236" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_3_fu_1227_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U237" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_4_fu_1299_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U238" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_5_fu_1371_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U239" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_6_fu_1443_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U240" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_7_fu_1515_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U241" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_8_fu_1587_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U242" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln670_9_fu_1664_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="sub_ln670_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_2_fu_1643_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U243" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_3_fu_1714_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U244" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_4_fu_1785_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U245" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_5_fu_1856_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U246" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_6_fu_1927_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U247" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_7_fu_1998_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U248" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_8_fu_2069_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U249" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_9_fu_2140_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U250" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_10_fu_2211_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U251" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_11_fu_2282_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U252" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_12_fu_2353_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U253" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_13_fu_2424_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U254" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_14_fu_2495_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U255" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_15_fu_2566_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U256" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_16_fu_2637_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U257" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln670_17_fu_2642_p2" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="add_ln670_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_668_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U258" SOURCE="detector_solid/abs_solid_detector.cpp:670" URAM="0" VARIABLE="mul_ln670_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_674_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_3040_p2" SOURCE="detector_solid/abs_solid_detector.cpp:674" URAM="0" VARIABLE="add_ln674"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_U" SOURCE="" URAM="0" VARIABLE="regions"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_2_U" SOURCE="" URAM="0" VARIABLE="regions_2"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_4_U" SOURCE="" URAM="0" VARIABLE="regions_4"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_1_U" SOURCE="" URAM="0" VARIABLE="regions_1"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_3_U" SOURCE="" URAM="0" VARIABLE="regions_3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="regions_5_U" SOURCE="" URAM="0" VARIABLE="regions_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="n_regions_V_U" SOURCE="" URAM="0" VARIABLE="n_regions_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export display_name="faultDetectorMicro" output="/home/francesco/workspace/ip_repo" vivado_clock="20"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="errorInTask" index="0" direction="inout" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="errorInTask" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outcomeInRam" index="1" direction="out" srcType="OutcomeStr*" srcSize="288">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="outcomeInRam" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputAOV" index="2" direction="in" srcType="controlStr*" srcSize="320">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inputAOV_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inputAOV_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="copyInputAOV" index="3" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="copyInputAOV" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="trainedRegions" index="4" direction="in" srcType="REGION_T*" srcSize="768">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="trainedRegions" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_regions_in" index="5" direction="in" srcType="ap_uint&lt;8&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="n_regions_in" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="toScheduler" index="6" direction="out" srcType="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="toScheduler" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="18" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="errorInTask" offset="16" range="16"/>
                <memorie memorieName="n_regions_in" offset="64" range="64"/>
                <memorie memorieName="outcomeInRam" offset="1024" range="1024"/>
                <memorie memorieName="trainedRegions" offset="131072" range="131072"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="inputAOV_1" access="W" description="Data signal of inputAOV" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputAOV" access="W" description="Bit 31 to 0 of inputAOV"/>
                    </fields>
                </register>
                <register offset="0x24" name="inputAOV_2" access="W" description="Data signal of inputAOV" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputAOV" access="W" description="Bit 63 to 32 of inputAOV"/>
                    </fields>
                </register>
                <register offset="0x2c" name="copyInputAOV" access="W" description="Data signal of copyInputAOV" range="32">
                    <fields>
                        <field offset="0" width="1" name="copyInputAOV" access="W" description="Bit 0 to 0 of copyInputAOV"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="errorInTask"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="outcomeInRam"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="inputAOV"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44" argName="copyInputAOV"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096" argName="trainedRegions"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="n_regions_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem:toScheduler</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="inputAOV"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="320" final_bitwidth="512" argName="inputAOV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="toScheduler" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="toScheduler_">
            <ports>
                <port>toScheduler_TDATA</port>
                <port>toScheduler_TREADY</port>
                <port>toScheduler_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="toScheduler"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">320 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 18, 16, 0, BRAM=80, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inputAOV_1, 0x20, 32, W, Data signal of inputAOV, </column>
                    <column name="s_axi_control">inputAOV_2, 0x24, 32, W, Data signal of inputAOV, </column>
                    <column name="s_axi_control">copyInputAOV, 0x2c, 32, W, Data signal of copyInputAOV, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="toScheduler">both, 8, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="errorInTask">inout, bool*</column>
                    <column name="outcomeInRam">out, OutcomeStr*</column>
                    <column name="inputAOV">in, controlStr*</column>
                    <column name="copyInputAOV">in, bool</column>
                    <column name="trainedRegions">in, REGION_T*</column>
                    <column name="n_regions_in">in, ap_uint&lt;8&gt;*</column>
                    <column name="toScheduler">out, stream&lt;ap_uint&lt;8&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="errorInTask">s_axi_control, memory, , name=errorInTask offset=16 range=16</column>
                    <column name="outcomeInRam">s_axi_control, memory, , name=outcomeInRam offset=1024 range=1024</column>
                    <column name="inputAOV">m_axi_gmem, interface, , </column>
                    <column name="inputAOV">s_axi_control, register, offset, name=inputAOV_1 offset=0x20 range=32</column>
                    <column name="inputAOV">s_axi_control, register, offset, name=inputAOV_2 offset=0x24 range=32</column>
                    <column name="copyInputAOV">s_axi_control, register, , name=copyInputAOV offset=0x2c range=32</column>
                    <column name="trainedRegions">s_axi_control, memory, , name=trainedRegions offset=131072 range=131072</column>
                    <column name="n_regions_in">s_axi_control, memory, , name=n_regions_in offset=64 range=64</column>
                    <column name="toScheduler">toScheduler, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:38" status="valid" parentFunction="find_region" variable="" isDirective="0" options="min=0 max=16"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:39" status="valid" parentFunction="find_region" variable="" isDirective="0" options="II=4"/>
        <Pragma type="inline" location="detector_solid/abs_solid_detector.cpp:83" status="valid" parentFunction="update_train_regions" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="detector_solid/abs_solid_detector.cpp:269" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="min=0 max=136"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:270" status="valid" parentFunction="insert_point" variable="" isDirective="0" options="II=8"/>
        <Pragma type="dataflow" location="detector_solid/abs_solid_detector.cpp:534" status="warning" parentFunction="runtestafterinit" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:544" status="valid" parentFunction="runtestafterinit" variable="contr.AOV" isDirective="0" options="variable=contr.AOV complete"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:623" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = copyInputAOV"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:624" status="valid" parentFunction="run" variable="" isDirective="0" options="m_axi port = inputAOV"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:625" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = trainedRegions"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:626" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = n_regions_in"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:627" status="valid" parentFunction="run" variable="" isDirective="0" options="s_axilite port = errorInTask"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:628" status="valid" parentFunction="run" variable="outcomeInRam" isDirective="0" options="s_axilite port=outcomeInRam"/>
        <Pragma type="interface" location="detector_solid/abs_solid_detector.cpp:631" status="valid" parentFunction="run" variable="toScheduler" isDirective="0" options="axis port=toScheduler"/>
        <Pragma type="reset" location="detector_solid/abs_solid_detector.cpp:633" status="warning" parentFunction="run" variable="errorInTask" isDirective="0" options="variable=errorInTask">
            <Msg msg_id="207-5541" msg_severity="WARNING" msg_body="Invalid variable in '#pragma HLS reset': expect variable to be static or global"/>
        </Pragma>
        <Pragma type="array_partition" location="detector_solid/abs_solid_detector.cpp:634" status="valid" parentFunction="run" variable="regions" isDirective="0" options="variable=regions dim=2 cyclic factor=2"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:669" status="valid" parentFunction="run" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="detector_solid/abs_solid_detector.cpp:675" status="valid" parentFunction="run" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

