

================================================================
== Vitis HLS Report for 'md5_final_1_Pipeline_VITIS_LOOP_152_2'
================================================================
* Date:           Mon Jul 17 20:41:52 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.726 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       65|  20.000 ns|  0.650 us|    2|   65|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_152_2  |        0|       63|         1|          1|          1|  0 ~ 63|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 4 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %i"   --->   Operation 5 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i33 %i_read, i33 %i_4"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body14"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = load i33 %i_4" [md5.c:152]   --->   Operation 8 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = partselect i27 @_ssdm_op_PartSelect.i27.i33.i32.i32, i33 %i_6, i32 6, i32 32" [md5.c:152]   --->   Operation 10 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.40ns)   --->   "%icmp_ln152 = icmp_eq  i27 %tmp, i27 0" [md5.c:152]   --->   Operation 11 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %while.end18.loopexit.exitStub, void %while.body14.split" [md5.c:152]   --->   Operation 12 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_5_cast = zext i33 %i_6" [md5.c:152]   --->   Operation 13 'zext' 'i_5_cast' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 63, i64 31" [md5.c:140]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [md5.c:152]   --->   Operation 15 'specloopname' 'specloopname_ln152' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.59ns)   --->   "%i_7 = add i33 %i_6, i33 1" [md5.c:153]   --->   Operation 16 'add' 'i_7' <Predicate = (icmp_ln152)> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr i8 %ctx_data, i64 0, i64 %i_5_cast" [md5.c:153]   --->   Operation 17 'getelementptr' 'ctx_data_addr' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln153 = store i8 0, i6 %ctx_data_addr" [md5.c:153]   --->   Operation 18 'store' 'store_ln153' <Predicate = (icmp_ln152)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln152 = store i33 %i_7, i33 %i_4" [md5.c:152]   --->   Operation 19 'store' 'store_ln152' <Predicate = (icmp_ln152)> <Delay = 1.58>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln152 = br void %while.body14" [md5.c:152]   --->   Operation 20 'br' 'br_ln152' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (!icmp_ln152)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                     (alloca           ) [ 011]
i_read                  (read             ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_6                     (load             ) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
tmp                     (partselect       ) [ 000]
icmp_ln152              (icmp             ) [ 011]
br_ln152                (br               ) [ 000]
i_5_cast                (zext             ) [ 000]
speclooptripcount_ln140 (speclooptripcount) [ 000]
specloopname_ln152      (specloopname     ) [ 000]
i_7                     (add              ) [ 000]
ctx_data_addr           (getelementptr    ) [ 000]
store_ln153             (store            ) [ 000]
store_ln152             (store            ) [ 000]
br_ln152                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_4_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="33" slack="0"/>
<pin id="46" dir="0" index="1" bw="33" slack="0"/>
<pin id="47" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="ctx_data_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="33" slack="0"/>
<pin id="54" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="store_ln153_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="6" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="33" slack="0"/>
<pin id="66" dir="0" index="1" bw="33" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_6_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="33" slack="1"/>
<pin id="71" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="27" slack="0"/>
<pin id="74" dir="0" index="1" bw="33" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="0" index="3" bw="7" slack="0"/>
<pin id="77" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln152_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="27" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_5_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="33" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_5_cast/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_7_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="33" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln152_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="33" slack="0"/>
<pin id="101" dir="0" index="1" bw="33" slack="1"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_4_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="33" slack="0"/>
<pin id="106" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="63"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="44" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="69" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="97"><net_src comp="69" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="40" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="109"><net_src comp="104" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="110"><net_src comp="104" pin="1"/><net_sink comp="99" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_data | {2 }
 - Input state : 
	Port: md5_final.1_Pipeline_VITIS_LOOP_152_2 : i | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		icmp_ln152 : 2
		br_ln152 : 3
		i_5_cast : 1
		i_7 : 1
		ctx_data_addr : 2
		store_ln153 : 3
		store_ln152 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |     i_7_fu_93     |    0    |    40   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln152_fu_82 |    0    |    34   |
|----------|-------------------|---------|---------|
|   read   | i_read_read_fu_44 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|     tmp_fu_72     |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |   i_5_cast_fu_88  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    74   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_4_reg_104|   33   |
+-----------+--------+
|   Total   |   33   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   74   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   33   |    -   |
+-----------+--------+--------+
|   Total   |   33   |   74   |
+-----------+--------+--------+
