// Seed: 4118912657
module module_0 (
    input wire id_0
);
  parameter id_2 = id_2;
  id_4(
      id_5
  ); id_6(
      1
  );
endmodule
module module_1 (
    input supply1 id_0,
    id_19,
    input tri id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11,
    output wand id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri id_15,
    input supply1 id_16,
    output wand id_17
);
  assign id_13 = id_1;
  id_20 :
  assert property (@(negedge 1) 1) id_7 = 1;
  module_0 modCall_1 (id_15);
  assign modCall_1.type_7 = 0;
endmodule
