
---------- Begin Simulation Statistics ----------
final_tick                               1163137400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78540                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739300                       # Number of bytes of host memory used
host_op_rate                                    78769                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18346.23                       # Real time elapsed on the host
host_tick_rate                               63399253                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440915166                       # Number of instructions simulated
sim_ops                                    1445120190                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.163137                       # Number of seconds simulated
sim_ticks                                1163137400000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.110643                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              170830451                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           193881743                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16775613                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        264783236                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20571420                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21388332                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          816912                       # Number of indirect misses.
system.cpu0.branchPred.lookups              334009942                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149804                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050459                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10240423                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654231                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30709272                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67412114                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508990                       # Number of instructions committed
system.cpu0.commit.committedOps            1251562753                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2158883501                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579727                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.301876                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1534050788     71.06%     71.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    370604596     17.17%     88.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97886780      4.53%     92.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89590348      4.15%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22281918      1.03%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5603001      0.26%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3500886      0.16%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4655912      0.22%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30709272      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2158883501                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112921                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808985                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697627                       # Number of loads committed
system.cpu0.commit.membars                    2104086                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104092      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699523370     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748078     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255442     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251562753                       # Class of committed instruction
system.cpu0.commit.refs                     536003548                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508990                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251562753                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.855886                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.855886                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            239785307                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6567719                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           169341566                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1347910257                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               980579631                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                940062385                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10252726                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13584535                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3603416                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  334009942                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                248864874                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1203460821                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5224084                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1379111320                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33575858                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143920                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         954034530                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         191401871                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594239                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2174283465                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635921                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906220                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1200347480     55.21%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               725518181     33.37%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               128403389      5.91%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98203611      4.52%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12349587      0.57%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4641740      0.21%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  611656      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203726      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4095      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2174283465                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      146518667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10304226                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321201581                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554765                       # Inst execution rate
system.cpu0.iew.exec_refs                   555119936                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149108459                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              194364691                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415947353                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2409900                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5506435                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152438026                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1318929065                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406011477                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7571095                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1287500777                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1001037                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6310567                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10252726                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8505067                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       136299                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19796171                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17345                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10987                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4518070                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27249726                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5132105                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10987                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       677600                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9626626                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                537538815                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1278986339                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.898274                       # average fanout of values written-back
system.cpu0.iew.wb_producers                482857063                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551097                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1279047672                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1580031799                       # number of integer regfile reads
system.cpu0.int_regfile_writes              818843032                       # number of integer regfile writes
system.cpu0.ipc                              0.538826                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538826                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106144      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            719486217     55.56%     55.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833936      0.91%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100405      0.16%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411102151     31.74%     88.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148442970     11.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1295071873                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1716700                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001326                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 315013     18.35%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1177650     68.60%     86.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               224035     13.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1294682377                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4766261723                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1278986289                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1386306004                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1311701301                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1295071873                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7227764                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67366308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           117915                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4067117                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40691729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2174283465                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.595632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1217558175     56.00%     56.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          687647735     31.63%     87.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214866061      9.88%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43728881      2.01%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7919054      0.36%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1220865      0.06%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             816051      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             384618      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             142025      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2174283465                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558028                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20431987                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2676209                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415947353                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152438026                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2071                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2320802132                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5473904                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              208615268                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800536141                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5605719                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               995105394                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11481832                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                12627                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1632948675                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1333585026                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          862342451                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                928008562                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14485277                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10252726                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32138117                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61806305                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1632948631                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163398                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6291                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13427766                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6245                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3447122810                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2653367723                       # The number of ROB writes
system.cpu0.timesIdled                       31212588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2038                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.173680                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12293274                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14433184                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1800172                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18098707                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            660766                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         673251                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12485                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21110941                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41719                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050206                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1330296                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16230058                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2148105                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11322342                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67687430                       # Number of instructions committed
system.cpu1.commit.committedOps              68737845                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    294306791                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.233558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.956599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    265489136     90.21%     90.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14402177      4.89%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5460151      1.86%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4187444      1.42%     98.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       902841      0.31%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       443871      0.15%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1073987      0.36%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       199079      0.07%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2148105      0.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    294306791                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075074                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65722536                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16753255                       # Number of loads committed
system.cpu1.commit.membars                    2100502                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100502      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43607388     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803461     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5226350      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68737845                       # Class of committed instruction
system.cpu1.commit.refs                      23029823                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67687430                       # Number of Instructions Simulated
system.cpu1.committedOps                     68737845                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.398491                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.398491                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            235724036                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               502106                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11721365                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84558944                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16865479                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40008392                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1331680                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1207687                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2683571                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21110941                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14237415                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    279130726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               170256                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88026562                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3603112                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070908                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15680875                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12954040                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.295666                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         296613158                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.300316                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.731259                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               240211628     80.98%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35693560     12.03%     93.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11480543      3.87%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7176167      2.42%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1423060      0.48%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  571264      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   54009      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1411      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1516      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           296613158                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1109422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1401241                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17862727                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256759                       # Inst execution rate
system.cpu1.iew.exec_refs                    25826714                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6597606                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              202231870                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19770105                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051035                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1154024                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6897951                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80031802                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19229108                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1321154                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76443054                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1004557                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4898375                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1331680                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7081886                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        65307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          659352                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16017                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2006                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         9771                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3016850                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       621383                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2006                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       406201                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995040                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42509121                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75437513                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.837460                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 35599705                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253382                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75482563                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97195701                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50589809                       # number of integer regfile writes
system.cpu1.ipc                              0.227351                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.227351                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100721      2.70%      2.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49421229     63.55%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  55      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20636388     26.54%     92.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5605715      7.21%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              77764208                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1518418                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019526                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 363239     23.92%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                933893     61.50%     85.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               221284     14.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77181891                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         453805255                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75437501                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91327106                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76880181                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 77764208                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151621                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11293956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           145289                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           266                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      4882689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    296613158                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.262174                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740875                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          249200075     84.02%     84.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29510727      9.95%     93.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11166641      3.76%     97.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3496775      1.18%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1974671      0.67%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             467446      0.16%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             490497      0.17%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             199630      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             106696      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      296613158                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261197                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7127394                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          735786                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19770105                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6897951                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu1.numCycles                       297722580                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2028546616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217241082                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45693702                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7253044                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19059393                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2755422                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                22275                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105303708                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82696612                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55434344                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39936893                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8950973                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1331680                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19012345                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9740642                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105303696                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31765                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               812                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14567003                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   372217690                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162433649                       # The number of ROB writes
system.cpu1.timesIdled                          20667                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.345371                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11710317                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14574974                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1876779                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18054748                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            615479                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         688268                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           72789                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20876234                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        30976                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050227                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1332825                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101727                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2076176                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151411                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13451191                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64191080                       # Number of instructions committed
system.cpu2.commit.committedOps              65241516                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    279033027                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.233813                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.959547                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    251831461     90.25%     90.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13468699      4.83%     95.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5236826      1.88%     96.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3968027      1.42%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       850509      0.30%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       412793      0.15%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1000077      0.36%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       188459      0.07%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2076176      0.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    279033027                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013703                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342585                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862087                       # Number of loads committed
system.cpu2.commit.membars                    2100517                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100517      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41196930     63.15%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912314     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031611      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65241516                       # Class of committed instruction
system.cpu2.commit.refs                      21943937                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64191080                       # Number of Instructions Simulated
system.cpu2.committedOps                     65241516                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.395337                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.395337                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            221529618                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               573797                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11026286                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              83720702                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16326889                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39884851                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1334128                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1244007                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2508695                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20876234                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13818731                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    264461157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               150391                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      90241335                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3756164                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.073992                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15244941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12325796                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.319844                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         281584181                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.325819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.775231                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               224598774     79.76%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35680957     12.67%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11746831      4.17%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7028556      2.50%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1363949      0.48%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  962553      0.34%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  201554      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     875      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     132      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           281584181                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         557246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1399964                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16920762                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.258542                       # Inst execution rate
system.cpu2.iew.exec_refs                    24564890                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6386187                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              190341468                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19488195                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1231771                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1269068                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6975116                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           78667301                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18178703                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1230831                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72945335                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1028529                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4737892                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1334128                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6872716                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62776                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          586196                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        15827                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1882                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        11393                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3626108                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       893266                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1882                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       438777                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        961187                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40475242                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72022496                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.841009                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34040047                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.255271                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72064520                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93035367                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48298559                       # number of integer regfile writes
system.cpu2.ipc                              0.227514                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.227514                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100747      2.83%      2.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47141034     63.55%     66.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     66.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19539157     26.34%     92.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5395083      7.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74176166                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1477556                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.019920                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 353525     23.93%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                911258     61.67%     85.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               212771     14.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73552961                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         431545805                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72022484                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92094349                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  74967529                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74176166                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3699772                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13425784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           131762                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        548361                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6798727                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    281584181                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.263424                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.744362                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          236546442     84.01%     84.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27887032      9.90%     93.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10704563      3.80%     97.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3292630      1.17%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1917714      0.68%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             470267      0.17%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             475244      0.17%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             193849      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              96440      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      281584181                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.262904                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7832983                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          858008                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19488195                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6975116                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    230                       # number of misc regfile reads
system.cpu2.numCycles                       282141427                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2044127755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              204086012                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494472                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6163585                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18541871                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2694966                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                22541                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            103753057                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              81538294                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           54730225                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 39553573                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9056386                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1334128                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             18039037                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11235753                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       103753045                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29560                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13286570                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   355648336                       # The number of ROB reads
system.cpu2.rob.rob_writes                  159942184                       # The number of ROB writes
system.cpu2.timesIdled                          15794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.954912                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               12224492                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14058426                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2660352                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         19276142                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            512984                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         859206                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          346222                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22621051                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19083                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050197                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1647883                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13566056                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2026929                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27412593                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58527666                       # Number of instructions committed
system.cpu3.commit.committedOps              59578076                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    246380620                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.241813                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.990693                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    222110292     90.15%     90.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12001218      4.87%     95.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4527164      1.84%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3427441      1.39%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       762632      0.31%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       361418      0.15%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       977525      0.40%     99.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       186001      0.08%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2026929      0.82%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    246380620                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865072                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56827074                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14729283                       # Number of loads committed
system.cpu3.commit.membars                    2100490                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100490      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37237544     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15779480     26.49%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4460418      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59578076                       # Class of committed instruction
system.cpu3.commit.refs                      20239910                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58527666                       # Number of Instructions Simulated
system.cpu3.committedOps                     59578076                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.295491                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.295491                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            183950858                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              1043395                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            11410674                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              94158074                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                18866612                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 44103011                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1648949                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1699772                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2468629                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22621051                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 15950420                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    230539169                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               411239                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     106432626                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5322836                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.089979                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          17837450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          12737476                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.423351                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         251038059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.436798                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.922547                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               185905517     74.05%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                39326219     15.67%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15021962      5.98%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6700988      2.67%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1176009      0.47%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1969001      0.78%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  937909      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     320      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           251038059                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         367006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1701723                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                16608035                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.272914                       # Inst execution rate
system.cpu3.iew.exec_refs                    22405744                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5705606                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              155422362                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             22821926                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2198748                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1098100                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8146487                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           86968155                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16700138                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           977615                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68612000                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1160004                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4621663                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1648949                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6874016                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        60506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          494976                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13962                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1355                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         9902                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      8092643                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2635860                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1355                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       429535                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1272188                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38805226                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67845193                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.829834                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32201880                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.269864                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67880289                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                87721789                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45016387                       # number of integer regfile writes
system.cpu3.ipc                              0.232802                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.232802                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100707      3.02%      3.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             44808838     64.39%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            17987349     25.85%     93.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4692572      6.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69589615                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1456974                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.020937                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 344203     23.62%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                902204     61.92%     85.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               210565     14.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              68945868                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         391792553                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67845181                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        114359189                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  80365324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69589615                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6602831                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27390078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           118316                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3451487                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     18971817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    251038059                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.277207                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.763118                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          208697540     83.13%     83.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26599418     10.60%     93.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9589401      3.82%     97.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3082318      1.23%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1879928      0.75%     99.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             454667      0.18%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             458243      0.18%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             190416      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              86128      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      251038059                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.276803                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12532574                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1754731                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            22821926                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8146487                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu3.numCycles                       251405065                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2074864414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167638173                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39869698                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4850841                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                21509258                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2775239                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                17226                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            112927266                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              90095317                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           60570837                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 43134810                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9212980                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1648949                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             17074461                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20701139                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       112927254                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32408                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10721921                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           862                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   331343138                       # The number of ROB reads
system.cpu3.rob.rob_writes                  178642655                       # The number of ROB writes
system.cpu3.timesIdled                           9452                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2309723                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               111880                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2601617                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  5                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              16050559                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6698988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13298597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       859985                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        99018                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69190696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5574471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139196350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5673489                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3626845                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3767344                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2832170                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              956                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            590                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3068892                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3068857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3626845                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1764                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19994263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19994263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669634944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669634944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1377                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6699047                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6699047    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6699047                       # Request fanout histogram
system.membus.respLayer1.occupancy        35623095978                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30122664752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7512659349.264706                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   48967342103.450951                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 502129952500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   141415728500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1021721671500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13789401                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13789401                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13789401                       # number of overall hits
system.cpu2.icache.overall_hits::total       13789401                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        29330                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         29330                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        29330                       # number of overall misses
system.cpu2.icache.overall_misses::total        29330                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    789604000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    789604000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    789604000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    789604000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13818731                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13818731                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13818731                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13818731                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002122                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002122                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002122                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002122                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 26921.377429                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 26921.377429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 26921.377429                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 26921.377429                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25774                       # number of writebacks
system.cpu2.icache.writebacks::total            25774                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3524                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3524                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3524                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3524                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25806                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25806                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25806                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    694111500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    694111500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    694111500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    694111500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001867                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001867                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001867                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001867                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 26897.291328                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 26897.291328                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 26897.291328                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 26897.291328                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25774                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13789401                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13789401                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        29330                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        29330                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    789604000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    789604000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13818731                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13818731                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002122                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 26921.377429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 26921.377429                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3524                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3524                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25806                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    694111500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    694111500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001867                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 26897.291328                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 26897.291328                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990388                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13424332                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25774                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           520.847831                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        345097000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990388                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999700                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999700                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         27663268                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        27663268                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17546277                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17546277                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17546277                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17546277                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4809494                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4809494                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4809494                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4809494                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 451141700971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 451141700971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 451141700971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 451141700971                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22355771                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22355771                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22355771                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22355771                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.215134                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.215134                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.215134                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.215134                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93802.321194                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93802.321194                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93802.321194                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93802.321194                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5088776                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       183034                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            69558                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2225                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    73.158745                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.262472                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1469562                       # number of writebacks
system.cpu2.dcache.writebacks::total          1469562                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3753586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3753586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3753586                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3753586                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1055908                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1055908                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1055908                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1055908                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  96770876561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  96770876561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  96770876561                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  96770876561                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047232                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047232                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047232                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047232                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91647.072056                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91647.072056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91647.072056                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91647.072056                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1469562                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14580654                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14580654                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2743931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2743931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 248154046000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 248154046000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17324585                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17324585                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158384                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158384                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 90437.422078                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90437.422078                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2150187                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2150187                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       593744                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       593744                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  48856670000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  48856670000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034272                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034272                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82285.749414                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82285.749414                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2965623                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2965623                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2065563                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2065563                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 202987654971                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 202987654971                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031186                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.410552                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.410552                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 98272.313636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98272.313636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1603399                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1603399                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       462164                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       462164                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  47914206561                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  47914206561                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091860                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091860                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 103673.601927                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103673.601927                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          364                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          364                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          211                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4786500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4786500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.366957                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.366957                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22684.834123                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22684.834123                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          115                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          115                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28878.260870                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28878.260870                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1092500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1092500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          394                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.451777                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.451777                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6137.640449                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6137.640449                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       959500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       959500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441624                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441624                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5514.367816                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5514.367816                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       412500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       412500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       371500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       371500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634870                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634870                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415357                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415357                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46651866500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46651866500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050227                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050227                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395493                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395493                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112317.516016                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112317.516016                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415357                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415357                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46236509500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46236509500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395493                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395493                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111317.516016                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111317.516016                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.365457                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19652288                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1471147                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.358480                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        345108500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.365457                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.886421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.886421                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48285110                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48285110                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8431567967.479674                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   51443366603.081184                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 502129896000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   126054540000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1037082860000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     15931474                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15931474                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     15931474                       # number of overall hits
system.cpu3.icache.overall_hits::total       15931474                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18946                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18946                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18946                       # number of overall misses
system.cpu3.icache.overall_misses::total        18946                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    519908499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    519908499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    519908499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    519908499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     15950420                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15950420                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     15950420                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15950420                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001188                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001188                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001188                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001188                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27441.597118                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27441.597118                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27441.597118                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27441.597118                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          809                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.416667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15918                       # number of writebacks
system.cpu3.icache.writebacks::total            15918                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2996                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2996                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2996                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2996                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15950                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15950                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15950                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15950                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    455876999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    455876999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    455876999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    455876999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001000                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001000                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28581.630031                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28581.630031                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28581.630031                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28581.630031                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15918                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     15931474                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15931474                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18946                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18946                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    519908499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    519908499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     15950420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15950420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001188                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001188                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27441.597118                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27441.597118                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2996                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2996                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15950                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15950                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    455876999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    455876999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28581.630031                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28581.630031                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.987026                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15621899                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15918                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           981.398354                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        352083000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.987026                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999595                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999595                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         31916790                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        31916790                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15787126                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15787126                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15787126                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15787126                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4622299                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4622299                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4622299                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4622299                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 444382412165                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 444382412165                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 444382412165                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 444382412165                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20409425                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20409425                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20409425                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20409425                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.226479                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.226479                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.226479                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.226479                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96138.828787                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96138.828787                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96138.828787                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96138.828787                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5025659                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       190085                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            66970                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2248                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    75.043437                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.557384                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1337423                       # number of writebacks
system.cpu3.dcache.writebacks::total          1337423                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3642060                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3642060                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3642060                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3642060                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       980239                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       980239                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       980239                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       980239                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  90751255472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  90751255472                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  90751255472                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  90751255472                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.048029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.048029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.048029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.048029                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 92580.743545                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92580.743545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 92580.743545                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92580.743545                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1337423                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13297660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13297660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2651775                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2651775                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 245260583000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 245260583000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15949435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15949435                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.166261                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.166261                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 92489.213074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 92489.213074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2090755                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2090755                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       561020                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       561020                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47043865500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47043865500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83854.168301                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83854.168301                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2489466                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2489466                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1970524                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1970524                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 199121829165                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 199121829165                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4459990                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4459990                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.441823                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.441823                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 101050.192317                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 101050.192317                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1551305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1551305                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       419219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       419219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  43707389972                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  43707389972                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093996                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093996                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 104259.086473                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 104259.086473                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          351                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          351                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5663000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5663000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.366426                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.366426                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27896.551724                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27896.551724                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          101                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          102                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3085500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.184116                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.184116                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        30250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          217                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          188                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          188                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1210000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1210000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          405                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464198                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464198                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6436.170213                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6436.170213                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          181                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          181                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1058000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1058000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446914                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446914                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5845.303867                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5845.303867                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       390500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       390500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       361500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       361500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691356                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691356                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358841                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358841                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  38479784500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  38479784500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050197                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050197                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341689                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341689                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 107233.522647                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 107233.522647                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358841                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358841                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  38120943500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  38120943500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341689                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341689                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 106233.522647                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 106233.522647                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.348244                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17816509                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1338889                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.306935                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        352094500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.348244                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.885883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.885883                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44260078                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44260078                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    160997676.470588                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   335753947.286874                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1189708000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1160400439500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2736960500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212132114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212132114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212132114                       # number of overall hits
system.cpu0.icache.overall_hits::total      212132114                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36732760                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36732760                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36732760                       # number of overall misses
system.cpu0.icache.overall_misses::total     36732760                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 480559281998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 480559281998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 480559281998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 480559281998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    248864874                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    248864874                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    248864874                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    248864874                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147601                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147601                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147601                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147601                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13082.580291                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13082.580291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13082.580291                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13082.580291                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1937                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.589286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34632617                       # number of writebacks
system.cpu0.icache.writebacks::total         34632617                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2100109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2100109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2100109                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2100109                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34632651                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34632651                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34632651                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34632651                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 425784930499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 425784930499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 425784930499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 425784930499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.139162                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.139162                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.139162                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.139162                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12294.321058                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12294.321058                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12294.321058                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12294.321058                       # average overall mshr miss latency
system.cpu0.icache.replacements              34632617                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212132114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212132114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36732760                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36732760                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 480559281998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 480559281998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    248864874                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    248864874                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147601                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13082.580291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13082.580291                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2100109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2100109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34632651                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34632651                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 425784930499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 425784930499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.139162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.139162                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12294.321058                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12294.321058                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          246764520                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34632617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.125206                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        532362397                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       532362397                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481390802                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481390802                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481390802                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481390802                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46060927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46060927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46060927                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46060927                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1185699516157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1185699516157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1185699516157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1185699516157                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527451729                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527451729                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527451729                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527451729                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087327                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087327                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087327                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087327                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25741.981184                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25741.981184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25741.981184                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25741.981184                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8536391                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       198168                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           160051                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2327                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.335443                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.160292                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30516221                       # number of writebacks
system.cpu0.dcache.writebacks::total         30516221                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16009776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16009776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16009776                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16009776                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30051151                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30051151                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30051151                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30051151                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 506223240559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 506223240559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 506223240559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 506223240559                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056974                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056974                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056974                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056974                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16845.386074                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16845.386074                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16845.386074                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16845.386074                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30516221                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    344037476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      344037476                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37162849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37162849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 814980380500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 814980380500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381200325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381200325                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21929.975834                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21929.975834                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10353414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10353414                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26809435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26809435                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 405301929500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 405301929500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15117.884040                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15117.884040                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137353326                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137353326                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8898078                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8898078                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 370719135657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 370719135657                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251404                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41662.832766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41662.832766                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5656362                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5656362                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3241716                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3241716                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 100921311059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 100921311059                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022165                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022165                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31132.064332                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31132.064332                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1844                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1844                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10909500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10909500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.443376                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.443376                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5916.214751                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5916.214751                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           71                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26218.309859                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26218.309859                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3833                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3833                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          223                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          223                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1946500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1946500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054980                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054980                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8728.699552                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8728.699552                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          220                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          220                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1726500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1726500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054241                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7847.727273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7847.727273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584146                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584146                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466313                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466313                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52816626500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52816626500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443914                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113264.323534                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113264.323534                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466313                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466313                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52350313500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52350313500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443914                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443914                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112264.323534                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112264.323534                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998032                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512497988                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30517249                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.793715                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998032                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087538087                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087538087                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34548569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28775389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21807                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              354633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               21515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              348966                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               12967                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              348602                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64432448                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34548569                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28775389                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21807                       # number of overall hits
system.l2.overall_hits::.cpu1.data             354633                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              21515                       # number of overall hits
system.l2.overall_hits::.cpu2.data             348966                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              12967                       # number of overall hits
system.l2.overall_hits::.cpu3.data             348602                       # number of overall hits
system.l2.overall_hits::total                64432448                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             84081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1739506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8408                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1194385                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1119787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            987991                       # number of demand (read+write) misses
system.l2.demand_misses::total                5141432                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            84081                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1739506                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8408                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1194385                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4291                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1119787                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2983                       # number of overall misses
system.l2.overall_misses::.cpu3.data           987991                       # number of overall misses
system.l2.overall_misses::total               5141432                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7309162998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 192336616520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    843947498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 143374335620                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    411649999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 135685746361                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    283843999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 121829533798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     602074836793                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7309162998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 192336616520                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    843947498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 143374335620                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    411649999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 135685746361                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    283843999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 121829533798                       # number of overall miss cycles
system.l2.overall_miss_latency::total    602074836793                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34632650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30514895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1549018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1468753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1336593                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69573880                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34632650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30514895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1549018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1468753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1336593                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69573880                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.278272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.771059                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.166279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.762407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.187022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.739186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073899                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.278272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.771059                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.166279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.762407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.187022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.739186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073899                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86930.019838                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110569.676977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100374.345623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120040.301595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95933.348637                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121171.031956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95153.871606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 123310.368007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117102.557574                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86930.019838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110569.676977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100374.345623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120040.301595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95933.348637                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121171.031956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95153.871606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 123310.368007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117102.557574                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2305400                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     55553                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.499109                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    788190                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3767344                       # number of writebacks
system.l2.writebacks::total                   3767344                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          81460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          43221                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            422                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          42788                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          41458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              210333                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         81460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         43221                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           422                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         42788                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         41458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             210333                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        83905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1658046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1151164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1076999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       946533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4931099                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        83905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1658046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1151164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1076999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       946533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1772823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6703922                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6460336999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 168773794608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    732716998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127603061279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    345404999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 120598819974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    235286999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 108130534353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 532879956209                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6460336999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 168773794608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    732716998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127603061279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    345404999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 120598819974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    235286999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 108130534353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 193481354719                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 726361310928                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.262717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.743157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.149926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.733274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.165831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.708168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070876                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.262717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.743157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.149926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.733274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.165831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.708168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.096357                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76995.852440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101790.779392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92304.988410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110846.987292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89275.006203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111976.724188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88955.387146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114238.525601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108065.150631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76995.852440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101790.779392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92304.988410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110846.987292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89275.006203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111976.724188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88955.387146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114238.525601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 109137.434882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108348.711535                       # average overall mshr miss latency
system.l2.replacements                       12255716                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8101239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8101239                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8101239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8101239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61032064                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61032064                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61032064                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61032064                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1772823                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1772823                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 193481354719                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 193481354719                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 109137.434882                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 109137.434882                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  109                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                128                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       362000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.955882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.389831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.361702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.365079                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.540084                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5569.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3066.406250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1305500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       471000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       470000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2589000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.955882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.389831                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.361702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.365079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.540084                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20084.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20478.260870                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20434.782609                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20226.562500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            136                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.945946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.351351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.482759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.424242                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.558824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       717500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       257500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       281000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       280500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1536500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.945946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.351351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.482759                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.424242                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.558824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19807.692308                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20035.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20217.105263                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2678801                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           133439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           146475                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3087081                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1030732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         801867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         742094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         629754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3204447                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 118195020882                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  96739929053                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  90648801293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  78372759128                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  383956510356                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3709533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6291528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.277860                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.862007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.847591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.811299                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.509327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114670.953150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120643.359875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122152.720940                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 124449.799649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119819.897273                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        59228                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26747                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        26458                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        26021                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           138454                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       971504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       775120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       715636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       603733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3065993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103226276863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  86252556577                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  80716266795                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69578529123                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 339773629358                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.261894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.833254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.817372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.777777                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.487321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106254.093512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111276.391497                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 112789.556136                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 115247.185632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110820.092987                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34548569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         21515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         12967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34604858                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        84081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7309162998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    843947498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    411649999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    283843999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8848604494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34632650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30215                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34704621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.278272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.166279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.187022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86930.019838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100374.345623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95933.348637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95153.871606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88696.255065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          422                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1406                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        83905                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6460336999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    732716998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    345404999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    235286999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7773745995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.262717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.149926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.165831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76995.852440                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92304.988410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89275.006203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88955.387146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79036.021788                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26096588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       226267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       215527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       202127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26740509                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       708774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       392518                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       377693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       358237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1837222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74141595638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46634406567                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45036945068                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  43456774670                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 209269721943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26805362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       618785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       560364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28577731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.634337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.636683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.639293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104605.411087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118808.326158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119242.202180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121307.331934                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113905.517103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22232                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16474                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        16330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        15437                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        70473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       686542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       361363                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       342800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1766749                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  65547517745                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41350504702                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  39882553179                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38552005230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 185332580856                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.607714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.609155                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.611745                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061823                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95474.883904                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109961.878668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110367.008186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112462.092270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104900.345695                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          330                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          279                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          313                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          273                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1195                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          615                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          579                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          562                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          515                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2271                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12622419                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10753915                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     10401405                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     11361426                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     45139165                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          945                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          858                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          875                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          788                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3466                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.650794                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.674825                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.642286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.653553                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.655222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20524.258537                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 18573.255613                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 18507.838078                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 22061.021359                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19876.338617                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          131                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          127                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          132                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          117                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          507                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          484                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          452                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          430                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          398                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1764                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10061412                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9469901                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      9121638                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      8336411                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     36989362                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.512169                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.526807                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.491429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.505076                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.508944                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20788.041322                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20951.108407                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21213.111628                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20945.756281                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20969.026077                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                   140262679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12257418                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.443085                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.917365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.982562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.339542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.056278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.015974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.947921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.807572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.902870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.093478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.161555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.248482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1121945666                       # Number of tag accesses
system.l2.tags.data_accesses               1121945666                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5369856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     106177472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        508032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      73722816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        247616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      68975040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        169280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60624896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    112729920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          428524928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5369856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       508032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       247616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       169280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6294784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241110016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241110016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          83904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1659023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1151919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1077735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         947264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1761405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6695702                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3767344                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3767344                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4616700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         91285408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           436777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63382723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           212886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59300853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           145537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52121870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     96918833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             368421588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4616700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       436777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       212886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       145537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5411901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207292807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207292807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207292807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4616700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        91285408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          436777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63382723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          212886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59300853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          145537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52121870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     96918833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            575714395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3725526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     83902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1608837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1148405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1074025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    943408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1761258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003504451750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230040                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230040                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12976488                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6695702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3767344                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6695702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3767344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 41818                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            377630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            380539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            382823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            420359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            694976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            474943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            398746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            392477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            378332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            447696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           383723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           391962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           371374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           378068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           368961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           391678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            236254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            233876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           226355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           229664                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 340190224177                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33171435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            464583105427                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51277.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70027.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        36                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3048338                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1622774                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6695702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3767344                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1484782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1555730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1176187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  690187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  317795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  156956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  101873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   94946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 137628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 198234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 155764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  91595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  78172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  64422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  52160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  17322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 190441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 220112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 231241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 233554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 234122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 237432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 243214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 239508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 237040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 232649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 221913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 221597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  16188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  20032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  29137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  30245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  31085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  31006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  30679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  30807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  31712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  37191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     61                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5688657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.551983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.039395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.328758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4494629     79.01%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       686997     12.08%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       186875      3.29%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       115732      2.03%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        38131      0.67%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21098      0.37%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15825      0.28%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13209      0.23%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       116161      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5688657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.839206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.473119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.481199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230035    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230040                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180527                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.727255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           211461     91.92%     91.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1797      0.78%     92.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11057      4.81%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3637      1.58%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1220      0.53%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              459      0.20%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              196      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              106      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230040                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              424594368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3930560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238431744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               428524928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241110016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       365.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    368.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1163137305000                       # Total gap between requests
system.mem_ctrls.avgGap                     111166.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5369728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    102965568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       508032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     73497920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       247616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     68737600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       169280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     60378112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    112720512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238431744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4616589.579184711911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 88523993.811909064651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 436777.288736481161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63189370.404562689364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 212886.284973727074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59096715.486923553050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 145537.405984881916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 51909698.716591864824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 96910745.024620473385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204990179.148224443197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        83904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1659023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1151919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1077735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       947264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1761405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3767344                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2980551035                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 100045441001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    397762279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79403036555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    181870505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  75509449979                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    123564001                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  68522862475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 137418567597                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28013123817477                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35523.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60303.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50108.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68931.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47007.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70063.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46716.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     72337.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     78016.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7435775.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19856282880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10553838075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22218209160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9685725660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     91816767120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     176939444460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     297643124160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       628713391515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.532349                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 771745611424                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38839580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 352552208576                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20760828060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11034615240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25150600020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9761363460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     91816767120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     305518274040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     189366215040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       653408662980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.763952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 488939743791                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38839580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 635358076209                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7921392851.562500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   50452039786.081047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     96.88%     96.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.66% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 502130018000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   149199115000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1013938285000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14202013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14202013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14202013                       # number of overall hits
system.cpu1.icache.overall_hits::total       14202013                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35402                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35402                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35402                       # number of overall misses
system.cpu1.icache.overall_misses::total        35402                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1281267000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1281267000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1281267000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1281267000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14237415                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14237415                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14237415                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14237415                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002487                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002487                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002487                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002487                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36191.938309                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36191.938309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36191.938309                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36191.938309                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30183                       # number of writebacks
system.cpu1.icache.writebacks::total            30183                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5187                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5187                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5187                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5187                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30215                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30215                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30215                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30215                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1136821500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1136821500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1136821500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1136821500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002122                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002122                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37624.408406                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37624.408406                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37624.408406                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37624.408406                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30183                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14202013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14202013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35402                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35402                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1281267000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1281267000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14237415                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14237415                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002487                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002487                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36191.938309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36191.938309                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5187                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5187                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30215                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30215                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1136821500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1136821500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37624.408406                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37624.408406                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990584                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13297755                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30183                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           440.571017                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        337903000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990584                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28505045                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28505045                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18526211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18526211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18526211                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18526211                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4987204                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4987204                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4987204                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4987204                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 461793454390                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 461793454390                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 461793454390                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 461793454390                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23513415                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23513415                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23513415                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23513415                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212100                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212100                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212100                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212100                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92595.661695                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92595.661695                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92595.661695                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92595.661695                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5267981                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       180913                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            72455                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2217                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.706935                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.602616                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1549602                       # number of writebacks
system.cpu1.dcache.writebacks::total          1549602                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3882200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3882200                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3882200                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3882200                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1105004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1105004                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1105004                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1105004                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 100743114270                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 100743114270                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 100743114270                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 100743114270                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046995                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046995                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046995                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046995                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91169.909132                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91169.909132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91169.909132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91169.909132                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1549602                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15440347                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15440347                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2847134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2847134                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 255100092500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 255100092500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18287481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18287481                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155688                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155688                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89598.906304                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89598.906304                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2227858                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2227858                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       619276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       619276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50635446500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50635446500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81765.556069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81765.556069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3085864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3085864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2140070                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2140070                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 206693361890                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 206693361890                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.409510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.409510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96582.523885                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96582.523885                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1654342                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1654342                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       485728                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       485728                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50107667770                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50107667770                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103159.932658                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103159.932658                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          219                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7783000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7783000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.395307                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.395307                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35538.812785                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35538.812785                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3681500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.182310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.182310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36450.495050                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36450.495050                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1197500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1197500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456633                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456633                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6689.944134                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6689.944134                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          172                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1052500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1052500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.438776                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.438776                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6119.186047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6119.186047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       341000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       341000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       314000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       314000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603645                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603645                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446561                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446561                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50617079500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50617079500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050206                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425213                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425213                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113348.634341                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113348.634341                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446561                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446561                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50170518500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50170518500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425213                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425213                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112348.634341                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112348.634341                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.527440                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20681276                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1551432                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.330443                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        337914500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.527440                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.891483                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891483                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50680594                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50680594                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1163137400000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63284948                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11868583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61476060                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8488372                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2972073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1065                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           650                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1715                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           97                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           97                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6294941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6294941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34704621                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28580329                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3466                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3466                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103897916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91549921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4651429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        77386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4410828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        47818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4014275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208740186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4432977024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3905991424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3865472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    198311680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3301120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    188052096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2039552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    171137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8905675392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15235239                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241500928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84827706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.337839                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78700101     92.78%     92.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5616668      6.62%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  85337      0.10%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 355106      0.42%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  70494      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84827706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139191771430                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2209034004                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38970388                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2010611341                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24129020                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45779556772                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51951217990                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2329601768                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45623840                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1790597175000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783332                       # Number of bytes of host memory used
host_op_rate                                   134459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18425.68                       # Real time elapsed on the host
host_tick_rate                               34053542                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463125428                       # Number of instructions simulated
sim_ops                                    2477496654                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.627460                       # Number of seconds simulated
sim_ticks                                627459775000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.118306                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90221158                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100114130                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10609392                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124050255                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9039946                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9238037                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          198091                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168510576                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       143556                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24203                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10115748                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67494093                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9260414                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5845883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      271351725                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275465514                       # Number of instructions committed
system.cpu0.commit.committedOps             278364154                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1200047329                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.231961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.943261                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1078927700     89.91%     89.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63108595      5.26%     95.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23847575      1.99%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14648071      1.22%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4955742      0.41%     98.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3175192      0.26%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1034324      0.09%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1089716      0.09%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9260414      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1200047329                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7546692                       # Number of function calls committed.
system.cpu0.commit.int_insts                264273985                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63944403                       # Number of loads committed
system.cpu0.commit.membars                    4353933                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4354768      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       204050143     73.30%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63968134     22.98%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884861      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278364154                       # Class of committed instruction
system.cpu0.commit.refs                      69853533                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275465514                       # Number of Instructions Simulated
system.cpu0.committedOps                    278364154                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.541998                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.541998                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            825536136                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               507332                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75894960                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             593663895                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98725293                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                299071069                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10117291                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               423261                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9131383                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168510576                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102073324                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1115794916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1650709                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     689588059                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                9425                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        57917                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21240700                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134683                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116098512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99261104                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551157                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1242581172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.563182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.955884                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               801725982     64.52%     64.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               261439068     21.04%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142317098     11.45%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17317309      1.39%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5139945      0.41%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9900755      0.80%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1498778      0.12%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3220178      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22059      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1242581172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2196                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1425                       # number of floating regfile writes
system.cpu0.idleCycles                        8582586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10714862                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107701620                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.370997                       # Inst execution rate
system.cpu0.iew.exec_refs                   116601953                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7009618                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146401234                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125275010                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2980509                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6739217                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9408243                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          548868782                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109592335                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9549336                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464178108                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1082862                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             43938235                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10117291                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             45588542                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1013683                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          181867                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1293                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11361                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61330607                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3499113                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1293                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4853984                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5860878                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                339691596                       # num instructions consuming a value
system.cpu0.iew.wb_count                    449861757                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754120                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256168155                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.359555                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451133253                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               602843110                       # number of integer regfile reads
system.cpu0.int_regfile_writes              340797257                       # number of integer regfile writes
system.cpu0.ipc                              0.220167                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.220167                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4364993      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349296686     73.73%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32463      0.01%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82361      0.02%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 90      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                874      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112920994     23.84%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7027614      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            573      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             473727443                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2376                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4708                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2313                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2689                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1465425                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003093                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 645479     44.05%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    65      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    113      0.01%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                790278     53.93%     97.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                29446      2.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               28      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             470825499                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2192326115                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    449859444                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        819371746                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 538603208                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                473727443                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10265574                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      270504631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           829339                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4419691                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    128994807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1242581172                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.381245                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.876570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          969510846     78.02%     78.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          147097535     11.84%     89.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84817628      6.83%     96.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22347953      1.80%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9376272      0.75%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5671438      0.46%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2636469      0.21%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             714547      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             408484      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1242581172                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.378629                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6072382                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          956703                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125275010                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9408243                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3399                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1251163758                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3755935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              252662607                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205882597                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5611823                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106982421                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48734784                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1190330                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            758749839                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             572161601                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          430267354                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                297036362                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6505280                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10117291                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             64333505                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               224384762                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2355                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       758747484                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     511448986                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3149075                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29829331                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3149135                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1740494968                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1142265831                       # The number of ROB writes
system.cpu0.timesIdled                         332481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  688                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.668670                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83024813                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91569462                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9199592                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110729440                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8146036                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8167564                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21528                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152167460                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       129365                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1704                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8928422                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64071245                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9184032                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5791947                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      239440804                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           258913399                       # Number of instructions committed
system.cpu1.commit.committedOps             261808126                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1057060360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.247676                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.981791                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    944757478     89.38%     89.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57679395      5.46%     94.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22568957      2.14%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13713894      1.30%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4507088      0.43%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2617588      0.25%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       962909      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1069019      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9184032      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1057060360                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7080246                       # Number of function calls committed.
system.cpu1.commit.int_insts                247823326                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60428164                       # Number of loads committed
system.cpu1.commit.membars                    4342397                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4342397      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192577722     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             66      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60429868     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4457977      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        261808126                       # Class of committed instruction
system.cpu1.commit.refs                      64887845                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  258913399                       # Number of Instructions Simulated
system.cpu1.committedOps                    261808126                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.228088                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.228088                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            725797460                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               273352                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            70739329                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             538648588                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80673026                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                270696737                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8928965                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               227373                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8150264                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152167460                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 91844921                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    988293951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1462817                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     618958478                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18400270                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.139003                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          96752366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91170849                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.565409                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1094246452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.574707                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.953526                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               696496082     63.65%     63.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               232613155     21.26%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               134847827     12.32%     97.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14745798      1.35%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3192958      0.29%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7527241      0.69%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1848021      0.17%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2974596      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     774      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1094246452                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         462196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9500238                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               100960792                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.394844                       # Inst execution rate
system.cpu1.iew.exec_refs                   107783303                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5220807                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               97783492                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            114996610                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2820526                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5077319                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7365490                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          500416181                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            102562496                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8574310                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            432239263                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                708833                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             45507820                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8928965                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             46504435                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       959054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10971                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     54568446                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2905809                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           193                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4260232                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5240006                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                315232483                       # num instructions consuming a value
system.cpu1.iew.wb_count                    418565040                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.760006                       # average fanout of values written-back
system.cpu1.iew.wb_producers                239578505                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.382353                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     419844161                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               560280982                       # number of integer regfile reads
system.cpu1.int_regfile_writes              317346411                       # number of integer regfile writes
system.cpu1.ipc                              0.236514                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.236514                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4342882      0.99%      0.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            325727084     73.89%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  89      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           105511733     23.94%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5231689      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             440813573                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1410121                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003199                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 657971     46.66%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     46.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                752132     53.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   18      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             437880812                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1978131599                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    418565040                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        739024311                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 490591274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                440813573                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9824907                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      238608055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           847880                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4032960                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    104954614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1094246452                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.402847                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.902670                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          842339644     76.98%     76.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134153116     12.26%     89.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79152765      7.23%     96.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20553535      1.88%     98.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8739882      0.80%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5583999      0.51%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2648289      0.24%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             676711      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             398511      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1094246452                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402677                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5743609                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          821089                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           114996610                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7365490                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    485                       # number of misc regfile reads
system.cpu1.numCycles                      1094708648                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   159976626                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              201733211                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            193924473                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3626829                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87827739                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              44476056                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               959111                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            686555128                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             519693895                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          391335467                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269195975                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6454509                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8928965                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             58093542                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               197410994                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       686555128                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     468467020                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3039166                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25953000                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3040706                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1549122645                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1040009037                       # The number of ROB writes
system.cpu1.timesIdled                           5013                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.306999                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               84238301                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            93279925                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          9951763                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        104554057                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8518525                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8823553                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          305028                       # Number of indirect misses.
system.cpu2.branchPred.lookups              146023485                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       129778                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1702                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          8939721                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61331369                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9305468                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4960163                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      216377553                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248823254                       # Number of instructions committed
system.cpu2.commit.committedOps             251302124                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    932114970                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.269604                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.025211                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    823403980     88.34%     88.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57506844      6.17%     94.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20994688      2.25%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12602295      1.35%     98.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4481103      0.48%     98.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2284229      0.25%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       544823      0.06%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       991540      0.11%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9305468      1.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    932114970                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6519353                       # Number of function calls committed.
system.cpu2.commit.int_insts                237941205                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58133461                       # Number of loads committed
system.cpu2.commit.membars                    3718615                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3718615      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185199693     73.70%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58135163     23.13%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4248503      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251302124                       # Class of committed instruction
system.cpu2.commit.refs                      62383666                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248823254                       # Number of Instructions Simulated
system.cpu2.committedOps                    251302124                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.885583                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.885583                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            592946182                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1015986                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            71451428                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             513967497                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83150980                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                274731386                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               8940262                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               487308                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6582612                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  146023485                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 90371094                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    860157568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1499731                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     595442859                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               19904608                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.151034                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          96241533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          92756826                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.615876                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         966351422                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.625593                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.958229                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               577204139     59.73%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               231145557     23.92%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               131739620     13.63%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12703080      1.31%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2532074      0.26%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6917512      0.72%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1678854      0.17%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2425034      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5552      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           966351422                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         471998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9427722                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                95968858                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.423968                       # Inst execution rate
system.cpu2.iew.exec_refs                   101834047                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5028486                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               78047994                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            107384955                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2151633                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         10970302                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6696595                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          466848748                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             96805561                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8285981                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            409902313                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                674425                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             47309234                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               8940262                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             48201496                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       951864                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10939                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     49251494                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2446390                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           170                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3770394                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5657328                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                291817386                       # num instructions consuming a value
system.cpu2.iew.wb_count                    396620157                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772095                       # average fanout of values written-back
system.cpu2.iew.wb_producers                225310623                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.410230                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     397636832                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               531803761                       # number of integer regfile reads
system.cpu2.int_regfile_writes              300044470                       # number of integer regfile writes
system.cpu2.ipc                              0.257362                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.257362                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3719088      0.89%      0.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            309878375     74.10%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  80      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            99549719     23.80%     98.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5040936      1.21%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             418188294                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1565164                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003743                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 810516     51.78%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     51.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                754631     48.21%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   17      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             416034370                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1805210716                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    396620157                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        682395467                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 459050074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                418188294                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7798674                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      215546624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           917542                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2838511                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     88946341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    966351422                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.432750                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.915948                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          723868021     74.91%     74.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          129820639     13.43%     88.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78271197      8.10%     96.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18644038      1.93%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7440884      0.77%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5175485      0.54%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2060223      0.21%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             676632      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             394303      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      966351422                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.432538                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5100444                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          779730                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           107384955                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6696595                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    473                       # number of misc regfile reads
system.cpu2.numCycles                       966823420                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   287861900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              188804729                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186503145                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2933355                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91074135                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              42968542                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               916621                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            647469306                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             491324912                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          368636818                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                271260109                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6743039                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               8940262                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             55795510                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               182133673                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       647469306                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     350476677                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2312813                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23224387                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2314537                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1390486865                       # The number of ROB reads
system.cpu2.rob.rob_writes                  969728289                       # The number of ROB writes
system.cpu2.timesIdled                           4911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.567434                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               77545657                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            84686939                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          8528882                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         97064694                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6909995                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6963891                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           53896                       # Number of indirect misses.
system.cpu3.branchPred.lookups              134635657                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       128163                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1653                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7825137                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58463751                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10293605                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3790442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      202243363                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           239008095                       # Number of instructions committed
system.cpu3.commit.committedOps             240902060                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    801508673                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.300561                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.117116                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    703218768     87.74%     87.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50760118      6.33%     94.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17990825      2.24%     96.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11321179      1.41%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4310143      0.54%     98.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2086840      0.26%     98.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       517222      0.06%     98.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1009973      0.13%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10293605      1.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    801508673                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5816280                       # Number of function calls committed.
system.cpu3.commit.int_insts                228414984                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55767825                       # Number of loads committed
system.cpu3.commit.membars                    2841254                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2841254      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178323313     74.02%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             56      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55769478     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967863      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240902060                       # Class of committed instruction
system.cpu3.commit.refs                      59737341                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  239008095                       # Number of Instructions Simulated
system.cpu3.committedOps                    240902060                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.488066                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.488066                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            484496518                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               706130                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66922462                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             482401856                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                75896152                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                258479360                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7825721                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               360325                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6523290                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  134635657                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 82013932                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    737794199                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1406951                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     552172672                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               17058932                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.161496                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          86897364                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          84455652                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.662335                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         833221041                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.671281                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.967164                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               473670806     56.85%     56.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               209777589     25.18%     82.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126650042     15.20%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10676014      1.28%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2928098      0.35%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6360597      0.76%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1405570      0.17%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1747370      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4955      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           833221041                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         454850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             8286690                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                90636594                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.467571                       # Inst execution rate
system.cpu3.iew.exec_refs                    96572567                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4742379                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77328009                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            101548734                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1643908                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8436652                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6226478                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          442400396                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             91830188                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7547007                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            389802988                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                778934                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             46219503                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7825721                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             47248494                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       932311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11008                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     45780909                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2256962                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           116                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3302631                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4984059                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                277600694                       # num instructions consuming a value
system.cpu3.iew.wb_count                    377250118                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.775498                       # average fanout of values written-back
system.cpu3.iew.wb_producers                215278869                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.452514                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     378259077                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               506867004                       # number of integer regfile reads
system.cpu3.int_regfile_writes              286183389                       # number of integer regfile writes
system.cpu3.ipc                              0.286692                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.286692                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2841774      0.72%      0.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            295295169     74.32%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 103      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            94458459     23.77%     98.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4754394      1.20%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             397349995                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1789277                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004503                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1037447     57.98%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     57.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                751793     42.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   37      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             396297498                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1630634041                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    377250118                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        643898825                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 436494823                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                397349995                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5905573                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      201498336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           923733                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2115131                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     83591953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    833221041                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.476884                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.962496                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          605626185     72.68%     72.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          120492341     14.46%     87.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           73662686      8.84%     95.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           17741892      2.13%     98.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7170316      0.86%     98.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5045472      0.61%     99.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2366435      0.28%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             726340      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             389374      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      833221041                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.476624                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4642619                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          829255                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           101548734                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6226478                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    520                       # number of misc regfile reads
system.cpu3.numCycles                       833675891                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   421009608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              191302653                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179484823                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3046259                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                82918521                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43435913                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               897688                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            612116326                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             463508840                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          349030926                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                255878272                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6513725                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7825721                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             55851311                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               169546103                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       612116326                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     239444563                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1791528                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 22300461                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1793173                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1234357059                       # The number of ROB reads
system.cpu3.rob.rob_writes                  918113423                       # The number of ROB writes
system.cpu3.timesIdled                           4747                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4086079                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                29177                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4518803                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             100341677                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     30302265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      59786042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2376895                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       790241                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30208838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     24102777                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62250314                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       24893018                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29865257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5159639                       # Transaction distribution
system.membus.trans_dist::CleanEvict         24337047                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14899                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5149                       # Transaction distribution
system.membus.trans_dist::ReadExReq            403889                       # Transaction distribution
system.membus.trans_dist::ReadExResp           403830                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29865258                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     90055127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               90055127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2267438464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2267438464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4540                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          30289354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                30289354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            30289354                       # Request fanout histogram
system.membus.respLayer1.occupancy       162526457285                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87157822845                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                590                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          296                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    486649366.554054                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1358194538.901895                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          296    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   5867555500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            296                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   483411562500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 144048212500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     90364832                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        90364832                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     90364832                       # number of overall hits
system.cpu2.icache.overall_hits::total       90364832                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6262                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6262                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6262                       # number of overall misses
system.cpu2.icache.overall_misses::total         6262                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    454004000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    454004000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    454004000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    454004000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     90371094                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     90371094                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     90371094                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     90371094                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72501.437240                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72501.437240                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72501.437240                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72501.437240                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          882                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.125000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5857                       # number of writebacks
system.cpu2.icache.writebacks::total             5857                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          405                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          405                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5857                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5857                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5857                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5857                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    423641000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    423641000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    423641000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    423641000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72330.715383                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72330.715383                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72330.715383                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72330.715383                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5857                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     90364832                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       90364832                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6262                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6262                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    454004000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    454004000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     90371094                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     90371094                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72501.437240                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72501.437240                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          405                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5857                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5857                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    423641000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    423641000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72330.715383                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72330.715383                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           90761564                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5889                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15412.050263                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        180748045                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       180748045                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77228039                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77228039                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77228039                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77228039                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16671905                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16671905                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16671905                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16671905                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1484113798614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1484113798614                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1484113798614                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1484113798614                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     93899944                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     93899944                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     93899944                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     93899944                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177550                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177550                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177550                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177550                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89018.849293                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89018.849293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89018.849293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89018.849293                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     85844219                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       274942                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1076615                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3901                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.735299                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.479877                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6929516                       # number of writebacks
system.cpu2.dcache.writebacks::total          6929516                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9733470                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9733470                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9733470                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9733470                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6938435                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6938435                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6938435                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6938435                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 728391961697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 728391961697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 728391961697                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 728391961697                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.073892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.073892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.073892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.073892                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104979.287360                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104979.287360                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104979.287360                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104979.287360                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6929515                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     75830523                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       75830523                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15060291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15060291                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1324517142500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1324517142500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     90890814                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     90890814                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165697                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165697                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87947.646065                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87947.646065                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8235815                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8235815                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6824476                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6824476                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 714064961000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 714064961000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.075084                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.075084                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104632.936067                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104632.936067                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1397516                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1397516                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1611614                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1611614                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 159596656114                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 159596656114                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3009130                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3009130                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.535575                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.535575                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 99029.082717                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99029.082717                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1497655                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1497655                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       113959                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       113959                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14327000697                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14327000697                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037871                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037871                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125720.660036                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125720.660036                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1236072                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1236072                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3725                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3725                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     76866000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     76866000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1239797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1239797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003005                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20635.167785                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20635.167785                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          356                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          356                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3369                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3369                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     67247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     67247000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002717                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002717                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 19960.522410                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19960.522410                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1237611                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1237611                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1703                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1703                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     28050500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     28050500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1239314                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1239314                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001374                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001374                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 16471.227246                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16471.227246                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1681                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1681                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     26436500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     26436500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001356                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001356                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 15726.650803                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15726.650803                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       828000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       828000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       761000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       761000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          350                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            350                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1352                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     81048499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     81048499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1702                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1702                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.794360                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.794360                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 59947.114645                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 59947.114645                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1352                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     79696499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     79696499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.794360                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.794360                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 58947.114645                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 58947.114645                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.383311                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           86661508                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6938341                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.490235                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.383311                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.980728                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980728                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        199699826                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       199699826                       # Number of data accesses
system.cpu3.numPwrStateTransitions                512                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          257                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    819540690.661479                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2080722017.843006                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          257    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   7892879500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            257                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   416837817500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 210621957500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     82007673                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        82007673                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     82007673                       # number of overall hits
system.cpu3.icache.overall_hits::total       82007673                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6259                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6259                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6259                       # number of overall misses
system.cpu3.icache.overall_misses::total         6259                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    434816999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    434816999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    434816999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    434816999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     82013932                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     82013932                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     82013932                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     82013932                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000076                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000076                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 69470.682058                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 69470.682058                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 69470.682058                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 69470.682058                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1280                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    53.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5804                       # number of writebacks
system.cpu3.icache.writebacks::total             5804                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          455                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          455                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          455                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          455                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5804                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5804                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5804                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5804                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    404724999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    404724999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    404724999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    404724999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69732.081151                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69732.081151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69732.081151                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69732.081151                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5804                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     82007673                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       82007673                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6259                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6259                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    434816999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    434816999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     82013932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     82013932                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 69470.682058                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 69470.682058                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          455                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          455                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5804                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5804                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    404724999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    404724999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69732.081151                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69732.081151                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           82339002                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5836                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14108.807745                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        164033668                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       164033668                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73061846                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73061846                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73061846                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73061846                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16179103                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16179103                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16179103                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16179103                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1422613113588                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1422613113588                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1422613113588                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1422613113588                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     89240949                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     89240949                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     89240949                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     89240949                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.181297                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.181297                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.181297                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.181297                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87929.047339                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87929.047339                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87929.047339                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87929.047339                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     83084445                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       250113                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1049421                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3654                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.171700                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.449097                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6221202                       # number of writebacks
system.cpu3.dcache.writebacks::total          6221202                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9949199                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9949199                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9949199                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9949199                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6229904                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6229904                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6229904                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6229904                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 651436939159                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 651436939159                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 651436939159                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 651436939159                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.069810                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.069810                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.069810                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.069810                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104566.128011                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104566.128011                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104566.128011                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104566.128011                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6221202                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     71562305                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       71562305                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     14657796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     14657796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1270680948000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1270680948000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     86220101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86220101                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170004                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86689.768912                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86689.768912                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8541915                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8541915                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6115881                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6115881                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 637713954500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 637713954500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.070933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070933                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104271.805567                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104271.805567                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1499541                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1499541                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1521307                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1521307                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 151932165588                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 151932165588                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3020848                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3020848                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.503603                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.503603                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99869.497470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99869.497470                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1407284                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1407284                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114023                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114023                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13722984659                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13722984659                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037745                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037745                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 120352.776712                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120352.776712                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       943780                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       943780                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3656                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3656                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     75985000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     75985000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       947436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003859                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003859                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20783.643326                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20783.643326                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          391                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          391                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3265                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3265                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     64127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     64127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003446                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003446                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 19640.735069                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19640.735069                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945497                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1466                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1466                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25466500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25466500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       946963                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       946963                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 17371.418827                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17371.418827                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1447                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1447                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     24071500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     24071500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001528                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001528                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 16635.452661                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 16635.452661                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       570000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       570000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       518000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       518000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          335                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1318                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1318                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     85287996                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     85287996                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1653                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1653                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.797338                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.797338                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 64710.163885                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 64710.163885                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1318                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1318                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     83969996                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     83969996                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.797338                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.797338                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 63710.163885                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 63710.163885                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.452560                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           81201842                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6229729                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.034571                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.452560                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982893                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982893                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        188503704                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       188503704                       # Number of data accesses
system.cpu0.numPwrStateTransitions                174                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    21586333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16971074.053948                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       212500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    116729500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   625581764000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1878011000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101623485                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101623485                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101623485                       # number of overall hits
system.cpu0.icache.overall_hits::total      101623485                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       449839                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        449839                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       449839                       # number of overall misses
system.cpu0.icache.overall_misses::total       449839                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10586751997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10586751997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10586751997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10586751997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102073324                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102073324                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102073324                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102073324                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004407                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004407                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004407                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004407                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23534.535683                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23534.535683                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23534.535683                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23534.535683                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4002                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               81                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.407407                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       405567                       # number of writebacks
system.cpu0.icache.writebacks::total           405567                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44268                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44268                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44268                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44268                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       405571                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       405571                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       405571                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       405571                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9395998499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9395998499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9395998499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9395998499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003973                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003973                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003973                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003973                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23167.333214                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23167.333214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23167.333214                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23167.333214                       # average overall mshr miss latency
system.cpu0.icache.replacements                405567                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101623485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101623485                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       449839                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       449839                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10586751997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10586751997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102073324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102073324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004407                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004407                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23534.535683                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23534.535683                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44268                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44268                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       405571                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       405571                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9395998499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9395998499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003973                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23167.333214                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23167.333214                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999994                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102029299                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           405603                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           251.549666                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999994                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        204552219                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       204552219                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88556360                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88556360                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88556360                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88556360                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19131632                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19131632                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19131632                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19131632                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1652045633452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1652045633452                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1652045633452                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1652045633452                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    107687992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    107687992                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    107687992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    107687992                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177658                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86351.526804                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86351.526804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86351.526804                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86351.526804                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93185043                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       243740                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1247218                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3488                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.714319                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.879587                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9590303                       # number of writebacks
system.cpu0.dcache.writebacks::total          9590303                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9534895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9534895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9534895                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9534895                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9596737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9596737                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9596737                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9596737                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 937008573008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 937008573008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 937008573008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 937008573008                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089116                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97638.246521                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97638.246521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97638.246521                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97638.246521                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9590302                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85812486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85812486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17456803                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17456803                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1496965038500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1496965038500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103269289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103269289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169042                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 85752.530890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85752.530890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8029156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8029156                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9427647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9427647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 921682634000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 921682634000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091292                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091292                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97763.804054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97763.804054                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2743874                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2743874                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1674829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1674829                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 155080594952                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 155080594952                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418703                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418703                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.379032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.379032                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 92594.882792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 92594.882792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1505739                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1505739                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       169090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       169090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15325939008                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15325939008                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.038267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038267                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90637.761003                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90637.761003                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1474740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1474740                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9172                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9172                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    131074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    131074000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1483912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1483912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006181                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006181                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 14290.667248                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14290.667248                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5602                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5602                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3570                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3570                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     67266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     67266000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002406                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002406                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18842.016807                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18842.016807                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464680                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1529                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1529                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     28267000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     28267000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1466209                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1466209                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001043                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001043                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18487.246566                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18487.246566                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1517                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1517                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     26754000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     26754000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001035                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001035                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17636.123929                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17636.123929                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        53000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        53000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21242                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21242                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2961                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2961                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    111816493                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    111816493                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24203                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.122340                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.122340                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37763.084431                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37763.084431                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2961                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2961                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    108855493                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    108855493                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.122340                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.122340                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36763.084431                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36763.084431                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987327                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101139597                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9597657                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.537947                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987327                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999604                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230922257                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230922257                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              351820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1413416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              938095                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              783833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              773127                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4266015                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             351820                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1413416                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1959                       # number of overall hits
system.l2.overall_hits::.cpu1.data             938095                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1894                       # number of overall hits
system.l2.overall_hits::.cpu2.data             783833                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1871                       # number of overall hits
system.l2.overall_hits::.cpu3.data             773127                       # number of overall hits
system.l2.overall_hits::total                 4266015                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8172860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3967                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6989345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6142546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3933                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5444903                       # number of demand (read+write) misses
system.l2.demand_misses::total               26815267                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53750                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8172860                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3967                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6989345                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3963                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6142546                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3933                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5444903                       # number of overall misses
system.l2.overall_misses::total              26815267                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4557191497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 903126795137                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    377127500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 792668752093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    391506500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 706239713108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    372997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 630796826138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3038530908973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4557191497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 903126795137                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    377127500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 792668752093                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    391506500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 706239713108                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    372997000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 630796826138                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3038530908973                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          405570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9586276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7927440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6926379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6218030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31081282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         405570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9586276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7927440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6926379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6218030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31081282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.852558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.669423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881665                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.676626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.886834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.677636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.875664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.862746                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.852558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.669423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881665                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.676626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.886834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.677636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.875664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.862746                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84784.958084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110503.152524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95066.170910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113411.020932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98790.436538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114975.079244                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94837.782863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 115850.884054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113313.468368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84784.958084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110503.152524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95066.170910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113411.020932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98790.436538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114975.079244                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94837.782863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 115850.884054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113313.468368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             190618                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6151                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.989758                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2578002                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5159639                       # number of writebacks
system.l2.writebacks::total                   5159639                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            737                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18514                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            765                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          14533                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          15463                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               72307                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           737                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18514                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           765                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         14533                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         15463                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              72307                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8151245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6970831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6128013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5429440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26742960                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8151245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6970831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6128013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5429440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3562543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30305503                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4015608499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 820279864736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    290360001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 721817776205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    302739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 644027193733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    292501002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 575519213254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2766545256930                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4015608499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 820279864736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    290360001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 721817776205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    302739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 644027193733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    292501002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 575519213254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 315049798253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3081595055183                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.132354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.850304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.545056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.879329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.546013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.884735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.572708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.873177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.860420                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.132354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.850304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.545056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.879329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.546013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.884735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.572708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.873177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74807.811230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100632.463475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89894.737152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103548.310984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94665.259537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105095.598481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87996.691336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 105999.737220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103449.478178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74807.811230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100632.463475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89894.737152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103548.310984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94665.259537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105095.598481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87996.691336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 105999.737220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88433.963675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101684.339481                       # average overall mshr miss latency
system.l2.replacements                       54285577                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5474381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5474381                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5474381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5474381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24243441                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24243441                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24243441                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24243441                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3562543                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3562543                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 315049798253                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 315049798253                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88433.963675                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88433.963675                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1957                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1971                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1780                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8869                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3197                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4645                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2529                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2536                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12907                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     77433000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    103339998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     57584000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     55356000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    293712998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7806                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4316                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21776                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.620295                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.595055                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.562000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.587581                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.592717                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24220.519237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 22247.577610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 22769.474100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 21828.075710                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22756.101185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           33                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              94                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4612                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2510                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2516                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         12813                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     64807000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     94924998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     51461498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     51534999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    262728495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.616026                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.590828                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.557778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.582947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.588400                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20411.653543                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20582.176496                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20502.588845                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20482.908983                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20504.838445                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           313                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           271                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           244                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1041                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          692                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          706                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          653                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          600                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2651                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8934000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10605500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9837500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      6943500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36320500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          905                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1019                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          924                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          844                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3692                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.764641                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.692836                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.706710                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.710900                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.718039                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 12910.404624                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15021.954674                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15065.084227                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 11572.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 13700.678989                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          681                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          700                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          647                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          595                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2623                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14005500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14173500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     12957000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12128493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     53264493                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.752486                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.686948                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.700216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.704976                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.710455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20566.079295                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20247.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20026.275116                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20384.021849                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20306.707205                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            52522                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             9081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             6797                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            11979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80379                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         113698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         101683                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         104186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          98984                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              418551                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14357892500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13464858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14047948999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  13392310500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   55263009999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       166220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            498930                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.684021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.918015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.938756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.892045                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 126280.959208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 132419.952204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134835.284962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135297.729936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132034.112925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5436                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3489                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         1854                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3959                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14738                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       108262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        98194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       102332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        95025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         403813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12984529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  12312163000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  12922349999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  12215777500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50434819999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.651318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.886515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.922051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.856367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.809358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119936.168739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 125386.103021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 126278.681146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 128553.301763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124896.474356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        351820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             357544                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53750                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            65613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4557191497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    377127500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    391506500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    372997000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5698822497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       405570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         423157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.669423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.676626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.677636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.155056                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84784.958084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95066.170910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98790.436538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94837.782863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86855.082026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          737                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          765                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          609                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2182                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4015608499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    290360001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    302739500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    292501002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4901209002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.132354                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.545056                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.546013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.572708                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149899                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74807.811230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89894.737152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94665.259537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87996.691336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77268.354622                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1360894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       929014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       777036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       761148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3828092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8059162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6887662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6038360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5345919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26331103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 888768902637                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 779203894093                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 692191764109                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 617404515638                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2977569076477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9420056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7816676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6815396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6107067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30159195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.855532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.881150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.885988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.875366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110280.560514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113130.390849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 114632.410805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115490.810025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113081.821011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15025                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        12679                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        11504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55387                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8042983                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6872637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6025681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5334415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26275716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 807295335236                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 709505613205                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 631104843734                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 563303435754                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2711209227929                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.853815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.879228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.884128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.873482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100372.627324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103236.299721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104735.853712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 105597.977614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103183.077026                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          448                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               448                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          240                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             240                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4482000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4482000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          688                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           688                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.348837                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.348837                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        18675                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        18675                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           82                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          158                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          158                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3080499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3080499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.229651                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.229651                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19496.829114                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19496.829114                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999897                       # Cycle average of tags in use
system.l2.tags.total_refs                    64274103                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  54286170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.183987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.701365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.309893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.718746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.659646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.062885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.077194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.451599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.417209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.183105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.119682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.094733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.079331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.100806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 540889546                       # Number of tag accesses
system.l2.tags.data_accesses                540889546                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3435392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     521682176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        206720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     446133952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        204672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     392193856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        212736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     347484544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    225667520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1937221568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3435392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       206720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       204672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       212736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4059520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    330216896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330216896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8151284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6970843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6128029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5429446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3526055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30269087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5159639                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5159639                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5475079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        831419314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           329455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        711016020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           326191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        625050197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           339043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        553795730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    359652569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3087403600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5475079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       329455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       326191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       339043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6469769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      526275802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            526275802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      526275802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5475079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       831419314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          329455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       711016020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          326191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       625050197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          339043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       553795730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    359652569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3613679401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5149325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8104680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6953071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6108552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5411958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3517177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000426036500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319435                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319435                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            48313934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4853794                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    30269088                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5159639                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30269088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5159639                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 110219                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10314                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1791476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1785433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1748233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1710101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1755757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2329384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2095337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2015565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2029815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2289920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2046674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1950653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1666245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1671738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1624331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1648207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            321982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            319984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            326699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            338752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            333718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           339765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1295835244579                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               150794345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1861314038329                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42966.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61716.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9394604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3201442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30269088                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5159639                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3521449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4730833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4763362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4315181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3679382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2929878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2178357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1516876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1001849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  632190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 389249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 237126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 127442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  68364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  35976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  17950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 236903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 288029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 307660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 318395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 330738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 339584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 344903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 356835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 366880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 359160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 346523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 339211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 334738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 330383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22712165                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.494080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.508341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.236817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18034551     79.40%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3182991     14.01%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       755579      3.33%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       370980      1.63%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       120205      0.53%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63221      0.28%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40749      0.18%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25377      0.11%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118512      0.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22712165                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      94.413361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.402762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.504460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          73539     23.02%     23.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        102382     32.05%     55.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         23121      7.24%     62.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        33292     10.42%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        30786      9.64%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        18094      5.66%     88.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        10546      3.30%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         6909      2.16%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         4924      1.54%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3798      1.19%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         3108      0.97%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2532      0.79%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         2021      0.63%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1635      0.51%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479         1217      0.38%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          764      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          407      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          211      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           75      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           27      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.120125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.567541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           302453     94.68%     94.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4108      1.29%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7477      2.34%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3337      1.04%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1341      0.42%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              484      0.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               52      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319435                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1930167616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7054016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329557248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1937221632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            330216896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3076.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       525.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3087.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    526.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  627459846500                       # Total gap between requests
system.mem_ctrls.avgGap                      17710.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3435456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    518699520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       206720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    444996544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       204672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    390947328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       212736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    346365312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    225099328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329557248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5475181.257635200396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 826665773.116690993309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 329455.382219521562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 709203301.518411993980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 326191.427968430275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 623063570.887870788574                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 339043.247832102061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 552011978.775850534439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 358747025.655947387218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 525224502.240004122257                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8151284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6970843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6128029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5429446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3526055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5159639                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1797330058                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 482436803410                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    154601507                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 432645087443                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    168211505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 389918782678                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    152809765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 350416529118                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 203623882845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15711125034464                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33482.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59185.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47864.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62064.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52598.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63628.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45971.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     64540.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57748.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3045004.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          80406538800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          42737107875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        106582942620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13235268240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      49531379040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     284358312810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1484921760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       578336471145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        921.710832                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1541744208                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20952360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 604965670792                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          81758240760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43455558300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        108751374900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13644244800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      49531379040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     283346635200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2336860800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582824293800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        928.863199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3762429647                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20952360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 602744985353                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    281072257.894737                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   698867361.254063                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          285    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2889901000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   547354181500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  80105593500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     91838626                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        91838626                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     91838626                       # number of overall hits
system.cpu1.icache.overall_hits::total       91838626                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6295                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6295                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6295                       # number of overall misses
system.cpu1.icache.overall_misses::total         6295                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    436402000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    436402000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    436402000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    436402000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     91844921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     91844921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     91844921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     91844921                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000069                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000069                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69325.178713                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69325.178713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69325.178713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69325.178713                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          495                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5926                       # number of writebacks
system.cpu1.icache.writebacks::total             5926                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          369                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5926                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5926                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5926                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5926                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    410060000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    410060000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    410060000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    410060000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000065                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000065                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000065                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000065                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69196.760040                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69196.760040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69196.760040                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69196.760040                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5926                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     91838626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       91838626                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6295                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6295                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    436402000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    436402000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     91844921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     91844921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69325.178713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69325.178713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5926                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5926                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    410060000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    410060000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69196.760040                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69196.760040                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           92779025                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5958                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15572.176066                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        183695768                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       183695768                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82220346                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82220346                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82220346                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82220346                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17252135                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17252135                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17252135                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17252135                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1532576100596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1532576100596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1532576100596                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1532576100596                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99472481                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99472481                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99472481                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99472481                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173436                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173436                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173436                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173436                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88833.996523                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88833.996523                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88833.996523                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88833.996523                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     87060008                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       241049                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1106569                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3461                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.675625                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.647212                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7929565                       # number of writebacks
system.cpu1.dcache.writebacks::total          7929565                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9313629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9313629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9313629                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9313629                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7938506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7938506                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7938506                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7938506                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 818482404205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 818482404205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 818482404205                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 818482404205                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079806                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079806                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079806                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079806                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103102.826175                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103102.826175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103102.826175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103102.826175                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7929564                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     80780499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       80780499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15681366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15681366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1379562059500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1379562059500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     96461865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     96461865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162565                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162565                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87974.610088                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87974.610088                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7859976                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7859976                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7821390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7821390                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 804635419500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 804635419500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081083                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081083                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102876.268732                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102876.268732                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1439847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1439847                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1570769                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1570769                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 153014041096                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 153014041096                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010616                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.521743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.521743                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97413.458692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97413.458692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1453653                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1453653                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13846984705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13846984705                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038901                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038901                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 118233.074089                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 118233.074089                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1443956                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1443956                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     80418000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     80418000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1447767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1447767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002632                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21101.548150                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21101.548150                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          345                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          345                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3466                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3466                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     69843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     69843500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002394                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002394                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 20151.038661                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20151.038661                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1445533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1445533                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1775                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     30188000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30188000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1447308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1447308                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001226                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001226                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17007.323944                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17007.323944                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1759                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     28514000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     28514000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001215                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001215                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16210.346788                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16210.346788                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       977500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       977500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       892500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       892500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          367                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            367                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1337                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1337                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     88248999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     88248999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1704                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1704                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.784624                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.784624                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 66005.234854                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 66005.234854                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1337                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1337                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     86911999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     86911999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.784624                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.784624                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 65005.234854                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 65005.234854                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.942247                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93079908                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7935228                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.729960                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.942247                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998195                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998195                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        212673720                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       212673720                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 627459775000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30622939                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10634020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25619346                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        49125938                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6106322                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23753                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29949                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          208                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           500164                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          500164                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        423159                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30199782                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          688                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          688                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1216708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28788131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23810938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20806205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18680375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93355118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51912704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1227300864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       758528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1014848192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       749696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    886777216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       742912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    796110656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3979200768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        60438415                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332907136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91547302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.323511                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.575784                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65184239     71.20%     71.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24656196     26.93%     98.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 517550      0.57%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 831969      0.91%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 357347      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91547302                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62220252757                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10423760169                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9177028                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9359365903                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9021676                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14413965014                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         608528624                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11921883953                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9266024                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
