Analysis & Synthesis Status : Successful - Sat Oct 15 20:43:24 2016
Quartus Prime Version : 16.0.0 Build 211 04/27/2016 SJ Lite Edition
Revision Name : uppgift_vhdl_4_Mealy
Top-level Entity Name : uppgift_vhdl_4_Mealy
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1
Total pins : 6
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
