#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 15 15:30:24 2023
# Process ID: 19968
# Current directory: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19848 C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.xpr
# Log file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/vivado.log
# Journal file: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 690.293 ; gain = 111.758
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 754.121 ; gain = 44.129
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
invalid command name "get_files"
    while executing
"get_files *.vhd"
    invoked from within
"set_property library xil_defaultlib [get_files *.vhd]"
    (file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/xgui/multiplier_v1_0.tcl" line 1)
WARNING: [IP_Flow 19-3303] Errors found in sourcing XGUI file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/xgui/multiplier_v1_0.tcl'. 
ERROR: [IP_Flow 19-3428] Failed to create Customization object multiplier_0
CRITICAL WARNING: [IP_Flow 19-973] Failed to create IP instance 'multiplier_0'. Error during customization.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 754.121 ; gain = 44.129
ERROR: [Common 17-39] 'ipx::edit_ip_in_project' failed due to earlier errors.
update_compile_order -fileset sources_1
ipx::unload_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/component.xml
close_project
update_ip_catalog -disable_ip c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0/component.xml -repo_path c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 842.512 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-593] The IP 'multiplier', version 1.0, is no longer found in the user IP repository c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo. It will not be included in the IP Catalog. (It used to be found at c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier_1.0.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 842.512 ; gain = 0.000
ipx::current_core c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
update_compile_order -fileset sources_1
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_3
set_property  ip_repo_paths  c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
current_project edit_ip_project
close_project
create_bd_design "lab_3"
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.148 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv SHREC:SHREC:axi_regmap:1.0 axi_regmap_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multiplier:1.0 multiplier_0
endgroup
set_property location {2.5 865 -126} [get_bd_cells multiplier_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_regmap_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_regmap_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_regmap_0/S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins multiplier_0/clk]
endgroup
startgroup
set_property -dict [list CONFIG.WIDTH2 {1} CONFIG.NUM_REGS {3}] [get_bd_cells axi_regmap_0]
endgroup
connect_bd_net [get_bd_pins axi_regmap_0/REG0_OUT] [get_bd_pins multiplier_0/A]
connect_bd_net [get_bd_pins axi_regmap_0/REG1_OUT] [get_bd_pins multiplier_0/B]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins multiplier_0/rst]
connect_bd_net [get_bd_pins multiplier_0/rst] [get_bd_pins axi_regmap_0/REG2_OUT]
WARNING: [BD 41-1731] Type mismatch between connected pins: /multiplier_0/rst(rst) and /axi_regmap_0/REG2_OUT(undef)
connect_bd_net [get_bd_pins multiplier_0/done] [get_bd_pins axi_regmap_0/REG2_IN]
set_property location {1 228 -442} [get_bd_cells axi_regmap_0]
set_property location {1 282 -184} [get_bd_cells rst_ps7_0_100M]
set_property location {2 626 -440} [get_bd_cells rst_ps7_0_100M]
set_property location {1 194 -205} [get_bd_cells ps7_0_axi_periph]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3.5 1066 -176} [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {xlslice_0}]'
redo
INFO: [Common 17-16] redo 'copy_bd_objs /  [get_bd_cells {xlslice_0}]'
set_property location {3 1101 -101} [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins multiplier_0/R] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins multiplier_0/R] [get_bd_pins xlslice_0/Din]
startgroup
set_property -dict [list CONFIG.DIN_TO {31} CONFIG.DIN_FROM {63} CONFIG.DIN_WIDTH {64} CONFIG.DOUT_WIDTH {32} CONFIG.DIN_FROM {63}] [get_bd_cells xlslice_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'DOUT_WIDTH' from '1' to '32' has been ignored for IP 'xlslice_0'
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {32} CONFIG.DIN_FROM {63} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_0]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_FROM {31} CONFIG.DIN_WIDTH {64} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins axi_regmap_0/REG0_IN]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins axi_regmap_0/REG1_IN]
set_property location {2 786 -148} [get_bd_cells multiplier_0]
set_property location {2 796 49} [get_bd_cells rst_ps7_0_100M]
set_property location {2 744 -449} [get_bd_cells multiplier_0]
set_property location {3 1030 -483} [get_bd_cells xlslice_0]
set_property location {3 1077 -389} [get_bd_cells xlslice_1]
set_property location {1 353 -150} [get_bd_cells ps7_0_axi_periph]
set_property location {2 746 -184} [get_bd_cells processing_system7_0]
set_property location {3 1203 -187} [get_bd_cells rst_ps7_0_100M]
save_bd_design
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
Wrote  : <C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/ui/bd_1ebd6f01.ui> 
make_wrapper -files [get_files C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/lab_3.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /axi_regmap_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=lab_3_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /multiplier_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=lab_3_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/sim/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hdl/lab_3_wrapper.vhd
add_files -norecurse C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hdl/lab_3_wrapper.vhd
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'lab_3.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/sim/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hdl/lab_3_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_regmap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiplier_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/ip/lab_3_auto_pc_0/lab_3_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hw_handoff/lab_3.hwh
Generated Block Design Tcl file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hw_handoff/lab_3_bd.tcl
Generated Hardware Definition File C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.hwdef
[Wed Feb 15 15:59:45 2023] Launched lab_3_processing_system7_0_0_synth_1, lab_3_rst_ps7_0_100M_0_synth_1, lab_3_auto_pc_0_synth_1, lab_3_multiplier_0_0_synth_1, lab_3_axi_regmap_0_0_synth_1...
Run output will be captured here:
lab_3_processing_system7_0_0_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_processing_system7_0_0_synth_1/runme.log
lab_3_rst_ps7_0_100M_0_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_rst_ps7_0_100M_0_synth_1/runme.log
lab_3_auto_pc_0_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_auto_pc_0_synth_1/runme.log
lab_3_multiplier_0_0_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_multiplier_0_0_synth_1/runme.log
lab_3_axi_regmap_0_0_synth_1: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_axi_regmap_0_0_synth_1/runme.log
[Wed Feb 15 15:59:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1234.023 ; gain = 68.570
ipx::edit_ip_in_project -upgrade true -name multiplier_v1_0_project -directory C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1257.824 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1259.031 ; gain = 1.207
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/adder.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/shift_reg.vhd'.
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/adder.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/shift_reg.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/adder.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/shift_reg.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project lab_3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo'.
report_ip_status -name ip_status
current_project multiplier_v1_0_project
current_project lab_3
upgrade_ip -vlnv xilinx.com:user:multiplier:1.0 [get_ips  lab_3_multiplier_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/lab_3.bd'
INFO: [IP_Flow 19-3422] Upgraded lab_3_multiplier_0_0 (multiplier 1.0) from revision 2 to revision 3
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_regmap_0/REG2_OUT(undef) and /multiplier_0_upgraded_ipi/rst(rst)
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
Wrote  : <C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/ui/bd_1ebd6f01.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab_3_multiplier_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /axi_regmap_0/S_AXI_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=lab_3_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /multiplier_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=lab_3_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\lab_3\lab_3.srcs\sources_1\bd\lab_3\lab_3.bd> 
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/sim/lab_3.vhd
VHDL Output written to : C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hdl/lab_3_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_regmap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block multiplier_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/ip/lab_3_auto_pc_0/lab_3_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hw_handoff/lab_3.hwh
Generated Block Design Tcl file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/hw_handoff/lab_3_bd.tcl
Generated Hardware Definition File C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.srcs/sources_1/bd/lab_3/synth/lab_3.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab_3_auto_pc_0, cache-ID = b06d29d4be7f4ec1; cache size = 2.040 MB.
[Wed Feb 15 16:16:53 2023] Launched lab_3_multiplier_0_0_synth_1...
Run output will be captured here: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/lab_3_multiplier_0_0_synth_1/runme.log
[Wed Feb 15 16:16:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.runs/synth_1/runme.log
current_project multiplier_v1_0_project
source
ERROR: [Common 17-163] Missing value for option 'file', please type 'source -help' for usage info.
source -help
source

Description: 
Add tracing of commands

Syntax: 
source  [-encoding <arg>] [-notrace] [-quiet] [-verbose] <file>

Usage: 
  Name         Description
  ------------------------
  [-encoding]  specify the encoding of the data stored in filename
  [-notrace]   disable tracing of sourced commands
  [-quiet]     Ignore command errors
  [-verbose]   Suspend message limits during command execution
  <file>       script to source

Categories: 

v
ambiguous command name "v": validate_bd_design validate_dsa validate_ip variable version vwait
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/xgui/multiplier_tb.tcl -notrace
ERROR: [Simulator 45-6] No active Vivado Simulator simulation.  To use this command you must first start a simulation using Vivado Simulator.
set_property library xil_defaultlib [get_files *.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj multiplier_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9eb208b98ed14dc88424794cdc05c955 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_behav xil_defaultlib.multiplier -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'alu' remains a black-box since it has no binding entity [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:78]
WARNING: [VRFC 10-3009] 'controller' remains a black-box since it has no binding entity [c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/ip_repo/multiplier/src/multiplier.vhd:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture struct of entity xil_defaultlib.reg [reg_default]
Compiling architecture struct of entity xil_defaultlib.reg [\reg(n=32)\]
Compiling architecture struct of entity xil_defaultlib.multiplier
Built simulation snapshot multiplier_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/multiplier_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 15 16:21:46 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1333.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'c:/users/pacel/desktop/work/pitt/semesters/spring_2023/ece_1195/lab_3/lab_3.tmp/multiplier_v1_0_project/multiplier_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_behav -key {Behavioral:sim_1:Functional:multiplier} -tclbatch {multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1345.566 ; gain = 12.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 15 16:25:16 2023...
