{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1528209275303 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 195 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1528209283873 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 0 1528209283873 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[0\]~synth " "Node \"DRAM_DQ\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[1\]~synth " "Node \"DRAM_DQ\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[2\]~synth " "Node \"DRAM_DQ\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[3\]~synth " "Node \"DRAM_DQ\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[4\]~synth " "Node \"DRAM_DQ\[4\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[5\]~synth " "Node \"DRAM_DQ\[5\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[6\]~synth " "Node \"DRAM_DQ\[6\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[7\]~synth " "Node \"DRAM_DQ\[7\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[8\]~synth " "Node \"DRAM_DQ\[8\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[9\]~synth " "Node \"DRAM_DQ\[9\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[10\]~synth " "Node \"DRAM_DQ\[10\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[11\]~synth " "Node \"DRAM_DQ\[11\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[12\]~synth " "Node \"DRAM_DQ\[12\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[13\]~synth " "Node \"DRAM_DQ\[13\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[14\]~synth " "Node \"DRAM_DQ\[14\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DRAM_DQ\[15\]~synth " "Node \"DRAM_DQ\[15\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 223 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284132 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1528209284132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_HOLA_VGA_sine.v" "" { Text "G:/From_web_page/video_sdram_display_HOLA/verilog/DE1_SoC_HOLA_VGA_sine.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1528209284136 "|DE1_SoC_Computer|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1528209284136 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1528209284373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1528209284644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "613 " "Implemented 613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1528209284651 ""} { "Info" "ICUT_CUT_TM_OPINS" "156 " "Implemented 156 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1528209284651 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1528209284651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1528209284651 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "5 " "Implemented 5 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1528209284651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1528209284651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1528209284784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 10:34:44 2018 " "Processing ended: Tue Jun 05 10:34:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1528209284784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1528209284784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1528209284784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1528209284784 ""}
