Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  9 15:11:51 2021
| Host         : LAPTOP-ID3APBIA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_key_beep_control_sets_placed.rpt
| Design       : top_key_beep
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+--------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+--------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | u_key_debounce/key_value_0 | u_key_debounce/sys_rst_n |                1 |              1 |
|  sys_clk_IBUF_BUFG |                            | u_key_debounce/sys_rst_n |                7 |             23 |
+--------------------+----------------------------+--------------------------+------------------+----------------+


