ABSOLUTE_PATH_TO_VERILOG_DESIGN = ""