library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity DrinksMachine is	
	port(reset   : in  std_logic;
		  clk     : in  std_logic;
		  coin_20 : in  std_logic;
		  coin_50 :
		  drink   : out std_logic);
end DrinksMachine;

architecture Behavioral of DrinksMachine is

	-- States
	type TState is (S0, S1, S2, S3);
	signal pState, nState : TState;
	
	begin
		sync_proc: process(clk)
		begin
			if (rising_edge(clk)) then
				if (reset = '1') then 
					pState <= S0;
				else
					pState <= nState;
				end if;
			end if;
		
		comb_proc: process(pState, coin_20, coin_50)
		begin
			
			case pState is 
				when S0 =>
					
				when S1 =>
				when S2 =>
				when S3 =>
				
	
	