INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/common/block_ram/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram_sync
INFO: [VRFC 10-311] analyzing module single_port_ram_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/common/fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/hci.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hci
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_id
INFO: [VRFC 10-2458] undeclared symbol pc_i_plus_4, assumed default net type wire [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_baud_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_baud_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/wymt/code/system2018/Arch2018/riscv/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
