#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 25 12:11:34 2023
# Process ID: 646228
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1
# Command line: vivado -log Mayo_keygen_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mayo_keygen_wrapper.tcl -notrace
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper.vdi
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Mayo_keygen_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_axi_litev3/mayo_axi_litev3_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo-axi/Mayo_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/shake128'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2631.727 ; gain = 304.148 ; free physical = 15043 ; free virtual = 27116
Command: link_design -top Mayo_keygen_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_MAYO_KEYGEN_FSM_0_0/Mayo_keygen_MAYO_KEYGEN_FSM_0_0.dcp' for cell 'Mayo_keygen_i/MAYO_KEYGEN_FSM_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_blink_led_0_0/Mayo_keygen_blink_led_0_0.dcp' for cell 'Mayo_keygen_i/blink_led_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_add_vectors_0_0/Mayo_keygen_mayo_add_vectors_0_0.dcp' for cell 'Mayo_keygen_i/mayo_add_vectors_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_axi_litev3_0_0/Mayo_keygen_mayo_axi_litev3_0_0.dcp' for cell 'Mayo_keygen_i/mayo_axi_litev3_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_linear_combinat_0_0/Mayo_keygen_mayo_linear_combinat_0_0.dcp' for cell 'Mayo_keygen_i/mayo_linear_combinat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_negate_0_0/Mayo_keygen_mayo_negate_0_0.dcp' for cell 'Mayo_keygen_i/mayo_negate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_reduce_0_0/Mayo_keygen_mayo_reduce_0_0.dcp' for cell 'Mayo_keygen_i/mayo_reduce_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_sample_oil_space_0_0/Mayo_keygen_mayo_sample_oil_space_0_0.dcp' for cell 'Mayo_keygen_i/mayo_sample_oil_space_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_processing_system7_0_0/Mayo_keygen_processing_system7_0_0.dcp' for cell 'Mayo_keygen_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0.dcp' for cell 'Mayo_keygen_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_system_ila_0_3/Mayo_keygen_system_ila_0_3.dcp' for cell 'Mayo_keygen_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_blk_mem_gen_0_2/Mayo_keygen_blk_mem_gen_0_2.dcp' for cell 'Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_BIG_BRAM256KDP_0/Mayo_keygen_BIG_BRAM256KDP_0.dcp' for cell 'Mayo_keygen_i/BRAM_big1/BIG_BRAM256KDP1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_arbit_brama1_0/Mayo_keygen_arbit_brama1_0.dcp' for cell 'Mayo_keygen_i/BRAM_big1/arbit_brama1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_axi_bram_ctrl_0_1/Mayo_keygen_axi_bram_ctrl_0_1.dcp' for cell 'Mayo_keygen_i/BRAM_big1/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_Small_BRAM8k_0/Mayo_keygen_Small_BRAM8k_0.dcp' for cell 'Mayo_keygen_i/BRAM_small/Small_BRAM8k'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_arbit_brama0_0/Mayo_keygen_arbit_brama0_0.dcp' for cell 'Mayo_keygen_i/BRAM_small/arbit_brama0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_arbit_bramb0_0/Mayo_keygen_arbit_bramb0_0.dcp' for cell 'Mayo_keygen_i/BRAM_small/arbit_bramb0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_TRNG_0_0/Mayo_keygen_TRNG_0_0.dcp' for cell 'Mayo_keygen_i/TRNG/TRNG_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_trng_arbiter_0_0/Mayo_keygen_mayo_trng_arbiter_0_0.dcp' for cell 'Mayo_keygen_i/TRNG/mayo_trng_arbiter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_MAYO_SHAKE_1_0/Mayo_keygen_MAYO_SHAKE_1_0.dcp' for cell 'Mayo_keygen_i/hash/MAYO_SHAKE_1'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_mayo_hash_bram_arbit_0_0/Mayo_keygen_mayo_hash_bram_arbit_0_0.dcp' for cell 'Mayo_keygen_i/hash/mayo_hash_bram_arbit_0'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_xbar_0/Mayo_keygen_xbar_0.dcp' for cell 'Mayo_keygen_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_auto_pc_0/Mayo_keygen_auto_pc_0.dcp' for cell 'Mayo_keygen_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_auto_pc_1/Mayo_keygen_auto_pc_1.dcp' for cell 'Mayo_keygen_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2631.727 ; gain = 0.000 ; free physical = 14665 ; free virtual = 26738
INFO: [Netlist 29-17] Analyzing 4008 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Mayo_keygen_i/system_ila_0/U0/ila_lib UUID: 0b182fe7-3002-568e-abef-5032908715d2 
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_processing_system7_0_0/Mayo_keygen_processing_system7_0_0.xdc] for cell 'Mayo_keygen_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_processing_system7_0_0/Mayo_keygen_processing_system7_0_0.xdc] for cell 'Mayo_keygen_i/processing_system7_0/inst'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0_board.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0_board.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_rst_ps7_0_100M_0/Mayo_keygen_rst_ps7_0_100M_0.xdc] for cell 'Mayo_keygen_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_TRNG_0_0/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_TRNG_0_0/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Mayo_keygen_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Mayo_keygen_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Mayo_keygen_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen/ip/Mayo_keygen_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Mayo_keygen_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]
Finished Parsing XDC File [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.srcs/constrs_1/new/Mayo_keygen_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Mayo_keygen_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2687.754 ; gain = 0.000 ; free physical = 14543 ; free virtual = 26616
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 116 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2687.754 ; gain = 56.027 ; free physical = 14543 ; free virtual = 26616
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2687.754 ; gain = 0.000 ; free physical = 14529 ; free virtual = 26602

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d8c281d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2779.605 ; gain = 91.852 ; free physical = 14150 ; free virtual = 26211

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = b06f26896710b3c4.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2996.246 ; gain = 0.000 ; free physical = 13951 ; free virtual = 26015
Phase 1 Generate And Synthesize Debug Cores | Checksum: 191eee23b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13951 ; free virtual = 26015

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f75688de

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13977 ; free virtual = 26041
INFO: [Opt 31-389] Phase Retarget created 597 cells and removed 879 cells
INFO: [Opt 31-1021] In phase Retarget, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1330f6db9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13981 ; free virtual = 26046
INFO: [Opt 31-389] Phase Constant propagation created 269 cells and removed 1238 cells
INFO: [Opt 31-1021] In phase Constant propagation, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1acbe2e8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13979 ; free virtual = 26044
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1955 cells
INFO: [Opt 31-1021] In phase Sweep, 882 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1acbe2e8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13980 ; free virtual = 26044
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1acbe2e8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13980 ; free virtual = 26044
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1acbe2e8f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13980 ; free virtual = 26044
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             597  |             879  |                                             64  |
|  Constant propagation         |             269  |            1238  |                                             48  |
|  Sweep                        |               0  |            1955  |                                            882  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             58  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2996.246 ; gain = 0.000 ; free physical = 13980 ; free virtual = 26044
Ending Logic Optimization Task | Checksum: 1743fbf03

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2996.246 ; gain = 43.766 ; free physical = 13980 ; free virtual = 26044

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 73 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 0 Total Ports: 146
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 214cacd4f

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13914 ; free virtual = 25978
Ending Power Optimization Task | Checksum: 214cacd4f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3465.598 ; gain = 469.352 ; free physical = 13949 ; free virtual = 26013

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e3c3800c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13958 ; free virtual = 26022
Ending Final Cleanup Task | Checksum: 1e3c3800c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13958 ; free virtual = 26022

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13966 ; free virtual = 26029
Ending Netlist Obfuscation Task | Checksum: 1e3c3800c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13965 ; free virtual = 26029
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3465.598 ; gain = 777.844 ; free physical = 13965 ; free virtual = 26028
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13915 ; free virtual = 25993
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mayo_keygen_wrapper_drc_opted.rpt -pb Mayo_keygen_wrapper_drc_opted.pb -rpx Mayo_keygen_wrapper_drc_opted.rpx
Command: report_drc -file Mayo_keygen_wrapper_drc_opted.rpt -pb Mayo_keygen_wrapper_drc_opted.pb -rpx Mayo_keygen_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13811 ; free virtual = 25897
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1828a5b69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13811 ; free virtual = 25897
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13811 ; free virtual = 25897

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec55cb8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13870 ; free virtual = 25943

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ff845219

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13841 ; free virtual = 25913

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ff845219

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13841 ; free virtual = 25913
Phase 1 Placer Initialization | Checksum: ff845219

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13837 ; free virtual = 25910

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10efdbad6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13783 ; free virtual = 25856

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12e0ee030

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13794 ; free virtual = 25868

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1228 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 563 nets or cells. Created 0 new cell, deleted 563 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13745 ; free virtual = 25818

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            563  |                   563  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            563  |                   563  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1b0423b10

Time (s): cpu = 00:00:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13740 ; free virtual = 25814
Phase 2.3 Global Placement Core | Checksum: 1a0181fab

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13737 ; free virtual = 25811
Phase 2 Global Placement | Checksum: 1a0181fab

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13751 ; free virtual = 25825

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16617d40a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13755 ; free virtual = 25829

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b90f9e5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13755 ; free virtual = 25829

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12bdaa444

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13753 ; free virtual = 25827

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cd6c8ff7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13753 ; free virtual = 25827

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: cd61a1bc

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13762 ; free virtual = 25836

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e8ec6ae3

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13724 ; free virtual = 25796

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 168beda79

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13726 ; free virtual = 25800

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b626ed17

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13725 ; free virtual = 25799
Phase 3 Detail Placement | Checksum: 1b626ed17

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13724 ; free virtual = 25797

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aa459120

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.944 | TNS=-183.931 |
Phase 1 Physical Synthesis Initialization | Checksum: 13b3ca9de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13718 ; free virtual = 25791
INFO: [Place 46-33] Processed net Mayo_keygen_i/rst_ps7_0_100M/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/FSM_onehot_state_reg[6], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net Mayo_keygen_i/hash/MAYO_SHAKE_1/inst/SH/KECCAK/buffer_in/counter_nr_rounds_reg[4][0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b18c8b80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13713 ; free virtual = 25787
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aa459120

Time (s): cpu = 00:01:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13714 ; free virtual = 25788
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.492. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:28 ; elapsed = 00:01:28 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13703 ; free virtual = 25776
Phase 4.1 Post Commit Optimization | Checksum: 17d071528

Time (s): cpu = 00:02:28 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13695 ; free virtual = 25768

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17d071528

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13708 ; free virtual = 25782

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17d071528

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13706 ; free virtual = 25780
Phase 4.3 Placer Reporting | Checksum: 17d071528

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13705 ; free virtual = 25779

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13704 ; free virtual = 25778

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13704 ; free virtual = 25778
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153f53318

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13703 ; free virtual = 25777
Ending Placer Task | Checksum: 151e8b420

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13703 ; free virtual = 25777
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13757 ; free virtual = 25831
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13645 ; free virtual = 25805
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Mayo_keygen_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13704 ; free virtual = 25807
INFO: [runtcl-4] Executing : report_utilization -file Mayo_keygen_wrapper_utilization_placed.rpt -pb Mayo_keygen_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Mayo_keygen_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13711 ; free virtual = 25814
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13617 ; free virtual = 25778
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fae93b38 ConstDB: 0 ShapeSum: 56ff78e8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c0dac3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13531 ; free virtual = 25635
Post Restoration Checksum: NetGraph: beda14ab NumContArr: 5d339791 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c0dac3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13539 ; free virtual = 25643

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c0dac3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13499 ; free virtual = 25603

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c0dac3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13500 ; free virtual = 25604
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1df789845

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13475 ; free virtual = 25573
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.376  | TNS=0.000  | WHS=-0.318 | THS=-247.887|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 20d841324

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13498 ; free virtual = 25597
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.376  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 188419653

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13497 ; free virtual = 25596
Phase 2 Router Initialization | Checksum: 1db5064f5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13497 ; free virtual = 25596

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 36305
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 36305
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1db5064f5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3465.598 ; gain = 0.000 ; free physical = 13490 ; free virtual = 25589
Phase 3 Initial Routing | Checksum: 1a0a0d914

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13491 ; free virtual = 25589

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7781
 Number of Nodes with overlaps = 2292
 Number of Nodes with overlaps = 836
 Number of Nodes with overlaps = 295
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.115  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 110ff6035

Time (s): cpu = 00:03:34 ; elapsed = 00:01:32 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13504 ; free virtual = 25603

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.115  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a4c53e86

Time (s): cpu = 00:03:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13493 ; free virtual = 25594
Phase 4 Rip-up And Reroute | Checksum: 1a4c53e86

Time (s): cpu = 00:03:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13493 ; free virtual = 25594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a4c53e86

Time (s): cpu = 00:03:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13493 ; free virtual = 25594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a4c53e86

Time (s): cpu = 00:03:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13493 ; free virtual = 25594
Phase 5 Delay and Skew Optimization | Checksum: 1a4c53e86

Time (s): cpu = 00:03:37 ; elapsed = 00:01:34 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13493 ; free virtual = 25594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e4ba6732

Time (s): cpu = 00:03:41 ; elapsed = 00:01:36 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13491 ; free virtual = 25590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.128  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12995173b

Time (s): cpu = 00:03:41 ; elapsed = 00:01:36 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13491 ; free virtual = 25590
Phase 6 Post Hold Fix | Checksum: 12995173b

Time (s): cpu = 00:03:41 ; elapsed = 00:01:36 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13491 ; free virtual = 25590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.1293 %
  Global Horizontal Routing Utilization  = 17.5618 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12995173b

Time (s): cpu = 00:03:42 ; elapsed = 00:01:36 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13492 ; free virtual = 25591

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12995173b

Time (s): cpu = 00:03:42 ; elapsed = 00:01:36 . Memory (MB): peak = 3758.234 ; gain = 292.637 ; free physical = 13492 ; free virtual = 25591

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1154b8f08

Time (s): cpu = 00:03:44 ; elapsed = 00:01:37 . Memory (MB): peak = 3790.250 ; gain = 324.652 ; free physical = 13492 ; free virtual = 25593

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.128  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 1cb3658bb

Time (s): cpu = 00:03:55 ; elapsed = 00:01:41 . Memory (MB): peak = 3790.250 ; gain = 324.652 ; free physical = 13464 ; free virtual = 25562
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 0.128 | 0.000 | 0.030 | 0.000 |  Pass  |   00:01:28   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:55 ; elapsed = 00:01:41 . Memory (MB): peak = 3790.250 ; gain = 324.652 ; free physical = 13594 ; free virtual = 25692

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:00 ; elapsed = 00:01:42 . Memory (MB): peak = 3790.250 ; gain = 324.652 ; free physical = 13594 ; free virtual = 25692
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3790.250 ; gain = 0.000 ; free physical = 13506 ; free virtual = 25676
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Mayo_keygen_wrapper_drc_routed.rpt -pb Mayo_keygen_wrapper_drc_routed.pb -rpx Mayo_keygen_wrapper_drc_routed.rpx
Command: report_drc -file Mayo_keygen_wrapper_drc_routed.rpt -pb Mayo_keygen_wrapper_drc_routed.pb -rpx Mayo_keygen_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Mayo_keygen_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Mayo_keygen_wrapper_methodology_drc_routed.rpt -pb Mayo_keygen_wrapper_methodology_drc_routed.pb -rpx Mayo_keygen_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Mayo_keygen_wrapper_power_routed.rpt -pb Mayo_keygen_wrapper_power_summary_routed.pb -rpx Mayo_keygen_wrapper_power_routed.rpx
Command: report_power -file Mayo_keygen_wrapper_power_routed.rpt -pb Mayo_keygen_wrapper_power_summary_routed.pb -rpx Mayo_keygen_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
158 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Mayo_keygen_wrapper_route_status.rpt -pb Mayo_keygen_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Mayo_keygen_wrapper_timing_summary_routed.rpt -pb Mayo_keygen_wrapper_timing_summary_routed.pb -rpx Mayo_keygen_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Mayo_keygen_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Mayo_keygen_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Mayo_keygen_wrapper_bus_skew_routed.rpt -pb Mayo_keygen_wrapper_bus_skew_routed.pb -rpx Mayo_keygen_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 12:16:26 2023...
#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 25 12:27:01 2023
# Process ID: 727522
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1
# Command line: vivado -log Mayo_keygen_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Mayo_keygen_wrapper.tcl -notrace
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/Mayo_keygen_wrapper.vdi
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Mayo_keygen_wrapper.tcl -notrace
Command: open_checkpoint Mayo_keygen_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2301.457 ; gain = 3.969 ; free physical = 14184 ; free virtual = 26316
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2301.598 ; gain = 0.000 ; free physical = 14529 ; free virtual = 26660
INFO: [Netlist 29-17] Analyzing 3833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.566 ; gain = 42.008 ; free physical = 13886 ; free virtual = 26018
Restored from archive | CPU: 1.730000 secs | Memory: 52.522194 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2675.566 ; gain = 42.008 ; free physical = 13886 ; free virtual = 26018
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.566 ; gain = 0.000 ; free physical = 13887 ; free virtual = 26019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 125 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2679.566 ; gain = 388.016 ; free physical = 13887 ; free virtual = 26019
Command: write_bitstream -force Mayo_keygen_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 26 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, Mayo_keygen_i/TRNG/TRNG_0/U0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, Mayo_keygen_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Mayo_keygen_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jan 25 12:27:42 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 3335.117 ; gain = 655.551 ; free physical = 13723 ; free virtual = 25866
INFO: [Common 17-206] Exiting Vivado at Wed Jan 25 12:27:42 2023...
