digraph "CFG for '_Z15remove_occludedPfii' function" {
	label="CFG for '_Z15remove_occludedPfii' function";

	Node0x5a97360 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = icmp slt i32 %12, %1\l  br i1 %13, label %14, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5a97360:s0 -> Node0x5a99230;
	Node0x5a97360:s1 -> Node0x5a992c0;
	Node0x5a99230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%14:\l14:                                               \l  %15 = srem i32 %12, %2\l  %16 = add nsw i32 %15, 1\l  %17 = icmp slt i32 %16, %2\l  br i1 %17, label %18, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5a99230:s0 -> Node0x5a99630;
	Node0x5a99230:s1 -> Node0x5a992c0;
	Node0x5a99630 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%18:\l18:                                               \l  %19 = sext i32 %12 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fneg contract float %21\l  br label %26\l}"];
	Node0x5a99630 -> Node0x5a9a0e0;
	Node0x5a9a1e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%23:\l23:                                               \l  %24 = add nsw i32 %35, %15\l  %25 = icmp slt i32 %24, %2\l  br i1 %25, label %26, label %37, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x5a9a1e0:s0 -> Node0x5a9a0e0;
	Node0x5a9a1e0:s1 -> Node0x5a992c0;
	Node0x5a9a0e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi i32 [ 1, %18 ], [ %35, %23 ]\l  %28 = sitofp i32 %27 to float\l  %29 = add nsw i32 %27, %12\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %0, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %33 = fsub contract float %28, %32\l  %34 = fcmp contract olt float %33, %22\l  %35 = add nuw nsw i32 %27, 1\l  br i1 %34, label %36, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5a9a0e0:s0 -> Node0x5a995b0;
	Node0x5a9a0e0:s1 -> Node0x5a9a1e0;
	Node0x5a995b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%36:\l36:                                               \l  store float 0.000000e+00, float addrspace(1)* %20, align 4, !tbaa !7\l  br label %37\l}"];
	Node0x5a995b0 -> Node0x5a992c0;
	Node0x5a992c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%37:\l37:                                               \l  ret void\l}"];
}
