{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1612718089223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc EP4CE22F17I7 " "Selected device EP4CE22F17I7 for design \"soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612718089303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612718089347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612718089347 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1612718089397 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 77 65 0 0 " "Implementing clock multiplication of 77, clock division of 65, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1612718089397 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 77 65 -29 -2555 " "Implementing clock multiplication of 77, clock division of 65, and phase shift of -29 degrees (-2555 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1612718089397 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612718089397 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612718089695 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17A7 " "Device EP4CE10F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C7 " "Device EP4CE10F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I7 " "Device EP4CE10F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17A7 " "Device EP4CE6F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C7 " "Device EP4CE6F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I7 " "Device EP4CE6F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17A7 " "Device EP4CE15F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C7 " "Device EP4CE15F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I7 " "Device EP4CE15F17I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17A7 " "Device EP4CE22F17A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C7 " "Device EP4CE22F17C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1612718089916 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612718089916 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 6225 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1612718089920 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612718089920 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612718089921 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612718089922 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1612718089927 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 68 " "No exact pin location assignment(s) for 6 pins of 68 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612718090365 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612718090365 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612718090365 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612718090365 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612718090365 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1612718090365 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1612718090365 ""}
{ "Info" "ISTA_SDC_FOUND" "soc.sdc " "Reading SDC File: 'soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612718090906 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090916 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090916 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 65 -multiply_by 77 -phase -29.42 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090916 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1612718090916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 48 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at soc.sdc(48): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1612718090917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock soc.sdc 48 Argument -source is an empty collection " "Ignored create_generated_clock at soc.sdc(48): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\] " "create_generated_clock -name sdclk_pin -source \[get_pins \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] \[get_ports \{SDRAM_CLK\}\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090918 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1612718090918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 65 sdclk_pin clock " "Ignored filter at soc.sdc(65): sdclk_pin could not be matched with a clock" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1612718090918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(65): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -max 6.4 \[get_ports SDRAM_DQ*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090919 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay soc.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at soc.sdc(66): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\] " "set_input_delay -clock sdclk_pin -min 3.2 \[get_ports SDRAM_DQ*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090919 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(72): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -max 1.5 \[get_ports SDRAM_*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090919 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay soc.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at soc.sdc(73): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\] " "set_output_delay -clock sdclk_pin -min -0.8 \[get_ports SDRAM_*\]" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090919 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc.sdc 91 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at soc.sdc(91): clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1612718090920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <from> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sdclk_pin\}\] -to \[get_clocks \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup -end 2" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090920 ""}  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path soc.sdc 91 Argument <to> is an empty collection " "Ignored set_multicycle_path at soc.sdc(91): Argument <to> is an empty collection" {  } { { "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1612718090920 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|combout " "Node \"user_io\|spi_sck~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718090924 ""} { "Warning" "WSTA_SCC_NODE" "user_io\|spi_sck~0\|datac " "Node \"user_io\|spi_sck~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612718090924 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 88 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1612718090924 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCK " "Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612718090927 "|soc|SPI_SCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[2\] " "Node: clk_div\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612718090927 "|soc|clk_div[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div\[13\] " "Node: clk_div\[13\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612718090927 "|soc|clk_div[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:vga\|hs " "Node: vga:vga\|hs was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612718090927 "|soc|vga:vga|hs"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1612718090941 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612718090944 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       clk_27 " "  37.037       clk_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.682 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.682 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090944 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  31.265 pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1612718090944 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612718090944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk_div\[2\]  " "Promoted node clk_div\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091138 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 278 0 0 } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_div\[2\]" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091139 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 80 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 80 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 80 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_SCK~input (placed in PIN R1 (DQS3L/CQ3L#,CDPCLK1)) " "Automatically promoted node SPI_SCK~input (placed in PIN R1 (DQS3L/CQ3L#,CDPCLK1))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|spi_sck_D\[0\] " "Destination node user_io:user_io\|spi_sck_D\[0\]" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 87 -1 0 } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_io:user_io\|spi_sck_D\[0\]" } } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1340 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 6212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io\|spi_sck~0  " "Automatically promoted node user_io:user_io\|spi_sck~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|spi_sck~0 " "Destination node user_io:user_io\|spi_sck~0" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 88 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 88 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|spi_sck~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4315 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div\[13\]  " "Automatically promoted node clk_div\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div\[13\]~37 " "Destination node clk_div\[13\]~37" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 278 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[13]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 5137 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|ps2_mouse_clk " "Destination node user_io:user_io\|ps2_mouse_clk" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 59 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|ps2_mouse_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1436 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|ps2_kbd_clk " "Destination node user_io:user_io\|ps2_kbd_clk" {  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 57 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|ps2_kbd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1428 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 278 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1455 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vga\|hs  " "Automatically promoted node vga:vga\|hs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga\|hs~0 " "Destination node vga:vga\|hs~0" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 24 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|hs~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 2549 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga\|hs~1 " "Destination node vga:vga\|hs~1" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 24 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|hs~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 2550 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd\|h_osd_active~0 " "Destination node osd:osd\|h_osd_active~0" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 151 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:osd|h_osd_active~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 2788 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd\|h_osd_active~7 " "Destination node osd:osd\|h_osd_active~7" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 151 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:osd|h_osd_active~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 2804 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "osd:osd\|hsD " "Destination node osd:osd\|hsD" {  } { { "osd.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/osd.v" 89 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { osd:osd|hsD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Destination node VGA_HS~output" {  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 6176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 24 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|hs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal6~2  " "Automatically promoted node Equal6~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyboard\|keys\[0\] " "Destination node keyboard:keyboard\|keys\[0\]" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 20 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard|keys[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1312 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyboard\|keys\[2\] " "Destination node keyboard:keyboard\|keys\[2\]" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 20 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard|keys[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyboard\|keys\[1\] " "Destination node keyboard:keyboard\|keys\[1\]" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 20 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard|keys[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyboard:keyboard\|key_released " "Destination node keyboard:keyboard\|key_released" {  } { { "keyboard.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/keyboard.v" 17 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keyboard:keyboard|key_released } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga\|altsyncram:vmem_rtl_0\|altsyncram_u8d1:auto_generated\|decode_jsa:decode2\|eq_node\[1\]~0 " "Destination node vga:vga\|altsyncram:vmem_rtl_0\|altsyncram_u8d1:auto_generated\|decode_jsa:decode2\|eq_node\[1\]~0" {  } { { "db/decode_jsa.tdf" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/decode_jsa.tdf" 29 9 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|altsyncram:vmem_rtl_0|altsyncram_u8d1:auto_generated|decode_jsa:decode2|eq_node[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4202 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:mouse\|b\[1\]~0 " "Destination node mouse:mouse\|b\[1\]~0" {  } { { "mouse.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/mouse.v" 33 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mouse:mouse|b[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4808 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:mouse\|y_pos\[7\]~0 " "Destination node mouse:mouse\|y_pos\[7\]~0" {  } { { "mouse.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/mouse.v" 33 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mouse:mouse|y_pos[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4815 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:mouse\|x_pos\[8\]~0 " "Destination node mouse:mouse\|x_pos\[8\]~0" {  } { { "mouse.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/mouse.v" 33 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mouse:mouse|x_pos[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4829 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga\|cursor_x\[0\]~1 " "Destination node vga:vga\|cursor_x\[0\]~1" {  } { { "vga.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/vga.v" 85 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga:vga|cursor_x[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 4993 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mouse:mouse\|cnt~2 " "Destination node mouse:mouse\|cnt~2" {  } { { "mouse.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/mouse.v" 28 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mouse:mouse|cnt~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 5025 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091140 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612718091140 ""}  } { { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 170 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal6~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 2181 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091140 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io\|status\[0\]  " "Automatically promoted node user_io:user_io\|status\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1612718091141 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "always0~0 " "Destination node always0~0" {  } { { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 3417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1612718091141 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1612718091141 ""}  } { { "user_io.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/user_io.v" 318 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|status[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 1389 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612718091141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612718092627 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612718092631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612718092631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612718092636 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612718093370 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON SDRAM_* " "Wildcard assignment \"Fast Output Register=ON\" to \"SDRAM_*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1612718093371 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1612718093371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612718093371 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612718093375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612718093375 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612718093379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612718094099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 I/O Output Buffer " "Packed 4 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1612718094103 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612718094103 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1612718094114 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1612718094114 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1612718094114 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 20 5 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 10 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 16 2 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 10 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1612718094115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1612718094115 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1612718094115 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[2\] SDRAM_CLK~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/pll.v" 102 0 0 } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 289 0 0 } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1612718094153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_L " "Node \"AUDIO_L\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_L" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUDIO_R " "Node \"AUDIO_R\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50\[0\] " "Node \"CLOCK_50\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50\[1\] " "Node \"CLOCK_50\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1612718094190 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1612718094190 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612718094191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612718095359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612718096084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612718096109 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612718097031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612718097031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612718097935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1612718099820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612718099820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612718104307 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1612718104385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612718104439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612718104878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612718104933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612718105577 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612718106330 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1612718106742 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 Cyclone IV E " "24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[1\] 3.3-V LVTTL T9 " "Pin CLOCK_27\[1\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_27[1] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[1\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 5 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL L7 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at L7" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS4 3.3-V LVTTL R3 " "Pin SPI_SS4 uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SS4 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL R16 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL P15 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL P16 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL N15 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL N16 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL L14 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL L15 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL L16 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL K15 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL K16 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL J15 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL J16 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL J14 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL G16 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL G15 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL F16 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL R1 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at R1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL N3 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL P3 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27\[0\] 3.3-V LVTTL R9 " "Pin CLOCK_27\[0\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLOCK_27[0] } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27\[0\]" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 5 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL T3 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106759 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1612718106759 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL H2 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "soc.v" "" { Text "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.v" 27 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1612718106762 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1612718106762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.fit.smsg " "Generated suppressed messages file F:/FILE/FPGA/OpenCY4/mist-board-master/mist-board-master/tutorials/soc/lesson9/soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612718107002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5507 " "Peak virtual memory: 5507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612718107839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 01:15:07 2021 " "Processing ended: Mon Feb 08 01:15:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612718107839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612718107839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612718107839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612718107839 ""}
