# 2024-12-20 LSP Exam Solution / Å˜eÅ¡enÃ­ zkouÅ¡ky / è€ƒè¯•è§£æ

> **Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: CVUT FEL (CTU) - Czech Technical University in Prague
> **Keywords**: ZkouÅ¡ka, Exam, Test, Solutions, Vysledky, Answers, K-Map, RS Latch, Pipeline
>
> [ğŸ‡¨ğŸ‡³ CN Version](./2024-12-20_Exam_Answers_CN.md) | [ğŸ‡¬ğŸ‡§ EN Version](./2024-12-20_Exam_Answers_EN.md) | [ğŸ‡¨ğŸ‡¿ CZ Version](./2024-12-20_Exam_Answers_CZ.md)

---

# LSPè€ƒè¯• 2024å¹´12æœˆ20æ—¥ï¼ˆè‹±æ–‡ç‰ˆï¼Œå«ç­”æ¡ˆï¼‰
> âœ… **æœ¬æ–‡ä»¶å·²æ ¸å¯¹PDFå®˜æ–¹ç­”æ¡ˆ (Official Answers Verified from PDF)**

## è€ƒè¯•ä¿¡æ¯
- æ—¥æœŸï¼š2024å¹´12æœˆ20æ—¥
- è¯­è¨€ï¼šè‹±è¯­
- åŒ…å«å®˜æ–¹ç­”æ¡ˆ

---

## ç¬¬1é¢˜ - RSé”å­˜å™¨ä»¿çœŸ (RS Latch Simulation) (5åˆ†)
**é¢˜ç›®ï¼š** ç»™å®šè¾“å…¥A, B, Cåœ¨æ—¶é—´t0-t4çš„å€¼ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼
**[English]** Given inputs A, B, C values at times t0-t4, write the values of X and Y outputs

**è¾“å…¥åºåˆ—ï¼š**
```
A = 1 | 0 | 1 | 0 | 0
B = 0 | 1 | 0 | 0 | 0
C = 0 | 1 | 0 | 0 | 1
    t0  t1  t2  t3  t4
```

> âœ… **å®˜æ–¹å‚è€ƒç­”æ¡ˆ (Official Answer):**
> - **X = 00011** (t0=0, t1=0, t2=0, t3=1, t4=1) æˆ– t0=1,t1=1,t2=1,t3=1,t4=0
> - **Y = 10110** (t0=1, t1=0, t2=1, t3=1, t4=0) æˆ– t0=0,t1=1,t2=0,t3=0,t4=1

> ğŸ’¡ **è¡¥å……è§£æï¼š** A=1æ—¶Reset (å¤ä½)ï¼ŒBÂ·C=1æ—¶Set (ç½®ä½)

---

## ç¬¬2é¢˜ - Shannonå±•å¼€ (Shannon Expansion) (6åˆ†)
**é¢˜ç›®ï¼š** å°†X=f(A,B,C,X)åˆ†è§£ä¸ºShannonå±•å¼€å½¢å¼
**[English]** Decompose X=f(A,B,C,X) using Shannon expansion

> ğŸ’¡ **è¡¥å……è§£æï¼š** éœ€æ ¹æ®ç”µè·¯æ¨å¯¼fâ‚€å’Œfâ‚çš„å¡è¯ºå›¾

---

## ç¬¬3é¢˜ - ç­‰ä»·é€»è¾‘å‡½æ•° (Equivalent Logic Functions) (4åˆ†)
**é¢˜ç›®ï¼š** å‹¾é€‰æ‰€æœ‰å…·æœ‰ç­‰ä»·å‡½æ•°çš„é€»è¾‘å‡½æ•°
**[English]** Check all logic functions that have an equivalent function

```vhdl
x1 <= (B and not A) or (A and not B);
x2 <= (A and not C) xor (C and A);
x3 <= (B or A) and (not B or not A);
x4 <= (C xor A) or (B and not A);
```

**å®˜æ–¹ç­”æ¡ˆï¼š** x1 = x3 (éƒ½æ˜¯A XOR B)

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - x1 = BÂ·Ä€ + AÂ·BÌ„ = A âŠ• B (XORæ ‡å‡†å½¢å¼)
> - x3 = (A+B)Â·(Ä€+BÌ„) = A âŠ• B (ä¹˜ç§¯ä¹‹å’Œå½¢å¼)

---

## ç¬¬4é¢˜ - 9ä½åŠ æ³•å™¨è¿ç®— (9-bit Adder Arithmetic) (4åˆ†)
**é¢˜ç›®ï¼š** 254+255+256+257åœ¨9ä½åŠ æ³•å™¨ä¸Šçš„ç»“æœ
**[English]** Result of 254+255+256+257 on a 9-bit adder

**è®¡ç®—ï¼š**
- 254+255+256+257 = 1022
- 1022 mod 512 = 510

**å®˜æ–¹ç­”æ¡ˆï¼š**
- a) unsigned: 510
- b) signed: -2 (Two's Complement)

> ğŸ’¡ **è¡¥å……è§£æï¼š** 510 â‰¥ 256 â†’ signed = 510 - 512 = -2

---

## ç¬¬5é¢˜ - Moore/Mealyè‡ªåŠ¨æœºå®šä¹‰ (FSM Definition) (6åˆ†)
**é¢˜ç›®ï¼š** å®Œæˆå®šä¹‰
**[English]** Complete the definition

M = < X, S, Z, w, d, s0 >
- X: æœ‰é™è¾“å…¥ç¬¦å·é›†åˆ / Finite input alphabet
- S: æœ‰é™çŠ¶æ€é›†åˆ / Finite set of states
- Z: æœ‰é™è¾“å‡ºç¬¦å·é›†åˆ / Finite output alphabet
- d (Î´): çŠ¶æ€è½¬ç§»å‡½æ•° / State transition function
- w (Ï‰): è¾“å‡ºå‡½æ•° / Output function
- s0: åˆå§‹çŠ¶æ€ / Initial state

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - Moore: Ï‰: S â†’ Zï¼ˆè¾“å‡ºä»…ä¾èµ–çŠ¶æ€ï¼‰
> - Mealy: Ï‰: S Ã— X â†’ Zï¼ˆè¾“å‡ºä¾èµ–çŠ¶æ€å’Œè¾“å…¥ï¼‰

---

## ç¬¬6é¢˜ - å¤šè·¯å¤ç”¨å™¨ç”µè·¯å®ç° (Multiplexer Implementation) (5åˆ†)
**é¢˜ç›®ï¼š** ç”¨ANDã€NANDã€ORã€NORå’ŒNOTé—¨å®ç°çº§è”å¤šè·¯å¤ç”¨å™¨
**[English]** Implement cascaded multiplexer using AND, NAND, OR, NOR and NOT gates

> ğŸ’¡ **è¡¥å……è§£æï¼š** 2é€‰1 MUXå…¬å¼ï¼šY = (SÌ„Â·A) + (SÂ·B)

---

## ç¬¬7é¢˜ - å¤šè·¯å¤ç”¨å™¨VHDLæè¿° (MUX in VHDL) (10åˆ†)
**é¢˜ç›®ï¼š** ç”¨å¹¶å‘å’Œé¡ºåºè¯­å¥æè¿°
**[English]** Describe using concurrent and sequential statements

**å®˜æ–¹ç­”æ¡ˆï¼š**
```vhdl
Qcon <= z when a1='1' else y when a0='1' else x;
```

> ğŸ’¡ **è¡¥å……è§£æï¼š** è¿™æ˜¯ä¼˜å…ˆçº§ç¼–ç å™¨æ¨¡å¼ï¼Œa1ä¼˜å…ˆçº§æœ€é«˜

---

## ç¬¬8é¢˜ - ç›´æ¥æ˜ å°„Cache (Direct-Mapped Cache) (10åˆ†)
> ğŸ›‘ **éè€ƒç‚¹æç¤º (Not on Exam):** æ ¹æ®2026å¹´è€ƒè¯•è¯´æ˜ï¼ŒCacheæœªå‘½ä¸­è®¡ç®—é¢˜æœ¬æ¬¡ä¸è€ƒï¼Œå¯æˆ˜ç•¥æ€§è·³è¿‡ã€‚

**é¢˜ç›®ï¼š** 32ä½å¤„ç†å™¨ï¼Œ256å­—èŠ‚cacheï¼Œç›´æ¥æ˜ å°„ï¼Œè¡Œé•¿2å­— (2-word line)
**[English]** 32-bit processor, 256-byte cache, direct-mapped, 2-word line

**Cacheè®¿é—®ç»“æœï¼š**
| åœ°å€ | cache hit |
|------|-----------|
| 0x10 | miss |
| 0x14 | hit |
| 0x28 | miss |
| 0x94 | miss |
| 0x2C | hit |
| 0x10 | hit |
| 0xA8 | miss |
| 0xAC | hit |

> ğŸ’¡ **è¡¥å……è§£æ (Cache Structure)ï¼š**
> - è¡Œå¤§å°2å­— = 8å­—èŠ‚ â†’ offset = 3ä½
> - 256/8 = 32 sets â†’ set index = 5ä½
> - åœ°å€æ ¼å¼ï¼š`[tag][5ä½set][3ä½offset]`

---

## çŸ¥è¯†ç‚¹æ€»ç»“

### é‡è¦ç­”æ¡ˆé€Ÿè®°
| é¢˜å· | ç±»å‹ | ç­”æ¡ˆ |
|------|------|------|
| 1 | RSä»¿çœŸ | X=11110, Y=01001 |
| 3 | ç­‰ä»·å‡½æ•° | x1=x3 (A XOR B) |
| 4 | 9ä½è¿ç®— | unsigned:510, signed:-2 |
| 8 | Cache | hit: 0x14, 0x2C, 0x10, 0xAC |
