
---------- Begin Simulation Statistics ----------
simSeconds                                   1.469058                       # Number of seconds simulated (Second)
simTicks                                 1469057637000                       # Number of ticks simulated (Tick)
finalTick                                1469057637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1971.67                       # Real time elapsed on the host (Second)
hostTickRate                                745083248                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405352944                       # Number of bytes of host memory used (Byte)
simInsts                                   1071120444                       # Number of instructions simulated (Count)
simOps                                     1071120444                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   543256                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     543256                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1469057637                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.371515                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.729121                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          511      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          4245      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         3591      0.01%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect           74      0.00%      0.02% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     47519390     94.04%     94.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3003095      5.94%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           75      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       50530981                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.05%      0.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         1134     17.55%     17.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          522      8.08%     25.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           32      0.50%     26.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         3922     60.70%     86.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          846     13.09%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            2      0.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          6461                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          507     16.29%     16.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           10      0.32%     16.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          225      7.23%     23.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           28      0.90%     24.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2146     68.94%     93.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          172      5.53%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           25      0.80%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3113                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          507      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         3111      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         3068      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           42      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     47515467     94.04%     94.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3002247      5.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           73      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     50524515                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          507     16.29%     16.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           10      0.32%     16.61% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          225      7.23%     23.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           28      0.90%     24.73% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2146     68.94%     93.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          172      5.53%     99.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.20% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           25      0.80%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         3113                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         1523    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         1523                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch          507     31.89%     31.89% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return           10      0.63%     32.52% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          225     14.15%     46.67% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           28      1.76%     48.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          623     39.18%     87.61% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          172     10.82%     98.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           25      1.57%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total         1590                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        14608      0.03%      0.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     50512082     99.96%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         4242      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           49      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     50530981                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2078     79.74%     79.74% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          518     19.88%     99.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            8      0.31%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2606                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          47519901                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     47508269                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3113                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            753                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             50530981                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2025                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                50516814                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999720                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1020                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             149                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 49                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              100                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          511      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         4245      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         3591      0.01%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect           74      0.00%      0.02% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     47519390     94.04%     94.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3003095      5.94%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           75      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     50530981                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          511      3.61%      3.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         4245     29.96%     33.57% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          557      3.93%     37.50% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect           74      0.52%     38.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         8065     56.93%     94.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          640      4.52%     99.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           75      0.53%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         14167                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          225     11.11%     11.11% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.11% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1628     80.40%     91.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          172      8.49%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2025                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          225     11.11%     11.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.11% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1628     80.40%     91.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          172      8.49%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2025                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          149                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           49                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          100                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           53                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          202                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 4799                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   4799                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1688                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   3111                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                3101                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                10                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts           1071120444                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1071120444                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.371515                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.729121                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          718      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    627079886     58.54%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          530      0.00%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           80      0.00%     58.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     30000978      2.80%     61.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      3000490      0.28%     61.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      3001163      0.28%     61.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult     20000521      1.87%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           43      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           18      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc          551      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     63.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    197018758     18.39%     82.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     47013778      4.39%     86.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     98002260      9.15%     95.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     46000670      4.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1071120444                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data      328236619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         328236619                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     328236619                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        328236619                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     16670610                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        16670610                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     16670610                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       16670610                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 427700810000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 427700810000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 427700810000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 427700810000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    344907229                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     344907229                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    344907229                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    344907229                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.048334                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.048334                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.048334                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.048334                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 25655.978396                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 25655.978396                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 25655.978396                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 25655.978396                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      5875327                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           5875327                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2920070                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2920070                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2920070                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2920070                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     13750540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     13750540                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     13750540                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     13750540                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 360192969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 360192969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 360192969000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 360192969000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.039867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.039867                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.039867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.039867                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26194.823549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26194.823549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 26194.823549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 26194.823549                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               13749516                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    243892475                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       243892475                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      8000307                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       8000307                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 225559726000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 225559726000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    251892782                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    251892782                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.031761                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.031761                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 28193.883810                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 28193.883810                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      8000306                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      8000306                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 209559088000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 209559088000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.031761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.031761                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26193.884084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26193.884084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     84344144                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       84344144                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      8670303                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      8670303                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 202141084000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 202141084000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     93014447                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     93014447                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.093215                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.093215                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 23314.189135                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 23314.189135                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      2920069                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      2920069                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      5750234                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      5750234                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 150633881000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 150633881000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.061821                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.061821                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26196.130627                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26196.130627                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.986889                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            341987159                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           13750540                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              24.870817                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              592000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1023.986889                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          293                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          708                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses        11050781868                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses       11050781868                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         8639                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions           624099365                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions             56004348                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions          295026258                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          93017008                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      194547042                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         194547042                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     194547042                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        194547042                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1694                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1694                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1694                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1694                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     89106000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     89106000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     89106000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     89106000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    194548736                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     194548736                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    194548736                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    194548736                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 52600.944510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 52600.944510                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 52600.944510                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 52600.944510                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1694                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1694                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1694                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1694                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     85720000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     85720000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     85720000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     85720000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 50602.125148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 50602.125148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 50602.125148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 50602.125148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1437                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    194547042                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       194547042                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1694                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1694                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     89106000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     89106000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    194548736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    194548736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 52600.944510                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 52600.944510                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1694                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1694                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     85720000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     85720000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 50602.125148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 50602.125148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           253.579494                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            194548735                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1693                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           114913.606025                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   253.579494                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.990545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.990545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          115                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1556391581                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1556391581                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts               1071120444                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1071120444                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   508                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              8001999                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       11750654                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict           21630279                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq            14523702                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             5750234                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            5750234                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         8002000                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         4824                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     41250596                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 41255420                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       108352                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port   1256055488                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                1256163840                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                          34153682                       # Total snoops (Count)
system.l2bus.snoopTraffic                   376020928                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            47905916                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.287136                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.452427                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  34150415     71.29%     71.29% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                  13755472     28.71%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                        29      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              47905916                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          39253841000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             5079000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         41251620999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        27503187                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests     13750954                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops          13755495                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops     13755466                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst              1000                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data          13533880                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total             13534880                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst             1000                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data         13533880                       # number of overall hits (Count)
system.l2cache.overallHits::total            13534880                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             694                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          216660                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             217354                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            694                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         216660                       # number of overall misses (Count)
system.l2cache.overallMisses::total            217354                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     59662000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  34729864000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   34789526000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     59662000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  34729864000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  34789526000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1694                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data      13750540                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total         13752234                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1694                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data     13750540                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total        13752234                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.409681                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.015756                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.015805                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.409681                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.015756                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.015805                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 85968.299712                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 160296.612203                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 160059.285773                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 85968.299712                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 160296.612203                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 160059.285773                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         5875327                       # number of writebacks (Count)
system.l2cache.writebacks::total              5875327                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            12                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data          1464                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total             1476                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           12                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data         1464                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total            1476                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          682                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       215196                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         215878                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          682                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       215196                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher     13540764                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total      13756642                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     45130000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  30245717000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  30290847000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     45130000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  30245717000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher 403181533218                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 433472380218                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.402597                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.015650                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.015698                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.402597                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.015650                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.000321                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66173.020528                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 140549.624528                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 140314.654573                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66173.020528                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 140549.624528                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 29775.390312                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 31510.042946                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                  19629544                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks      7875621                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total      7875621                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher     13540764                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total     13540764                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher 403181533218                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total 403181533218                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 29775.390312                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 29775.390312                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data       5658794                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total          5658794                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        91440                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          91440                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  14548505000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  14548505000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      5750234                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      5750234                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.015902                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.015902                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 159104.385389                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 159104.385389                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data         1464                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total         1464                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data        89976                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        89976                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  12568758000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  12568758000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.015647                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.015647                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 139690.117365                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 139690.117365                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst         1000                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data      7875086                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total      7876086                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          694                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       125220                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total       125914                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     59662000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  20181359000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  20241021000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1694                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data      8000306                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      8002000                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.409681                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.015652                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.015735                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 85968.299712                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 161167.217697                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 160752.743936                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           12                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          682                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       125220                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total       125902                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     45130000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  17676959000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  17722089000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.402597                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.015652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.015734                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66173.020528                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 141167.217697                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 140760.980763                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      5875327                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      5875327                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      5875327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      5875327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses       215878                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued           52860212                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused               2022                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful           13534880                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.256050                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.984301                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache       39249849                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR           69594                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 5                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate             39319448                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified       52860220                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               8                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage          2148716                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage      2148686                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse               63.999942                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                33164488                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs              19629608                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.689514                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  98000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    21.985692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     0.001800                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data     0.553589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher    41.458862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.343526                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.008650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.647795                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.999999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022           49                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0              49                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              15                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.765625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.234375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              74635972                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             74635972                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp             13664305                       # Transaction distribution (Count)
system.l3bus.transDist::WritebackDirty       11750654                       # Transaction distribution (Count)
system.l3bus.transDist::CleanEvict           15722753                       # Transaction distribution (Count)
system.l3bus.transDist::HardPFReq            14211329                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq               89976                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp              89976                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq        13664305                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port     41261532                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port   1256294912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                          27931766                       # Total snoops (Count)
system.l3bus.snoopTraffic                   376020928                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples            41686047                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean               0.000033                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev              0.005772                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                  41684658    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                      1389      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total              41686047                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy          51567141484                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy         41262843000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests        27507251                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests     13752976                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops              1389                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops         1389                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandHits::cpu.inst               513                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data                83                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::l2cache.prefetcher     12616880                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total             12617476                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst              513                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data               83                       # number of overall hits (Count)
system.l3cache.overallHits::l2cache.prefetcher     12616880                       # number of overall hits (Count)
system.l3cache.overallHits::total            12617476                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst             169                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data          215113                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::l2cache.prefetcher       921523                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total            1136805                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst            169                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data         215113                       # number of overall misses (Count)
system.l3cache.overallMisses::l2cache.prefetcher       921523                       # number of overall misses (Count)
system.l3cache.overallMisses::total           1136805                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     19348000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data  25509642000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::l2cache.prefetcher  99049195889                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total  124578185889                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     19348000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data  25509642000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::l2cache.prefetcher  99049195889                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total 124578185889                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst           682                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data        215196                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::l2cache.prefetcher     13538403                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total         13754281                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst          682                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data       215196                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::l2cache.prefetcher     13538403                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total        13754281                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.247801                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.999614                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::l2cache.prefetcher     0.068067                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.082651                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.247801                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.999614                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::l2cache.prefetcher     0.068067                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.082651                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 114485.207101                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 118587.170464                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::l2cache.prefetcher 107484.236301                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 109586.240287                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 114485.207101                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 118587.170464                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::l2cache.prefetcher 107484.236301                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 109586.240287                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks         5875327                       # number of writebacks (Count)
system.l3cache.writebacks::total              5875327                       # number of writebacks (Count)
system.l3cache.demandMshrHits::cpu.inst             2                       # number of demand (read+write) MSHR hits (Count)
system.l3cache.demandMshrHits::cpu.data             5                       # number of demand (read+write) MSHR hits (Count)
system.l3cache.demandMshrHits::l2cache.prefetcher       490759                       # number of demand (read+write) MSHR hits (Count)
system.l3cache.demandMshrHits::total           490766                       # number of demand (read+write) MSHR hits (Count)
system.l3cache.overallMshrHits::cpu.inst            2                       # number of overall MSHR hits (Count)
system.l3cache.overallMshrHits::cpu.data            5                       # number of overall MSHR hits (Count)
system.l3cache.overallMshrHits::l2cache.prefetcher       490759                       # number of overall MSHR hits (Count)
system.l3cache.overallMshrHits::total          490766                       # number of overall MSHR hits (Count)
system.l3cache.demandMshrMisses::cpu.inst          167                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data       215108                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::l2cache.prefetcher       430764                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total         646039                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst          167                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data       215108                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l2cache.prefetcher       430764                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::l3cache.prefetcher     13107668                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total      13753707                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     15869000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data  21207147000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::l2cache.prefetcher  46424917966                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total  67647933966                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     15869000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data  21207147000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l2cache.prefetcher  46424917966                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::l3cache.prefetcher 996174066260                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total 1063822000226                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.244868                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.999591                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::l2cache.prefetcher     0.031818                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.046970                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.244868                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.999591                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l2cache.prefetcher     0.031818                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.999958                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 95023.952096                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 98588.369563                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::l2cache.prefetcher 107773.439670                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 104711.842421                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 95023.952096                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 98588.369563                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l2cache.prefetcher 107773.439670                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::l3cache.prefetcher 75999.336134                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 77348.019718                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                  13720437                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks          314                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total          314                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.HardPFReq.mshrMisses::l3cache.prefetcher     13107668                       # number of HardPFReq MSHR misses (Count)
system.l3cache.HardPFReq.mshrMisses::total     13107668                       # number of HardPFReq MSHR misses (Count)
system.l3cache.HardPFReq.mshrMissLatency::l3cache.prefetcher 996174066260                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3cache.HardPFReq.mshrMissLatency::total 996174066260                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3cache.HardPFReq.mshrMissRate::l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3cache.HardPFReq.avgMshrMissLatency::l3cache.prefetcher 75999.336134                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3cache.HardPFReq.avgMshrMissLatency::total 75999.336134                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data            17                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total               17                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data        89959                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total          89959                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data  10588919000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total  10588919000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data        89976                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total        89976                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.999811                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.999811                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 117708.278216                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 117708.278216                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrHits::cpu.data            5                       # number of ReadExReq MSHR hits (Count)
system.l3cache.ReadExReq.mshrHits::total            5                       # number of ReadExReq MSHR hits (Count)
system.l3cache.ReadExReq.mshrMisses::cpu.data        89954                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total        89954                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data   8789504000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total   8789504000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.999755                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.999755                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 97711.096783                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 97711.096783                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst          513                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data           66                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::l2cache.prefetcher     12616880                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total     12617459                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst          169                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data       125154                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::l2cache.prefetcher       921523                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total      1046846                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     19348000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data  14920723000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::l2cache.prefetcher  99049195889                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total 113989266889                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst          682                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data       125220                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::l2cache.prefetcher     13538403                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total     13664305                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.247801                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.999473                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::l2cache.prefetcher     0.068067                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.076612                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 114485.207101                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 119218.906307                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::l2cache.prefetcher 107484.236301                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 108888.286232                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrHits::cpu.inst            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3cache.ReadSharedReq.mshrHits::l2cache.prefetcher       490759                       # number of ReadSharedReq MSHR hits (Count)
system.l3cache.ReadSharedReq.mshrHits::total       490761                       # number of ReadSharedReq MSHR hits (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst          167                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data       125154                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::l2cache.prefetcher       430764                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total       556085                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     15869000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data  12417643000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::l2cache.prefetcher  46424917966                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total  58858429966                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.244868                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.999473                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::l2cache.prefetcher     0.031818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.040696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 95023.952096                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 99218.906307                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::l2cache.prefetcher 107773.439670                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 105844.304317                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.WritebackDirty.hits::writebacks      5875327                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total      5875327                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks      5875327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total      5875327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.prefetcher.demandMshrMisses       646039                       # demands not covered by prefetchs (Count)
system.l3cache.prefetcher.pfIssued           50923290                       # number of hwpf issued (Count)
system.l3cache.prefetcher.pfUnused                672                       # number of HardPF blocks evicted w/o reference (Count)
system.l3cache.prefetcher.pfUseful           12615648                       # number of useful prefetch (Count)
system.l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l3cache.prefetcher.accuracy           0.247738                       # accuracy of the prefetcher (Count)
system.l3cache.prefetcher.coverage           0.951285                       # coverage brought by this prefetcher (Count)
system.l3cache.prefetcher.pfHitInCache       36095111                       # number of prefetches hitting in cache (Count)
system.l3cache.prefetcher.pfHitInMSHR         1720511                       # number of prefetches hitting in a MSHR (Count)
system.l3cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l3cache.prefetcher.pfLate             37815622                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l3cache.prefetcher.pfIdentified       52860800                       # number of prefetch candidates identified (Count)
system.l3cache.prefetcher.pfBufferHit         1290922                       # number of redundant prefetches already in prefetch queue (Count)
system.l3cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3cache.prefetcher.pfRemovedDemand       430339                       # number of prefetches dropped due to a demand for the same address (Count)
system.l3cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3cache.prefetcher.pfSpanPage          2149012                       # number of prefetches that crossed the page (Count)
system.l3cache.prefetcher.pfUsefulSpanPage      2144121                       # number of prefetches that is useful and crossed the page (Count)
system.l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            32755.041029                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                40123336                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs              13753205                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  2.917381                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks     0.006342                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst     0.540258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data   512.410010                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l2cache.prefetcher  1027.184795                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::l3cache.prefetcher 31214.899623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.015638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l2cache.prefetcher     0.031347                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::l3cache.prefetcher     0.952603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.999605                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022        32188                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024          580                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0             153                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1             472                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2            2862                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3           27638                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4            1063                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0              23                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              52                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2              46                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3             440                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4              19                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.982300                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.017700                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses             453869221                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses            453869221                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   5875327.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       167.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    215107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples    431214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l3cache.prefetcher::samples  13106699.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001217254500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        328331                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        328331                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             32184577                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             5586649                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     13753204                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     5875327                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   13753204                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   5875327                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.64                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               13753204                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               5875327                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  8346967                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  3550621                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   434401                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   320975                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   247927                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   275646                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   320196                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   172532                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    75594                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     6721                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    1603                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                  254844                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  258737                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  287102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  302002                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  314670                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  315495                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  328604                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  321535                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  332649                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  330788                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  330589                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  333188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  343824                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  330782                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  346426                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  328538                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  406184                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  394319                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                    9051                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                    4508                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                    1214                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       328331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       40.855582                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      37.541724                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      70.726783                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047        328302     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           18      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           10      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         328331                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       328331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.894472                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.837821                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.487713                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             66348     20.21%     20.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              4185      1.27%     21.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18            227923     69.42%     90.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              5447      1.66%     92.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20              6767      2.06%     94.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              1604      0.49%     95.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22             10899      3.32%     98.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23               329      0.10%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24              1818      0.55%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25              1802      0.55%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26              1205      0.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::28                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         328331                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                880205056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             376020928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               599163051.08184123                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               255960636.62136629                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1469057098000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       74842.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        10688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     13766848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher     27597696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l3cache.prefetcher    838828736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    376019840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 7275.412298884499                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 9371210.259737413377                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 18785985.862581919879                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l3cache.prefetcher 570997838.936390280724                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 255959896.010533452034                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          167                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       215108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher       431214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l3cache.prefetcher     13106715                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      5875327                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      7270762                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  10121491916                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher  24217237891                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l3cache.prefetcher 585290889278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 32573955286880                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     43537.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     47053.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     56160.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l3cache.prefetcher     44655.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   5544194.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        10688                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     13766912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher     27597696                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l3cache.prefetcher    838829760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       880205056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        10688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        10688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    376020928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    376020928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        215108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher       431214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l3cache.prefetcher     13106715                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         13753204                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      5875327                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         5875327                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            7275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         9371254                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher     18785986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l3cache.prefetcher    570998536                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          599163051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         7275                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           7275                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    255960637                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         255960637                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    255960637                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           7275                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        9371254                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher     18785986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l3cache.prefetcher    570998536                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         855123688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              13753187                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              5875310                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        859196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        859166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        859148                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        859107                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        858941                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        859456                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        861430                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        863754                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        860713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        858996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       858880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        367894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        369049                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        367651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        367004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       366976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             361764633597                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            68765935000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        619636889847                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 26304.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45054.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              7887711                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             5266207                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             57.35                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      6474575                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   194.023867                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   101.509976                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   296.517826                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      5019486     77.53%     77.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       338069      5.22%     82.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        72575      1.12%     83.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       113862      1.76%     85.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       186720      2.88%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        64534      1.00%     89.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        64623      1.00%     90.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        58211      0.90%     91.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       556495      8.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      6474575                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          880203968                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       376019840                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               599.162310                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               255.959896                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.68                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                67.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      23127995100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      12292809540                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     49124613720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    15340530780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 115965972720.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 378902194440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 245042600640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   839796716940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    571.656752                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 622939517693                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  49054980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 797063139307                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      23100498960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      12278202585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     49073141460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    15328587420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 115965972720.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 378483074580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 245395543680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   839625021405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    571.539877                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 623906218083                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  49054980000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 796096438917                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            13663250                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       5875327                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           7844988                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              89954                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             89954                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       13663250                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port     41226723                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port   1256225984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13753204                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13753204    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13753204                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1469057637000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         62694199837                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        72739105702                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       27473519                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13720320                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       196547860                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                      1272509777                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
