$date
	Tue Oct  9 22:29:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_hello_world $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
$end
#100
