
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000090                       # Number of seconds simulated
sim_ticks                                    89995500                       # Number of ticks simulated
final_tick                                   89995500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31402                       # Simulator instruction rate (inst/s)
host_op_rate                                    31402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33326655                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679276                       # Number of bytes of host memory used
host_seconds                                     2.70                       # Real time elapsed on the host
sim_insts                                       84797                       # Number of instructions simulated
sim_ops                                         84797                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           28032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          198528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             226560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       129536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          129536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2024                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          311482241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         2205976966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2517459206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     311482241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        311482241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1439360857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1439360857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1439360857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         311482241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        2205976966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3956820063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2024                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 226560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  128000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  226560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               129536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      89947500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2024                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    699.792829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   494.439348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.112854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           61     12.15%     12.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     11.35%     23.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      7.77%     31.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      5.38%     36.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      1.39%     38.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      1.79%     39.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.00%     40.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.79%     42.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          288     57.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          502                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.120000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.686638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    112.216424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            121     96.80%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.80%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              125    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           125                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     80985500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               147360500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   17700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22877.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41627.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2517.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1422.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2517.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1439.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1854                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      16165.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE        1996000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF         2860000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT        81087000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   3956820063                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 567                       # Transaction distribution
system.membus.trans_dist::ReadResp                567                       # Transaction distribution
system.membus.trans_dist::Writeback              2024                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2973                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2973                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9104                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        28032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       328064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              356096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 356096                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            22388500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4128750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28771000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             32.0                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                   11176                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10373                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5916                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 7850                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5854                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.573248                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     114                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         2633                       # DTB read hits
system.cpu.dtb.read_misses                         12                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     2645                       # DTB read accesses
system.cpu.dtb.write_hits                       27094                       # DTB write hits
system.cpu.dtb.write_misses                        32                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   27126                       # DTB write accesses
system.cpu.dtb.data_hits                        29727                       # DTB hits
system.cpu.dtb.data_misses                         44                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    29771                       # DTB accesses
system.cpu.itb.fetch_hits                        3703                       # ITB hits
system.cpu.itb.fetch_misses                        41                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    3744                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.numCycles                           179992                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken         6092                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken         5084                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads        92474                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites        40458                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses       132932                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           29                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           25                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           54                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards          20142                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                      27043                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect         5383                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect          432                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted           5815                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted              2701                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     68.283232                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions            48886                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies               425                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                         87792                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                            4231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          127048                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                            52944                       # Number of cycles cpu stages are processed.
system.cpu.activity                         29.414641                       # Percentage of cycles cpu is active
system.cpu.comLoads                              2631                       # Number of Load instructions committed
system.cpu.comStores                            24246                       # Number of Store instructions committed
system.cpu.comBranches                           8512                       # Number of Branches instructions committed
system.cpu.comNops                               8832                       # Number of Nop instructions committed
system.cpu.comNonSpec                              10                       # Number of Non-Speculative instructions committed
system.cpu.comInts                              40516                       # Number of Integer instructions committed
system.cpu.comFloats                               15                       # Number of Floating Point instructions committed
system.cpu.committedInsts                       84797                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                         84797                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total                 84797                       # Number of Instructions committed (Total)
system.cpu.cpi                               2.122622                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         2.122622                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.471115                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.471115                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                   139951                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                     40041                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               22.245989                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                   147608                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                     32384                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               17.991911                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                   146781                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                     33211                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               18.451376                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                   161958                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                     18034                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               10.019334                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                   145898                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                     34094                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               18.941953                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               108                       # number of replacements
system.cpu.icache.tags.tagsinuse           211.917114                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               438                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.285388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   211.917114                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.413901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413901                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7844                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         3191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3191                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          3191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         3191                       # number of overall hits
system.cpu.icache.overall_hits::total            3191                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          512                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           512                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          512                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            512                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          512                       # number of overall misses
system.cpu.icache.overall_misses::total           512                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27376500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27376500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27376500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27376500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27376500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27376500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         3703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3703                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         3703                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3703                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         3703                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3703                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.138266                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138266                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.138266                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138266                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.138266                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138266                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53469.726562                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53469.726562                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53469.726562                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53469.726562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53469.726562                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53469.726562                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          125                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           74                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           74                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           74                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          438                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          438                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          438                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22787250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22787250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22787250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22787250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22787250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22787250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.118282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.118282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.118282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.118282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.118282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.118282                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52025.684932                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52025.684932                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52025.684932                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52025.684932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52025.684932                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52025.684932                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements              2078                       # number of replacements
system.cpu.dcache.tags.tagsinuse           752.645844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3428                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3102                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.105093                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          34260250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   752.645844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.735006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.735006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          953                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             56856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            56856                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         2475                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2475                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          930                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            930                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          3405                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3405                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         3405                       # number of overall hits
system.cpu.dcache.overall_hits::total            3405                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           144                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23304                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        23448                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23448                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        23448                       # number of overall misses
system.cpu.dcache.overall_misses::total         23448                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8776750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8776750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1546610000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1546610000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        43750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        43750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1555386750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1555386750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1555386750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1555386750                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         2619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24234                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24234                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        26853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        26853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        26853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        26853                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054983                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054983                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.961624                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.961624                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.873199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.873199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.873199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.873199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60949.652778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60949.652778                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66366.718160                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66366.718160                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        43750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        43750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66333.450614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66333.450614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66333.450614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66333.450614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        88461                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2858                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.952064                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2024                       # number of writebacks
system.cpu.dcache.writebacks::total              2024                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20331                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20331                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        20347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        20347                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20347                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2973                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3101                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3101                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7558250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7558250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    209740000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    209740000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        39750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        39750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    217298250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    217298250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    217298250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    217298250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.048874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.122679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.122679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.115481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.115481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.115481                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.115481                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59048.828125                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59048.828125                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70548.267743                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70548.267743                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        39750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70073.605289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70073.605289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70073.605289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70073.605289                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
