--------------------------------------------------------------------------------
Release 14.5 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_gbt_example_design.twx glib_gbt_example_design.ncd -o
glib_gbt_example_design.twr glib_gbt_example_design.pcf

Design file:              glib_gbt_example_design.ncd
Physical constraint file: glib_gbt_example_design.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "usr/gbtExmplDsgn/mgtTxReset_from_gbtBankRst" MAXDELAY = 
3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.149ns.
--------------------------------------------------------------------------------
Slack:                  0.851ns usr/gbtExmplDsgn/mgtTxReset_from_gbtBankRst
Report:    2.149ns delay meets   3.000ns timing constraint by 0.851ns
From                              To                                Delay(ns)
SLICE_X79Y26.A                    GTXE1_X0Y0.GTXTXRESET                 2.149  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "usr/gbtExmplDsgn/mgtRxReset_from_gbtBankRst" MAXDELAY = 
3 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.329ns.
--------------------------------------------------------------------------------
Slack:                  0.671ns usr/gbtExmplDsgn/mgtRxReset_from_gbtBankRst
Report:    2.329ns delay meets   3.000ns timing constraint by 0.671ns
From                              To                                Delay(ns)
SLICE_X77Y25.A                    GTXE1_X0Y0.GTXRXRESET                 2.329  
SLICE_X77Y25.A                    SLICE_X73Y19.SR                       0.966  
SLICE_X77Y25.A                    SLICE_X73Y20.SR                       0.808  
SLICE_X77Y25.A                    SLICE_X75Y20.SR                       0.560  
SLICE_X77Y25.A                    SLICE_X78Y18.SR                       0.659  
SLICE_X77Y25.A                    SLICE_X78Y19.SR                       0.653  
SLICE_X77Y25.A                    SLICE_X79Y18.SR                       0.659  
SLICE_X77Y25.A                    SLICE_X79Y19.SR                       0.653  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10062 paths analyzed, 1518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.104ns.
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_TDO_reg (SLICE_X63Y33.A6), 324 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.069ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to usr/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.AQ      Tcko                  0.337   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X30Y116.A1     net (fanout=9)        3.565   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X30Y116.A      Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X30Y107.C4     net (fanout=1)        0.797   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X30Y107.CMUX   Tilo                  0.358   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X31Y107.C1     net (fanout=1)        0.463   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X31Y107.C      Tilo                  0.068   usr/ila/N2
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X57Y39.B5      net (fanout=1)        3.550   usr/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X57Y39.B       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X63Y33.B6      net (fanout=1)        0.544   usr/IlaControl_from_icon<3>
    SLICE_X63Y33.B       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X63Y33.A6      net (fanout=1)        0.110   usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X63Y33.CLK     Tas                   0.073   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       usr/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.069ns (1.040ns logic, 9.029ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.007ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to usr/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.BQ      Tcko                  0.337   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X30Y116.A2     net (fanout=9)        3.503   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X30Y116.A      Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<15>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X30Y107.C4     net (fanout=1)        0.797   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_111
    SLICE_X30Y107.CMUX   Tilo                  0.358   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X31Y107.C1     net (fanout=1)        0.463   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X31Y107.C      Tilo                  0.068   usr/ila/N2
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X57Y39.B5      net (fanout=1)        3.550   usr/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X57Y39.B       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X63Y33.B6      net (fanout=1)        0.544   usr/IlaControl_from_icon<3>
    SLICE_X63Y33.B       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X63Y33.A6      net (fanout=1)        0.110   usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X63Y33.CLK     Tas                   0.073   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       usr/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.007ns (1.040ns logic, 8.967ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          usr/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.006ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to usr/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y61.BQ      Tcko                  0.337   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X31Y116.A1     net (fanout=9)        3.488   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X31Y116.A      Tilo                  0.068   usr/ila/U0/iTRIG_IN<19>
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
    SLICE_X30Y107.C6     net (fanout=1)        0.811   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
    SLICE_X30Y107.CMUX   Tilo                  0.358   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_10
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X31Y107.C1     net (fanout=1)        0.463   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X31Y107.C      Tilo                  0.068   usr/ila/N2
                                                       usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X57Y39.B5      net (fanout=1)        3.550   usr/ila/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X57Y39.B       Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/ila/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X63Y33.B6      net (fanout=1)        0.544   usr/IlaControl_from_icon<3>
    SLICE_X63Y33.B       Tilo                  0.068   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
    SLICE_X63Y33.A6      net (fanout=1)        0.110   usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O1
    SLICE_X63Y33.CLK     Tas                   0.073   usr/icon/U0/U_ICON/iTDO
                                                       usr/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O12
                                                       usr/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.006ns (1.040ns logic, 8.966ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y23.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.701ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y28.AQ         Tcko                  0.337   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X66Y28.A2         net (fanout=7)        0.893   usr/icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X66Y28.AMUX       Tilo                  0.194   usr/vio/U0/I_VIO/DATA_DOUT
                                                          usr/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X57Y39.A4         net (fanout=4)        1.319   usr/icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X57Y39.A          Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_LCE
    RAMB36_X2Y23.ENARDENL   net (fanout=11)       5.489   usr/IlaControl_from_icon<6>
    RAMB36_X2Y23.CLKARDCLKL Trcck_RDEN            0.401   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.701ns (1.000ns logic, 7.701ns route)
                                                          (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.696ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y28.BQ         Tcko                  0.337   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          usr/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X66Y28.A1         net (fanout=7)        0.888   usr/icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X66Y28.AMUX       Tilo                  0.194   usr/vio/U0/I_VIO/DATA_DOUT
                                                          usr/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X57Y39.A4         net (fanout=4)        1.319   usr/icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X57Y39.A          Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_LCE
    RAMB36_X2Y23.ENARDENL   net (fanout=11)       5.489   usr/IlaControl_from_icon<6>
    RAMB36_X2Y23.CLKARDCLKL Trcck_RDEN            0.401   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.696ns (1.000ns logic, 7.696ns route)
                                                          (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y25.DQ         Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                          usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y37.A5         net (fanout=1)        1.236   usr/icon/U0/U_ICON/iSYNC
    SLICE_X63Y37.A          Tilo                  0.068   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X57Y39.A1         net (fanout=28)       0.973   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X57Y39.A          Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_LCE
    RAMB36_X2Y23.ENARDENL   net (fanout=11)       5.489   usr/IlaControl_from_icon<6>
    RAMB36_X2Y23.CLKARDCLKL Trcck_RDEN            0.401   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.616ns (0.918ns logic, 7.698ns route)
                                                          (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y23.ENARDENU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.701ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y28.AQ         Tcko                  0.337   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X66Y28.A2         net (fanout=7)        0.893   usr/icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X66Y28.AMUX       Tilo                  0.194   usr/vio/U0/I_VIO/DATA_DOUT
                                                          usr/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X57Y39.A4         net (fanout=4)        1.319   usr/icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X57Y39.A          Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_LCE
    RAMB36_X2Y23.ENARDENU   net (fanout=11)       5.489   usr/IlaControl_from_icon<6>
    RAMB36_X2Y23.CLKARDCLKU Trcck_RDEN            0.401   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.701ns (1.000ns logic, 7.701ns route)
                                                          (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.696ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y28.BQ         Tcko                  0.337   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          usr/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X66Y28.A1         net (fanout=7)        0.888   usr/icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X66Y28.AMUX       Tilo                  0.194   usr/vio/U0/I_VIO/DATA_DOUT
                                                          usr/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X57Y39.A4         net (fanout=4)        1.319   usr/icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X57Y39.A          Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_LCE
    RAMB36_X2Y23.ENARDENU   net (fanout=11)       5.489   usr/IlaControl_from_icon<6>
    RAMB36_X2Y23.CLKARDCLKU Trcck_RDEN            0.401   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.696ns (1.000ns logic, 7.696ns route)
                                                          (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y25.DQ         Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                          usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y37.A5         net (fanout=1)        1.236   usr/icon/U0/U_ICON/iSYNC
    SLICE_X63Y37.A          Tilo                  0.068   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X57Y39.A1         net (fanout=28)       0.973   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X57Y39.A          Tilo                  0.068   usr/ila/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                          usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[2].U_LCE
    RAMB36_X2Y23.ENARDENU   net (fanout=11)       5.489   usr/IlaControl_from_icon<6>
    RAMB36_X2Y23.CLKARDCLKU Trcck_RDEN            0.401   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.616ns (0.918ns logic, 7.698ns route)
                                                          (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_STAT/U_TDO (SLICE_X58Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Destination:          usr/icon/U0/U_ICON/U_STAT/U_TDO (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE to usr/icon/U0/U_ICON/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y32.BQ      Tcko                  0.098   usr/icon/U0/U_ICON/U_STAT/iSTAT_CNT<3>
                                                       usr/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE
    SLICE_X58Y32.A6      net (fanout=2)        0.055   usr/icon/U0/U_ICON/U_STAT/iSTAT_CNT<1>
    SLICE_X58Y32.CLK     Tah         (-Th)     0.055   usr/icon/U0/U_ICON/iTDO_VEC<15>
                                                       usr/icon/U0/U_ICON/U_STAT/U_TDO_next
                                                       usr/icon/U0/U_ICON/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (0.043ns logic, 0.055ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_REG (SLICE_X72Y20.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_F_REG (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_F_REG to usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y21.CQ      Tcko                  0.098   usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/fd1_out
                                                       usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_F_REG
    SLICE_X72Y20.CX      net (fanout=1)        0.092   usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/fd3_out
    SLICE_X72Y20.CLK     Tckdi       (-Th)     0.089   usr/vio/U0/I_VIO/INPUT_SHIFT<8>
                                                       usr/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_ASYNC_REG
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (SLICE_X67Y13.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising at 30.000ns
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL to usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y13.DQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    SLICE_X67Y13.A4      net (fanout=1)        0.097   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
    SLICE_X67Y13.CLK     Tah         (-Th)     0.082   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>_rt
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.016ns logic, 0.097ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X4Y7.CLKARDCLKL
  Clock network: usr/IlaControl_from_icon<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X4Y2.CLKARDCLKL
  Clock network: usr/IlaControl_from_icon<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: usr/IlaControl_from_icon<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.914ns.
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X73Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y31.A5      net (fanout=3)        0.716   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X73Y24.SR      net (fanout=3)        1.201   usr/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X73Y24.CLK     Tsrck                 0.513   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.962ns logic, 1.917ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X73Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y31.A5      net (fanout=3)        0.716   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X73Y24.SR      net (fanout=3)        1.201   usr/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X73Y24.CLK     Tsrck                 0.513   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.962ns logic, 1.917ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X73Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y31.A5      net (fanout=3)        0.716   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y31.A       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X73Y24.SR      net (fanout=3)        1.201   usr/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X73Y24.CLK     Tsrck                 0.513   usr/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       usr/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.962ns logic, 1.917ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X62Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y37.B5      net (fanout=3)        0.174   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y37.B       Tilo                  0.034   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X62Y32.CE      net (fanout=3)        0.192   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X62Y32.CLK     Tckce       (-Th)    -0.005   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.154ns logic, 0.366ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X62Y32.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y37.B5      net (fanout=3)        0.174   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y37.B       Tilo                  0.034   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X62Y32.CE      net (fanout=3)        0.192   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X62Y32.CLK     Tckce       (-Th)    -0.005   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.154ns logic, 0.366ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X62Y28.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X63Y37.B5      net (fanout=3)        0.174   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X63Y37.B       Tilo                  0.034   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X62Y28.CE      net (fanout=3)        0.257   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X62Y28.CLK     Tckce       (-Th)    -0.005   usr/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.154ns logic, 0.431ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.641ns.
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.381   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y37.A5      net (fanout=3)        0.195   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y37.CLK     Tas                   0.030   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.411ns logic, 0.195ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point usr/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X56Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          usr/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         usr/icon/U0/iUPDATE_OUT rising
  Destination Clock:    usr/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/icon/U0/U_ICON/U_iDATA_CMD to usr/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y37.AQ      Tcko                  0.115   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y37.A5      net (fanout=3)        0.072   usr/icon/U0/U_ICON/iDATA_CMD
    SLICE_X56Y37.CLK     Tah         (-Th)     0.076   usr/icon/U0/U_ICON/iDATA_CMD
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       usr/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 5853 paths analyzed, 653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X74Y4.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.466ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y25.DQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y37.A5      net (fanout=1)        1.236   usr/icon/U0/U_ICON/iSYNC
    SLICE_X63Y37.A       Tilo                  0.068   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y20.A4      net (fanout=28)       1.989   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (0.888ns logic, 5.543ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.627ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y32.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X62Y32.A1      net (fanout=3)        0.859   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X62Y32.A       Tilo                  0.068   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X64Y20.A1      net (fanout=8)        1.571   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (0.844ns logic, 4.748ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.107ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y30.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X62Y31.D2      net (fanout=6)        0.610   usr/icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X62Y31.DMUX    Tilo                  0.191   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<8>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X64Y20.A3      net (fanout=8)        1.177   usr/icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.967ns logic, 4.105ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X74Y4.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.466ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y25.DQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y37.A5      net (fanout=1)        1.236   usr/icon/U0/U_ICON/iSYNC
    SLICE_X63Y37.A       Tilo                  0.068   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y20.A4      net (fanout=28)       1.989   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (0.888ns logic, 5.543ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.627ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y32.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X62Y32.A1      net (fanout=3)        0.859   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X62Y32.A       Tilo                  0.068   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X64Y20.A1      net (fanout=8)        1.571   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (0.844ns logic, 4.748ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.107ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y30.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X62Y31.D2      net (fanout=6)        0.610   usr/icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X62Y31.DMUX    Tilo                  0.191   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<8>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X64Y20.A3      net (fanout=8)        1.177   usr/icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.967ns logic, 4.105ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X74Y4.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.466ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      6.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y25.DQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y37.A5      net (fanout=1)        1.236   usr/icon/U0/U_ICON/iSYNC
    SLICE_X63Y37.A       Tilo                  0.068   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X64Y20.A4      net (fanout=28)       1.989   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (0.888ns logic, 5.543ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.627ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.592ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y32.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X62Y32.A1      net (fanout=3)        0.859   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X62Y32.A       Tilo                  0.068   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X64Y20.A1      net (fanout=8)        1.571   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (0.844ns logic, 4.748ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.107ns (data path - clock path skew + uncertainty)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      5.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y30.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X62Y31.D2      net (fanout=6)        0.610   usr/icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X62Y31.DMUX    Tilo                  0.191   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<8>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X64Y20.A3      net (fanout=8)        1.177   usr/icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X64Y20.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[1].U_HCE
    SLICE_X74Y4.SR       net (fanout=18)       2.318   usr/rxIlaControl_from_icon<21>
    SLICE_X74Y4.CLK      Trck                  0.371   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      5.072ns (0.967ns logic, 4.105ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X60Y32.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.066ns (datapath - clock path skew - uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y32.AQ      Tcko                  0.098   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X60Y32.CX      net (fanout=1)        0.092   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X60Y32.CLK     Tckdi       (-Th)     0.089   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.101ns (0.009ns logic, 0.092ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0 (SLICE_X67Y27.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.087ns (datapath - clock path skew - uncertainty)
  Source:               usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE (FF)
  Destination:          usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0 (FF)
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_0_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE to usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y28.AQ      Tcko                  0.098   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/din_latched
                                                       usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_TFDRE
    SLICE_X67Y27.AX      net (fanout=1)        0.100   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/din_latched
    SLICE_X67Y27.CLK     Tckdi       (-Th)     0.076   usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>
                                                       usr/vio/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X67Y12.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.127ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/IlaControl_from_icon<0> rising
  Destination Clock:    FMC1_LA_P_2_OBUF rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y11.DMUX    Tshcko                0.129   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X67Y12.D6      net (fanout=2)        0.090   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X67Y12.CLK     Tah         (-Th)     0.057   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.072ns logic, 0.090ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 825 paths analyzed, 793 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X67Y33.C2), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.713ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.678ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y35.DQ      Tcko                  0.381   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X66Y35.B2      net (fanout=2)        0.838   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X66Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X66Y35.A2      net (fanout=1)        0.474   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X66Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X67Y33.D6      net (fanout=1)        0.245   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X67Y33.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X67Y33.C2      net (fanout=1)        0.463   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X67Y33.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.658ns logic, 2.020ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.533ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.498ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y31.AQ      Tcko                  0.337   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X66Y31.D4      net (fanout=1)        0.391   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<4>
    SLICE_X66Y31.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X66Y32.A3      net (fanout=1)        0.465   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X66Y32.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X67Y33.D3      net (fanout=1)        0.565   usr/txIla/N16
    SLICE_X67Y33.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X67Y33.C2      net (fanout=1)        0.463   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X67Y33.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.614ns logic, 1.884ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.514ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.479ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_0_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y30.BQ      Tcko                  0.381   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X65Y30.C6      net (fanout=1)        0.357   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X65Y30.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X66Y32.A5      net (fanout=1)        0.436   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O12
    SLICE_X66Y32.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X67Y33.D3      net (fanout=1)        0.565   usr/txIla/N16
    SLICE_X67Y33.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X67Y33.C2      net (fanout=1)        0.463   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X67Y33.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.658ns logic, 1.821ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y16.A6), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.537ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.502ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y10.AQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X65Y14.B1      net (fanout=1)        0.848   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X65Y14.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X65Y14.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X65Y14.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X65Y16.B2      net (fanout=1)        0.820   usr/rxIla/N16
    SLICE_X65Y16.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X65Y16.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X65Y16.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.614ns logic, 1.888ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.417ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.382ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y10.DQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X65Y14.B2      net (fanout=1)        0.728   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X65Y14.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X65Y14.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X65Y14.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X65Y16.B2      net (fanout=1)        0.820   usr/rxIla/N16
    SLICE_X65Y16.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X65Y16.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X65Y16.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (0.614ns logic, 1.768ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.412ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.377ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y10.BQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X65Y14.B3      net (fanout=1)        0.723   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X65Y14.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X65Y14.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X65Y14.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X65Y16.B2      net (fanout=1)        0.820   usr/rxIla/N16
    SLICE_X65Y16.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X65Y16.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X65Y16.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.377ns (0.614ns logic, 1.763ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (SLICE_X62Y21.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.937ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_2_OBUF rising
  Destination Clock:    usr/IlaControl_from_icon<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.AQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X62Y21.B1      net (fanout=1)        0.833   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
    SLICE_X62Y21.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X62Y21.SR      net (fanout=3)        0.369   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X62Y21.CLK     Trck                  0.295   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.700ns logic, 1.202ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X67Y33.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.631ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.596ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y34.AQ      Tcklo                 0.355   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y35.B4      net (fanout=1)        0.658   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X66Y35.A3      net (fanout=3)        0.598   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X66Y35.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X67Y33.D6      net (fanout=1)        0.245   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X67Y33.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X67Y33.C2      net (fanout=1)        0.463   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X67Y33.CLK     Tas                   0.073   usr/txIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.632ns logic, 1.964ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y16.A6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.397ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.362ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y20.DQ      Tcklo                 0.355   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y19.A4      net (fanout=1)        0.432   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y19.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X64Y16.C1      net (fanout=3)        1.004   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y16.C       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X65Y16.B5      net (fanout=1)        0.184   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X65Y16.B       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X65Y16.A6      net (fanout=1)        0.110   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X65Y16.CLK     Tas                   0.073   usr/rxIla/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.632ns logic, 1.730ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X64Y32.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.749ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y34.AQ      Tcklo                 0.355   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y35.B4      net (fanout=1)        0.658   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X64Y32.AX      net (fanout=3)        0.618   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X64Y32.CLK     Tdick                 0.015   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.438ns logic, 1.276ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X63Y18.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.295ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y20.DQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y19.A4      net (fanout=1)        0.173   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y19.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X63Y18.AX      net (fanout=3)        0.104   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y18.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.053ns logic, 0.277ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X63Y19.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.384ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/rxIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y20.DQ      Tcklo                 0.095   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y19.A4      net (fanout=1)        0.173   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y19.A       Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<0>
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X63Y19.DX      net (fanout=3)        0.193   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y19.CLK     Tckdi       (-Th)     0.076   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.053ns logic, 0.366ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X65Y35.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.488ns (datapath - clock path skew - uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txIlaControl_from_icon<13> falling
  Destination Clock:    usr/IlaControl_from_icon<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y34.AQ      Tcklo                 0.095   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y35.B4      net (fanout=1)        0.323   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y35.B       Tilo                  0.034   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X65Y35.AX      net (fanout=3)        0.147   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X65Y35.CLK     Tckdi       (-Th)     0.076   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.053ns logic, 0.470ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X63Y34.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.429ns (data path - clock path skew + uncertainty)
  Source:               usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.418ns (Levels of Logic = 0)
  Clock Path Skew:      -4.432ns (1.385 - 5.817)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y31.AQ      Tcko                  0.381   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2>
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X63Y34.SR      net (fanout=8)        0.740   usr/txIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X63Y34.CLK     Trck                  0.297   usr/txIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/txIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (0.678ns logic, 0.740ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X63Y20.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.802ns (data path - clock path skew + uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      -3.098ns (1.410 - 4.508)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y22.AQ      Tcko                  0.337   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X63Y20.SR      net (fanout=10)       0.468   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X63Y20.CLK     Trck                  0.297   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.634ns logic, 0.468ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X63Y20.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.489ns (data path)
  Source:               usr/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.489ns (Levels of Logic = 2)
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_SYNC/U_SYNC to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y25.DQ      Tcko                  0.381   usr/icon/U0/U_ICON/iSYNC
                                                       usr/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X63Y37.A5      net (fanout=1)        1.236   usr/icon/U0/U_ICON/iSYNC
    SLICE_X63Y37.A       Tilo                  0.068   usr/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X62Y21.A5      net (fanout=28)       1.506   usr/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X62Y21.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X63Y20.CLK     net (fanout=4)        0.230   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (0.517ns logic, 2.972ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.654ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.654ns (Levels of Logic = 2)
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y32.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X62Y32.A1      net (fanout=3)        0.859   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X62Y32.AMUX    Tilo                  0.194   usr/icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X62Y21.A4      net (fanout=28)       0.966   usr/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X62Y21.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X63Y20.CLK     net (fanout=4)        0.230   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.599ns logic, 2.055ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.245ns (data path)
  Source:               usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.245ns (Levels of Logic = 2)
  Source Clock:         usr/IlaControl_from_icon<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y30.BQ      Tcko                  0.337   usr/icon/U0/U_ICON/iCORE_ID<3>
                                                       usr/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X62Y31.D2      net (fanout=6)        0.610   usr/icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X62Y31.DMUX    Tilo                  0.191   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<8>
                                                       usr/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X62Y21.A6      net (fanout=8)        0.809   usr/icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X62Y21.A       Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X63Y20.CLK     net (fanout=4)        0.230   usr/rxIlaControl_from_icon<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.596ns logic, 1.649ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X63Y20.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.313ns (datapath - clock path skew - uncertainty)
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.561ns (1.755 - 2.316)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 0.000ns
  Destination Clock:    usr/rxIlaControl_from_icon<13> falling
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y22.AQ      Tcko                  0.098   usr/rxIla/U0/I_NO_D.U_ILA/iARM
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X63Y20.SR      net (fanout=10)       0.181   usr/rxIla/U0/I_NO_D.U_ILA/iARM
    SLICE_X63Y20.CLK     Tremck      (-Th)    -0.075   usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       usr/rxIla/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.173ns logic, 0.181ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         = PERIOD TIMEGRP         
"usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/
mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"         4.1667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2902 paths analyzed, 1438 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.335ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y9.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      6.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.536 - 1.745)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y38.DQ      Tcko                  0.337   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/phaseShift_to_pll
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y9.PSEN   net (fanout=1)        4.714   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/phaseShift_to_pll
    MMCM_ADV_X0Y9.PSCLK  Tmmcmdck_PSEN         1.040   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      6.091ns (1.377ns logic, 4.714ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X56Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.640 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X56Y38.A5      net (fanout=2)        5.016   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X56Y38.CLK     Tas                   0.030   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.420ns (0.404ns logic, 5.016ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE (SLICE_X56Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE (FF)
  Requirement:          4.166ns
  Data Path Delay:      5.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (1.640 - 1.632)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 4.166ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MMCM_ADV_X0Y9.PSDONE Tmmcmcko_PSDONE       0.374   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst
    SLICE_X56Y38.A5      net (fanout=2)        5.016   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/shiftDone_from_pll
    SLICE_X56Y38.CLK     Tas                   0.007   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE_rstpot
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/SHIFT_DONE
    -------------------------------------------------  ---------------------------
    Total                                      5.397ns (0.381ns logic, 5.016ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (SLICE_X62Y24.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0 (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.056 - 0.046)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 12.500ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0 to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y23.AQ      Tcko                  0.093   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_0
    SLICE_X62Y24.A5      net (fanout=2)        0.123   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<0>
    SLICE_X62Y24.CLK     Tah         (-Th)     0.082   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/deserializerParallelOutput<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<0>_rt
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/OUTPUT_O_0
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.011ns logic, 0.123ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2 (SLICE_X91Y10.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.092ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FMC1_LA_P_3_OBUF rising at 0.000ns
  Destination Clock:    FMC1_LA_P_3_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y10.CQ      Tcko                  0.098   usr/rxBitSlipNbr_from_gbtExmplDsgn<4>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_4
    SLICE_X91Y10.C5      net (fanout=36)       0.076   usr/rxBitSlipNbr_from_gbtExmplDsgn<4>
    SLICE_X91Y10.CLK     Tah         (-Th)     0.082   usr/rxBitSlipNbr_from_gbtExmplDsgn<4>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/Mcount_RX_BITSLIP_NBR_O21
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_NBR_O_2
    -------------------------------------------------  ---------------------------
    Total                                      0.092ns (0.016ns logic, 0.076ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_4 (SLICE_X61Y24.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_3 (FF)
  Destination:          usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.445 - 0.413)
  Source Clock:         FMC1_LA_P_3_OBUF falling at 2.083ns
  Destination Clock:    FMC1_LA_P_3_OBUF falling at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_3 to usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y23.DQ      Tcko                  0.093   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<3>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_3
    SLICE_X61Y24.AX      net (fanout=2)        0.102   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<3>
    SLICE_X61Y24.CLK     Tckdi       (-Th)     0.070   usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel<5>
                                                       usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_4
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.023ns logic, 0.102ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        = PERIOD TIMEGRP
        "usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/rx_wordclk_nobuff_sig"
        4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.166ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/gbtExmplDsgn/rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: FMC1_LA_P_3_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_P = PERIOD TIMEGRP "XPOINT1_CLK1_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" 
TS_XPOINT1_CLK1_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2334 paths analyzed, 212 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.302ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_20 (SLICE_X39Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_20 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.927 - 0.946)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.A       Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y89.D5      net (fanout=1)        0.195   system/rst/rst_powerup_b
    SLICE_X27Y89.D       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X39Y106.SR     net (fanout=5)        1.987   system/rst/rst_from_orGate
    SLICE_X39Y106.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_20
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.066ns logic, 2.182ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_21 (SLICE_X39Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.927 - 0.946)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.A       Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y89.D5      net (fanout=1)        0.195   system/rst/rst_powerup_b
    SLICE_X27Y89.D       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X39Y106.SR     net (fanout=5)        1.987   system/rst/rst_from_orGate
    SLICE_X39Y106.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.066ns logic, 2.182ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_22 (SLICE_X39Y106.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rstGenSlr/SRL16E (FF)
  Destination:          system/rst/dlyRstCtrl.timer_22 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.927 - 0.946)
  Source Clock:         system/pri_clk_BUFG rising at 12.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rstGenSlr/SRL16E to system/rst/dlyRstCtrl.timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.A       Treg                  1.577   system/rst/rst_powerup_b
                                                       system/rst/rstGenSlr/SRL16E
    SLICE_X27Y89.D5      net (fanout=1)        0.195   system/rst/rst_powerup_b
    SLICE_X27Y89.D       Tilo                  0.068   system/rst/rst_from_orGate
                                                       system/rst/rst_from_orGate1
    SLICE_X39Y106.SR     net (fanout=5)        1.987   system/rst/rst_from_orGate
    SLICE_X39Y106.CLK    Trck                  0.421   system/rst/dlyRstCtrl.timer_26
                                                       system/rst/dlyRstCtrl.timer_22
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.066ns logic, 2.182ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_7 (SLICE_X39Y101.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_7 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_7 to system/rst/dlyRstCtrl.timer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.CQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/dlyRstCtrl.timer_7
    SLICE_X39Y101.C5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_7
    SLICE_X39Y101.CLK    Tah         (-Th)     0.056   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT251
                                                       system/rst/dlyRstCtrl.timer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.042ns logic, 0.071ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_14 (SLICE_X37Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_14 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_14 to system/rst/dlyRstCtrl.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y104.AQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/dlyRstCtrl.timer_14
    SLICE_X37Y104.A5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_14
    SLICE_X37Y104.CLK    Tah         (-Th)     0.055   system/rst/dlyRstCtrl.timer_19
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT61
                                                       system/rst/dlyRstCtrl.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/dlyRstCtrl.timer_3 (SLICE_X39Y101.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/dlyRstCtrl.timer_3 (FF)
  Destination:          system/rst/dlyRstCtrl.timer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/pri_clk_BUFG rising at 37.500ns
  Destination Clock:    system/pri_clk_BUFG rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/dlyRstCtrl.timer_3 to system/rst/dlyRstCtrl.timer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y101.AQ     Tcko                  0.098   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/dlyRstCtrl.timer_3
    SLICE_X39Y101.A5     net (fanout=4)        0.071   system/rst/dlyRstCtrl.timer_3
    SLICE_X39Y101.CLK    Tah         (-Th)     0.055   system/rst/dlyRstCtrl.timer_7
                                                       system/rst/Mmux_dlyRstCtrl.timer[26]_GND_7_o_mux_2_OUT211
                                                       system/rst/dlyRstCtrl.timer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.043ns logic, 0.071ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK1_N = PERIOD TIMEGRP "XPOINT1_CLK1_N" TS_XPOINT1_CLK1_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system/rst/rst_powerup_b/CLK
  Logical resource: system/rst/rstGenSlr/SRL16E/CLK
  Location pin: SLICE_X26Y89.CLK
  Clock network: system/pri_clk_BUFG
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/pri_clk_BUFG/I0
  Logical resource: system/pri_clk_BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: system/pri_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_P = PERIOD TIMEGRP "XPOINT1_CLK3_P" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkdiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" 
TS_XPOINT1_CLK3_P PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XPOINT1_CLK3_N = PERIOD TIMEGRP "XPOINT1_CLK3_N" TS_XPOINT1_CLK3_P PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.697ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y0.CLKOUT1
  Clock network: usr/clkdiv/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Logical resource: usr/clkdiv/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/clkdiv/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_p = PERIOD TIMEGRP "CDCE_OUT0_P" 4.1667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p 
PHASE 2.0833 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X57Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      1.752ns (Levels of Logic = 0)
  Clock Path Skew:      -0.209ns (1.600 - 1.809)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Maximum Data Path at Slow Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y37.CQ      Tcko                  0.381   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X57Y50.BX      net (fanout=1)        1.337   usr/sync_from_vio<12>
    SLICE_X57Y50.CLK     Tdick                 0.034   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.415ns logic, 1.337ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmcm_inst/pll/mmcm_adv_inst (MMCM_ADV_X0Y1.PSEN), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Destination:          usr/txpll/mmcm_inst/pll/mmcm_adv_inst (OTHER)
  Requirement:          4.166ns
  Data Path Delay:      2.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (1.536 - 1.509)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM to usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.AMUX    Tshcko                0.465   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    MMCM_ADV_X0Y1.PSEN   net (fanout=2)        0.870   usr/txpll/phaseShift_to_pll
    MMCM_ADV_X0Y1.PSCLK  Tmmcmdck_PSEN         1.040   usr/txpll/mmcm_inst/pll/mmcm_adv_inst
                                                       usr/txpll/mmcm_inst/pll/mmcm_adv_inst
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (1.505ns logic, 0.870ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (SLICE_X56Y50.B2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.090 - 0.109)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.BQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_1
    SLICE_X56Y51.A2      net (fanout=2)        0.482   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<1>
    SLICE_X56Y51.COUT    Topcya                0.410   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X56Y52.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X56Y52.CMUX    Tcinc                 0.264   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X56Y50.B2      net (fanout=1)        0.730   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X56Y50.CLK     Tas                   0.028   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.039ns logic, 1.212ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.090 - 0.109)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X56Y51.A3      net (fanout=2)        0.354   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X56Y51.COUT    Topcya                0.410   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lut<0>1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X56Y52.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X56Y52.CMUX    Tcinc                 0.264   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X56Y50.B2      net (fanout=1)        0.730   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X56Y50.CLK     Tas                   0.028   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.123ns (1.039ns logic, 1.084ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.086ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.090 - 0.109)
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 6.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y51.CQ      Tcko                  0.337   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<3>
                                                       usr/txpll/mmc_ctrl_inst/phaseShiftCnter_2
    SLICE_X56Y51.A3      net (fanout=2)        0.354   usr/txpll/mmc_ctrl_inst/phaseShiftCnter<2>
    SLICE_X56Y51.COUT    Topcya                0.373   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_lutdi1
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X56Y52.CIN     net (fanout=1)        0.000   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<3>
    SLICE_X56Y52.CMUX    Tcinc                 0.264   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
                                                       usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X56Y50.B2      net (fanout=1)        0.730   usr/txpll/mmc_ctrl_inst/Mcompar_n0004_cy<6>
    SLICE_X56Y50.CLK     Tas                   0.028   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.002ns logic, 1.084ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (SLICE_X56Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.AQ      Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y50.A5      net (fanout=3)        0.072   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y50.CLK     Tah         (-Th)     0.101   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM_rstpot
                                                       usr/txpll/mmc_ctrl_inst/PHASE_SHIFT_TO_MMCM
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.014ns logic, 0.072ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (SLICE_X56Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1 to usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.AQ      Tcko                  0.115   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y50.A5      net (fanout=3)        0.072   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    SLICE_X56Y50.CLK     Tah         (-Th)     0.076   usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd2
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1-In1
                                                       usr/txpll/mmc_ctrl_inst/phaseShift_FSM_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/txpll/mmc_ctrl_inst/phaseshift_r0 (SLICE_X57Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG (FF)
  Destination:          usr/txpll/mmc_ctrl_inst/phaseshift_r0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.774 - 0.769)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    usr/txPllRefClk_from_mgtRefClkBufg rising at 2.083ns
  Clock Uncertainty:    0.579ns

  Clock Uncertainty:          0.579ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.474ns

  Minimum Data Path at Fast Process Corner: usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG to usr/txpll/mmc_ctrl_inst/phaseshift_r0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y37.CQ      Tcko                  0.115   usr/sync_from_vio<12>
                                                       usr/vio/U0/I_VIO/GEN_SYNC_OUT[12].SYNC_OUT_CELL/USER_REG
    SLICE_X57Y50.BX      net (fanout=1)        0.661   usr/sync_from_vio<12>
    SLICE_X57Y50.CLK     Tckdi       (-Th)     0.076   usr/txpll/mmc_ctrl_inst/phaseshift_r1
                                                       usr/txpll/mmc_ctrl_inst/phaseshift_r0
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.039ns logic, 0.661ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cdce_out0_n = PERIOD TIMEGRP "CDCE_OUT0_N" TS_cdce_out0_p PHASE 2.0833 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 1.366ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Logical resource: usr/txpll/mmcm_inst/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y1.CLKIN1
  Clock network: usr/txPllRefClk_from_mgtRefClkBufg
--------------------------------------------------------------------------------
Slack: 2.628ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gbtExmplDsgn/gbtBank_1/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].gtxLatOpt/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.MGTREFCLKRX0
  Clock network: usr/mgtRefClk_from_cdceOut0IbufdsGtxe1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =  
       PERIOD TIMEGRP         
"usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"     
    
TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_
rx_wordclk_nobuff_sig         / 0.166666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44150839076262 paths analyzed, 1852 endpoints analyzed, 499 failing endpoints
 499 timing errors detected. (499 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 121.154ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (SLICE_X92Y22.C4), 194387500456 paths
--------------------------------------------------------------------------------
Slack (setup path):     -16.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.491ns (Levels of Logic = 31)
  Clock Path Skew:      -0.101ns (1.671 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X71Y2.A1       net (fanout=1)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X71Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X70Y1.D5       net (fanout=2)        0.323   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X70Y1.D        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X73Y3.C3       net (fanout=5)        0.606   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X73Y3.C        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X73Y3.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X73Y3.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X70Y2.A4       net (fanout=17)       0.572   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X70Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>2
    SLICE_X72Y2.B3       net (fanout=1)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>1
    SLICE_X72Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>3
    SLICE_X72Y6.B4       net (fanout=5)        0.550   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
    SLICE_X72Y6.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X72Y6.C5       net (fanout=13)       0.481   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X72Y6.CMUX     Tilo                  0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X83Y5.B6       net (fanout=1)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X83Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O55
    SLICE_X83Y5.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<59>
    SLICE_X83Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O381
    SLICE_X92Y22.C4      net (fanout=2)        1.347   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X92Y22.CLK     Tas                   0.030   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.491ns (2.841ns logic, 16.650ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -16.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.486ns (Levels of Logic = 31)
  Clock Path Skew:      -0.101ns (1.671 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X70Y1.C5       net (fanout=1)        0.444   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N10
    SLICE_X70Y1.C        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X70Y1.D3       net (fanout=2)        0.347   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X70Y1.D        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X73Y3.C3       net (fanout=5)        0.606   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X73Y3.C        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X73Y3.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X73Y3.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X70Y2.A4       net (fanout=17)       0.572   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X70Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>2
    SLICE_X72Y2.B3       net (fanout=1)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>1
    SLICE_X72Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>3
    SLICE_X72Y6.B4       net (fanout=5)        0.550   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
    SLICE_X72Y6.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X72Y6.C5       net (fanout=13)       0.481   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X72Y6.CMUX     Tilo                  0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X83Y5.B6       net (fanout=1)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X83Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O55
    SLICE_X83Y5.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<59>
    SLICE_X83Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O381
    SLICE_X92Y22.C4      net (fanout=2)        1.347   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X92Y22.CLK     Tas                   0.030   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.486ns (2.970ns logic, 16.516ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.435ns (Levels of Logic = 32)
  Clock Path Skew:      -0.101ns (1.671 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X71Y2.A1       net (fanout=1)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X71Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X71Y2.B3       net (fanout=2)        0.340   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X71Y2.BMUX     Tilo                  0.186   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o11
    SLICE_X71Y2.D1       net (fanout=4)        0.598   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o1
    SLICE_X71Y2.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>1
    SLICE_X71Y2.C3       net (fanout=1)        0.454   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
    SLICE_X71Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>2
    SLICE_X71Y5.D5       net (fanout=17)       0.605   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<1>
    SLICE_X71Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X71Y5.C6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
    SLICE_X71Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X72Y5.D6       net (fanout=4)        0.394   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X72Y5.D        Tilo                  0.068   usr/rxIla/U0/iTRIG_IN<87>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>_SW0
    SLICE_X72Y6.B6       net (fanout=1)        0.243   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N4
    SLICE_X72Y6.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<3>_xo<0>
    SLICE_X72Y6.C5       net (fanout=13)       0.481   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<3>
    SLICE_X72Y6.CMUX     Tilo                  0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<3>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh3591
    SLICE_X83Y5.B6       net (fanout=1)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh359
    SLICE_X83Y5.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O55
    SLICE_X83Y5.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<59>
    SLICE_X83Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<1>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O381
    SLICE_X92Y22.C4      net (fanout=2)        1.347   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<43>
    SLICE_X92Y22.CLK     Tas                   0.030   usr/rxData_from_gbtExmplDsgn<62>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.435ns (3.027ns logic, 16.408ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20 (SLICE_X76Y4.D5), 248558671352 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.142ns (Levels of Logic = 31)
  Clock Path Skew:      -0.096ns (1.676 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X71Y2.A1       net (fanout=1)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X71Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X70Y1.D5       net (fanout=2)        0.323   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X70Y1.D        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X73Y3.C3       net (fanout=5)        0.606   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X73Y3.C        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X73Y3.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X73Y3.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X70Y2.A4       net (fanout=17)       0.572   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X70Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>2
    SLICE_X72Y2.B3       net (fanout=1)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>1
    SLICE_X72Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>3
    SLICE_X71Y3.B3       net (fanout=5)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
    SLICE_X71Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X71Y3.C5       net (fanout=13)       0.346   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<1>
    SLICE_X71Y3.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh2991
    SLICE_X81Y4.B6       net (fanout=1)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh299
    SLICE_X81Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X76Y4.D5       net (fanout=2)        0.465   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X76Y4.CLK      Tas                   0.028   usr/rxData_from_gbtExmplDsgn<41>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.142ns (2.955ns logic, 16.187ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.137ns (Levels of Logic = 31)
  Clock Path Skew:      -0.096ns (1.676 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X70Y1.C5       net (fanout=1)        0.444   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N10
    SLICE_X70Y1.C        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X70Y1.D3       net (fanout=2)        0.347   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X70Y1.D        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X73Y3.C3       net (fanout=5)        0.606   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X73Y3.C        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X73Y3.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X73Y3.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X70Y2.A4       net (fanout=17)       0.572   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X70Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>2
    SLICE_X72Y2.B3       net (fanout=1)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>1
    SLICE_X72Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>3
    SLICE_X71Y3.B3       net (fanout=5)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
    SLICE_X71Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X71Y3.C5       net (fanout=13)       0.346   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<1>
    SLICE_X71Y3.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh2991
    SLICE_X81Y4.B6       net (fanout=1)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh299
    SLICE_X81Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X76Y4.D5       net (fanout=2)        0.465   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X76Y4.CLK      Tas                   0.028   usr/rxData_from_gbtExmplDsgn<41>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.137ns (3.084ns logic, 16.053ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.061ns (Levels of Logic = 32)
  Clock Path Skew:      -0.096ns (1.676 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X71Y2.A1       net (fanout=1)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X71Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X71Y2.B3       net (fanout=2)        0.340   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X71Y2.BMUX     Tilo                  0.186   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o11
    SLICE_X71Y2.D1       net (fanout=4)        0.598   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o1
    SLICE_X71Y2.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>1
    SLICE_X71Y2.C3       net (fanout=1)        0.454   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
    SLICE_X71Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>2
    SLICE_X71Y5.D5       net (fanout=17)       0.605   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<1>
    SLICE_X71Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X71Y5.C6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
    SLICE_X71Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X71Y5.A5       net (fanout=4)        0.311   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X71Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>1
    SLICE_X71Y3.B6       net (fanout=1)        0.359   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>
    SLICE_X71Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X71Y3.C5       net (fanout=13)       0.346   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<1>
    SLICE_X71Y3.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh2991
    SLICE_X81Y4.B6       net (fanout=1)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh299
    SLICE_X81Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X76Y4.D5       net (fanout=2)        0.465   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X76Y4.CLK      Tas                   0.028   usr/rxData_from_gbtExmplDsgn<41>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_COMMON_FRAME_I[20]_RX_COMMON_FRAME_I[1]_XOR_2706_o1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_20
    -------------------------------------------------  ---------------------------
    Total                                     19.061ns (3.141ns logic, 15.920ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (SLICE_X81Y4.BX), 248558671352 paths
--------------------------------------------------------------------------------
Slack (setup path):     -15.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.057ns (Levels of Logic = 30)
  Clock Path Skew:      -0.109ns (1.663 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X71Y2.A1       net (fanout=1)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X71Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X70Y1.D5       net (fanout=2)        0.323   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X70Y1.D        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X73Y3.C3       net (fanout=5)        0.606   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X73Y3.C        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X73Y3.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X73Y3.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X70Y2.A4       net (fanout=17)       0.572   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X70Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>2
    SLICE_X72Y2.B3       net (fanout=1)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>1
    SLICE_X72Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>3
    SLICE_X71Y3.B3       net (fanout=5)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
    SLICE_X71Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X71Y3.C5       net (fanout=13)       0.346   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<1>
    SLICE_X71Y3.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh2991
    SLICE_X81Y4.B6       net (fanout=1)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh299
    SLICE_X81Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X81Y4.BX       net (fanout=2)        0.374   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X81Y4.CLK      Tdick                 0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    -------------------------------------------------  ---------------------------
    Total                                     19.057ns (2.961ns logic, 16.096ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      19.052ns (Levels of Logic = 30)
  Clock Path Skew:      -0.109ns (1.663 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.BMUX     Tilo                  0.197   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>_SW0
    SLICE_X70Y1.C5       net (fanout=1)        0.444   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N10
    SLICE_X70Y1.C        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><3>_xo<0>
    SLICE_X70Y1.D3       net (fanout=2)        0.347   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><3>
    SLICE_X70Y1.D        Tilo                  0.068   usr/rxData_from_gbtExmplDsgn<20>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o11
    SLICE_X73Y3.C3       net (fanout=5)        0.606   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][2]_AND_1545_o1
    SLICE_X73Y3.C        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>_SW0
    SLICE_X73Y3.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N01
    SLICE_X73Y3.B        Tilo                  0.068   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<3>_xo<0>
    SLICE_X70Y2.A4       net (fanout=17)       0.572   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<3>
    SLICE_X70Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N2
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>2
    SLICE_X72Y2.B3       net (fanout=1)        0.479   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>1
    SLICE_X72Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<2>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><1>_xo<0>3
    SLICE_X71Y3.B3       net (fanout=5)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><1>
    SLICE_X71Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X71Y3.C5       net (fanout=13)       0.346   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<1>
    SLICE_X71Y3.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh2991
    SLICE_X81Y4.B6       net (fanout=1)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh299
    SLICE_X81Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X81Y4.BX       net (fanout=2)        0.374   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X81Y4.CLK      Tdick                 0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    -------------------------------------------------  ---------------------------
    Total                                     19.052ns (3.090ns logic, 15.962ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -15.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (FF)
  Requirement:          4.167ns
  Data Path Delay:      18.976ns (Levels of Logic = 31)
  Clock Path Skew:      -0.109ns (1.663 - 1.772)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 20.833ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y1.BQ       Tcko                  0.381   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<67>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_54
    SLICE_X91Y0.D1       net (fanout=7)        0.722   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<65>
    SLICE_X91Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<64>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C3       net (fanout=1)        0.773   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>2
    SLICE_X84Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>5
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><1>6
    SLICE_X89Y2.A2       net (fanout=24)       0.894   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s3_from_syndromes<1>
    SLICE_X89Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<83>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>_SW0
    SLICE_X86Y1.C6       net (fanout=1)        0.366   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N6
    SLICE_X86Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<3><3>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<3><3>_xo<0>
    SLICE_X85Y1.C4       net (fanout=4)        0.400   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<3><3>
    SLICE_X85Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>_SW0
    SLICE_X85Y1.B3       net (fanout=1)        0.456   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N22
    SLICE_X85Y1.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/S3_I[2]_invertedS[2][2]_AND_1243_o
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<14><0>_xo<0>
    SLICE_X84Y1.B2       net (fanout=2)        0.597   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<14><0>
    SLICE_X84Y1.BMUX     Tilo                  0.205   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O23
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>1
    SLICE_X85Y0.B3       net (fanout=4)        0.581   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/invertedNet14<2>
    SLICE_X85Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>1
    SLICE_X85Y0.A6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>
    SLICE_X85Y0.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/N01
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mxor_net<17><2>_xo<0>2
    SLICE_X83Y0.D2       net (fanout=4)        0.608   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/net<17><2>
    SLICE_X83Y0.DMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O13
    SLICE_X83Y0.C6       net (fanout=1)        0.239   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O12
    SLICE_X83Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O24
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.D6       net (fanout=1)        0.388   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O14
    SLICE_X78Y0.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O16
    SLICE_X78Y0.C6       net (fanout=1)        0.123   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
    SLICE_X78Y0.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O15
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/errorLocPolynomial/Mmux_ERROR_1_LOC_O17
    SLICE_X77Y3.C5       net (fanout=27)       0.501   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/error1loc_from_errorLocPolynomial<0>
    SLICE_X77Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>1
    SLICE_X77Y3.B4       net (fanout=1)        0.403   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>
    SLICE_X77Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister<11>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/errLocPolyEval_gen[4].errLocPolyEval/ZERO_O<3>3
    SLICE_X75Y0.B1       net (fanout=9)        0.940   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/zero_from_errLocPolyEval<4>
    SLICE_X75Y0.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<0>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C2       net (fanout=1)        0.720   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>1
    SLICE_X72Y1.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3521
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3_SW0
    SLICE_X74Y3.C4       net (fanout=1)        0.527   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/N2
    SLICE_X74Y3.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B6       net (fanout=1)        0.369   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>3
    SLICE_X74Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O1822
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX0_O<2>4
    SLICE_X73Y2.B2       net (fanout=52)       0.799   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/xx0_from_chienSearch<2>
    SLICE_X73Y2.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/chienSearch/XX1_O<2>1
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>1
    SLICE_X71Y2.A1       net (fanout=1)        0.602   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>
    SLICE_X71Y2.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<5><2>_xo<0>2
    SLICE_X71Y2.B3       net (fanout=2)        0.340   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<5><2>
    SLICE_X71Y2.BMUX     Tilo                  0.186   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o11
    SLICE_X71Y2.D1       net (fanout=4)        0.598   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net[2][0]_net[6][0]_AND_1532_o1
    SLICE_X71Y2.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>1
    SLICE_X71Y2.C3       net (fanout=1)        0.454   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
    SLICE_X71Y2.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y2<1>_xo<0>2
    SLICE_X71Y5.D5       net (fanout=17)       0.605   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y2<1>
    SLICE_X71Y5.D        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>_SW0
    SLICE_X71Y5.C6       net (fanout=1)        0.110   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
    SLICE_X71Y5.C        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_net<9><3>_xo<0>
    SLICE_X71Y5.A5       net (fanout=4)        0.311   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/net<9><3>
    SLICE_X71Y5.A        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/N20
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>1
    SLICE_X71Y3.B6       net (fanout=1)        0.359   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>
    SLICE_X71Y3.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mxor_y1<1>_xo<0>2
    SLICE_X71Y3.C5       net (fanout=13)       0.346   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/y1<1>
    SLICE_X71Y3.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O3622
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh2991
    SLICE_X81Y4.B6       net (fanout=1)        0.791   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Sh299
    SLICE_X81Y4.B        Tilo                  0.068   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.423   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.191   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X81Y4.BX       net (fanout=2)        0.374   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X81Y4.CLK      Tdick                 0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    -------------------------------------------------  ---------------------------
    Total                                     18.976ns (3.147ns logic, 15.829ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (SLICE_X81Y4.BX), 248558671352 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.804 - 0.749)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y4.BQ       Tcko                  0.115   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<73>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6
    SLICE_X81Y4.C2       net (fanout=12)       0.404   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<113>
    SLICE_X81Y4.CMUX     Tilo                  0.073   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X81Y4.BX       net (fanout=2)        0.146   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X81Y4.CLK      Tckdi       (-Th)     0.076   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.112ns logic, 0.550ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 2)
  Clock Path Skew:      0.055ns (0.804 - 0.749)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y4.BQ       Tcko                  0.115   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<73>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_6
    SLICE_X81Y4.B5       net (fanout=12)       0.221   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<113>
    SLICE_X81Y4.B        Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/rsTwoErrorsCorrect/Mmux_COR_COEFFS_O53
    SLICE_X81Y4.C5       net (fanout=1)        0.154   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/corCoeffs_from_rsTwoErrorsCorrect<57>
    SLICE_X81Y4.CMUX     Tilo                  0.077   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X81Y4.BX       net (fanout=2)        0.146   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X81Y4.CLK      Tckdi       (-Th)     0.076   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.150ns logic, 0.521ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_14 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 4)
  Clock Path Skew:      0.057ns (0.804 - 0.747)
  Source Clock:         FMC1_LA_P_3_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.602ns

  Clock Uncertainty:          0.602ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.493ns

  Minimum Data Path at Fast Process Corner: usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_14 to usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y2.BQ       Tcko                  0.098   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<105>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/reg2_14
    SLICE_X87Y2.D4       net (fanout=11)       0.164   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<105>
    SLICE_X87Y2.D        Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<105>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X87Y2.C6       net (fanout=1)        0.038   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>2
    SLICE_X87Y2.C        Tilo                  0.034   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxFrame_from_rxGearbox<105>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/syndromes/syndrome_from_syndromeEvaluator<1><3>6
    SLICE_X81Y3.C5       net (fanout=26)       0.213   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s1_from_syndromes<3>
    SLICE_X81Y3.C        Tilo                  0.034   usr/rxIla/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<15>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/GND_298_o_GND_298_o_AND_1622_o3
    SLICE_X81Y4.C4       net (fanout=43)       0.241   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/GND_298_o_GND_298_o_AND_1622_o
    SLICE_X81Y4.CMUX     Tilo                  0.077   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder0to50/Mmux_RX_COMMON_FRAME_O361
    SLICE_X81Y4.BX       net (fanout=2)        0.146   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxCommonFrame_from_decoder<41>
    SLICE_X81Y4.CLK      Tckdi       (-Th)     0.076   usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister<0>
                                                       usr/gbtExmplDsgn/gbtBank_1/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_20
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.201ns logic, 0.802ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X4Y1.DIBDI29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 0)
  Clock Path Skew:      0.158ns (0.547 - 0.389)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X76Y10.AQ        Tcko                  0.115   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<73>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF
    RAMB36_X4Y1.DIBDI29    net (fanout=1)        0.264   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<76>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.181ns (-0.083ns logic, 0.264ns route)
                                                         (-45.9% logic, 145.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y2.DIBDI17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF (FF)
  Destination:          usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.147ns (0.543 - 0.396)
  Source Clock:         FMC1_LA_P_2_OBUF rising at 25.000ns
  Destination Clock:    FMC1_LA_P_2_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF to usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y12.AMUX      Tshcko                0.146   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<82>
                                                         usr/rxIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF
    RAMB36_X4Y2.DIBDI17    net (fanout=1)        0.229   usr/rxIla/U0/I_NO_D.U_ILA/iDATA<81>
    RAMB36_X4Y2.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.052ns logic, 0.229ns route)
                                                         (-29.4% logic, 129.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0 =
        PERIOD TIMEGRP
        "usr_gbtExmplDsgn_rxFrmClkPhAlgnr_latOpt_phalgnr_gen_mmcm_inst_pll_clkout0"
        TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
        / 0.166666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y2.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y0.CLKBWRCLKL
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/rxIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X5Y2.WRCLK
  Clock network: FMC1_LA_P_2_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout1 = PERIOD TIMEGRP "usr_clkdiv_clkout1" 
TS_XPOINT1_CLK3_P         / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout1 = PERIOD TIMEGRP "usr_clkdiv_clkout1" TS_XPOINT1_CLK3_P
        / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y66.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y66.WRCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y64.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout0 = PERIOD TIMEGRP "usr_clkdiv_clkout0" 
TS_XPOINT1_CLK3_P         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout0 = PERIOD TIMEGRP "usr_clkdiv_clkout0" TS_XPOINT1_CLK3_P
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout1_buf/I0
  Logical resource: usr/clkdiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: usr/clkdiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X58Y50.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X58Y50.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout2 = PERIOD TIMEGRP "usr_clkdiv_clkout2" 
TS_XPOINT1_CLK3_P         PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout2 = PERIOD TIMEGRP "usr_clkdiv_clkout2" TS_XPOINT1_CLK3_P
        PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout3_buf/I0
  Logical resource: usr/clkdiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: usr/clkdiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/conn<23>/CLK
  Logical resource: usr/dtc/dtc_fe_out_20/CK
  Location pin: SLICE_X28Y129.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/conn<23>/CLK
  Logical resource: usr/dtc/dtc_fe_out_20/CK
  Location pin: SLICE_X28Y129.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout1_0 = PERIOD TIMEGRP 
"usr_clkdiv_clkout1_0"         TS_XPOINT1_CLK3_N / 8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2038 paths analyzed, 1060 endpoints analyzed, 42 failing endpoints
 42 timing errors detected. (42 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.395ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc/eports_trig/eport_out_26 (SLICE_X31Y154.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_26 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.995ns (Levels of Logic = 1)
  Clock Path Skew:      -0.320ns (1.382 - 1.702)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y66.DO16    Trcko_DOB             2.073   usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y154.D1     net (fanout=1)        1.309   usr/dtc/dout_buff_1<2>
    SLICE_X31Y154.DMUX   Tilo                  0.192   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X31Y154.CX     net (fanout=8)        0.387   usr/dtc/cic_out<2>
    SLICE_X31Y154.CLK    Tdick                 0.034   usr/eport_out_fe<27>
                                                       usr/dtc/eports_trig/eport_out_26
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (2.299ns logic, 1.696ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_26 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.322ns (1.382 - 1.704)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y64.DO16    Trcko_DOB             2.073   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y154.D4     net (fanout=1)        0.859   usr/dtc/dout_buff_0<2>
    SLICE_X31Y154.DMUX   Tilo                  0.186   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X31Y154.CX     net (fanout=8)        0.387   usr/dtc/cic_out<2>
    SLICE_X31Y154.CLK    Tdick                 0.034   usr/eport_out_fe<27>
                                                       usr/dtc/eports_trig/eport_out_26
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (2.293ns logic, 1.246ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cycle (FF)
  Destination:          usr/dtc/eports_trig/eport_out_26 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.574ns (Levels of Logic = 1)
  Clock Path Skew:      -0.203ns (1.382 - 1.585)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cycle to usr/dtc/eports_trig/eport_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.337   usr/dtc/cycle
                                                       usr/dtc/cycle
    SLICE_X31Y154.D2     net (fanout=18)       1.625   usr/dtc/cycle
    SLICE_X31Y154.DMUX   Tilo                  0.191   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X31Y154.CX     net (fanout=8)        0.387   usr/dtc/cic_out<2>
    SLICE_X31Y154.CLK    Tdick                 0.034   usr/eport_out_fe<27>
                                                       usr/dtc/eports_trig/eport_out_26
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (0.562ns logic, 2.012ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/eports_trig/eport_out_18 (SLICE_X30Y151.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.979ns (Levels of Logic = 1)
  Clock Path Skew:      -0.322ns (1.380 - 1.702)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y66.DO16    Trcko_DOB             2.073   usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y154.D1     net (fanout=1)        1.309   usr/dtc/dout_buff_1<2>
    SLICE_X31Y154.DMUX   Tilo                  0.192   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X30Y151.CX     net (fanout=8)        0.390   usr/dtc/cic_out<2>
    SLICE_X30Y151.CLK    Tdick                 0.015   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (2.280ns logic, 1.699ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.523ns (Levels of Logic = 1)
  Clock Path Skew:      -0.324ns (1.380 - 1.704)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y64.DO16    Trcko_DOB             2.073   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y154.D4     net (fanout=1)        0.859   usr/dtc/dout_buff_0<2>
    SLICE_X31Y154.DMUX   Tilo                  0.186   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X30Y151.CX     net (fanout=8)        0.390   usr/dtc/cic_out<2>
    SLICE_X30Y151.CLK    Tdick                 0.015   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      3.523ns (2.274ns logic, 1.249ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cycle (FF)
  Destination:          usr/dtc/eports_trig/eport_out_18 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.205ns (1.380 - 1.585)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cycle to usr/dtc/eports_trig/eport_out_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.337   usr/dtc/cycle
                                                       usr/dtc/cycle
    SLICE_X31Y154.D2     net (fanout=18)       1.625   usr/dtc/cycle
    SLICE_X31Y154.DMUX   Tilo                  0.191   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X30Y151.CX     net (fanout=8)        0.390   usr/dtc/cic_out<2>
    SLICE_X30Y151.CLK    Tdick                 0.015   usr/eport_out_fe<19>
                                                       usr/dtc/eports_trig/eport_out_18
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (0.543ns logic, 2.015ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/eports_trig/eport_out_30 (SLICE_X31Y152.CX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_30 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.976ns (Levels of Logic = 1)
  Clock Path Skew:      -0.321ns (1.381 - 1.702)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y66.DO16    Trcko_DOB             2.073   usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y154.D1     net (fanout=1)        1.309   usr/dtc/dout_buff_1<2>
    SLICE_X31Y154.DMUX   Tilo                  0.192   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X31Y152.CX     net (fanout=8)        0.368   usr/dtc/cic_out<2>
    SLICE_X31Y152.CLK    Tdick                 0.034   usr/eport_out_fe<31>
                                                       usr/dtc/eports_trig/eport_out_30
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (2.299ns logic, 1.677ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          usr/dtc/eports_trig/eport_out_30 (FF)
  Requirement:          3.125ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.323ns (1.381 - 1.704)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to usr/dtc/eports_trig/eport_out_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y64.DO16    Trcko_DOB             2.073   usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X31Y154.D4     net (fanout=1)        0.859   usr/dtc/dout_buff_0<2>
    SLICE_X31Y154.DMUX   Tilo                  0.186   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X31Y152.CX     net (fanout=8)        0.368   usr/dtc/cic_out<2>
    SLICE_X31Y152.CLK    Tdick                 0.034   usr/eport_out_fe<31>
                                                       usr/dtc/eports_trig/eport_out_30
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (2.293ns logic, 1.227ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/cycle (FF)
  Destination:          usr/dtc/eports_trig/eport_out_30 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.555ns (Levels of Logic = 1)
  Clock Path Skew:      -0.204ns (1.381 - 1.585)
  Source Clock:         usr/clk320 rising at 0.000ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.080ns

  Clock Uncertainty:          0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.142ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/dtc/cycle to usr/dtc/eports_trig/eport_out_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.337   usr/dtc/cycle
                                                       usr/dtc/cycle
    SLICE_X31Y154.D2     net (fanout=18)       1.625   usr/dtc/cycle
    SLICE_X31Y154.DMUX   Tilo                  0.191   usr/eport_out_fe<27>
                                                       usr/dtc/Mmux_cic_out31
    SLICE_X31Y152.CX     net (fanout=8)        0.368   usr/dtc/cic_out<2>
    SLICE_X31Y152.CLK    Tdick                 0.034   usr/eport_out_fe<31>
                                                       usr/dtc/eports_trig/eport_out_30
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.562ns logic, 1.993ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkdiv_clkout1_0 = PERIOD TIMEGRP "usr_clkdiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_TQ0.G_TW[6].U_TQ (SLICE_X33Y120.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/dtc_fe_out_6 (FF)
  Destination:          usr/ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.415 - 1.324)
  Source Clock:         usr/clk40sh rising at 6.250ns
  Destination Clock:    usr/clk320 rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/dtc_fe_out_6 to usr/ila/U0/I_TQ0.G_TW[6].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y128.CMUX   Tshcko                0.147   usr/conn<3>
                                                       usr/dtc/dtc_fe_out_6
    SLICE_X33Y120.CX     net (fanout=1)        0.249   usr/conn<6>
    SLICE_X33Y120.CLK    Tckdi       (-Th)     0.076   usr/ila/U0/iTRIG_IN<7>
                                                       usr/ila/U0/I_TQ0.G_TW[6].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.071ns logic, 0.249ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y23.DIPBDIP2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.776 - 0.613)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y121.CQ        Tcko                  0.115   usr/ila/U0/I_NO_D.U_ILA/iDATA<60>
                                                          usr/ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF
    RAMB36_X2Y23.DIPBDIP2   net (fanout=1)        0.248   usr/ila/U0/I_NO_D.U_ILA/iDATA<61>
    RAMB36_X2Y23.CLKBWRCLKL Trckd_DIPB  (-Th)     0.198   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.165ns (-0.083ns logic, 0.248ns route)
                                                          (-50.3% logic, 150.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y21.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF (FF)
  Destination:          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.557 - 0.416)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk320 rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF to usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X32Y107.DMUX      Tshcko                0.146   usr/ila/U0/I_NO_D.U_ILA/iDATA<12>
                                                          usr/ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF
    RAMB36_X2Y21.DIBDI8     net (fanout=1)        0.211   usr/ila/U0/I_NO_D.U_ILA/iDATA<8>
    RAMB36_X2Y21.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          usr/ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.159ns (-0.052ns logic, 0.211ns route)
                                                          (-32.7% logic, 132.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout1_0 = PERIOD TIMEGRP "usr_clkdiv_clkout1_0"
        TS_XPOINT1_CLK3_N / 8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y66.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: usr/dtc/buff_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y66.WRCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------
Slack: 0.625ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: usr/dtc/buff_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y64.RDCLK
  Clock network: usr/clk320
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout0_0 = PERIOD TIMEGRP 
"usr_clkdiv_clkout0_0"         TS_XPOINT1_CLK3_N HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout0_0 = PERIOD TIMEGRP "usr_clkdiv_clkout0_0"
        TS_XPOINT1_CLK3_N HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout1_buf/I0
  Logical resource: usr/clkdiv/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: usr/clkdiv/clkout0
--------------------------------------------------------------------------------
Slack: 24.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: usr/userCdceLocked_r/SR
  Logical resource: usr/userCdceLocked_r/SR
  Location pin: SLICE_X58Y50.SR
  Clock network: usr/generalReset_from_orGate
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/userCdceLocked_r/CLK
  Logical resource: usr/userCdceLocked_r/CK
  Location pin: SLICE_X58Y50.CLK
  Clock network: usr/fabricClk_from_xpSw1clk3Ibufgds
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_clkdiv_clkout2_0 = PERIOD TIMEGRP 
"usr_clkdiv_clkout2_0"         TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.328ns.
--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_26 (SLICE_X30Y126.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/eports_trig/eport_out_14 (FF)
  Destination:          usr/dtc/dtc_fe_out_26 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.003ns (Levels of Logic = 0)
  Clock Path Skew:      -0.185ns (2.934 - 3.119)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc/eports_trig/eport_out_14 to usr/dtc/dtc_fe_out_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y155.CQ     Tcko                  0.381   usr/eport_out_fe<15>
                                                       usr/dtc/eports_trig/eport_out_14
    SLICE_X30Y126.CX     net (fanout=2)        1.607   usr/eport_out_fe<14>
    SLICE_X30Y126.CLK    Tdick                 0.015   usr/conn<27>
                                                       usr/dtc/dtc_fe_out_26
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.396ns logic, 1.607ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_25 (SLICE_X30Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/eports_trig/eport_out_13 (FF)
  Destination:          usr/dtc/dtc_fe_out_25 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.996ns (Levels of Logic = 0)
  Clock Path Skew:      -0.185ns (2.934 - 3.119)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc/eports_trig/eport_out_13 to usr/dtc/dtc_fe_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y155.BQ     Tcko                  0.381   usr/eport_out_fe<15>
                                                       usr/dtc/eports_trig/eport_out_13
    SLICE_X30Y126.BX     net (fanout=2)        1.600   usr/eport_out_fe<13>
    SLICE_X30Y126.CLK    Tdick                 0.015   usr/conn<27>
                                                       usr/dtc/dtc_fe_out_25
    -------------------------------------------------  ---------------------------
    Total                                      1.996ns (0.396ns logic, 1.600ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_5 (SLICE_X32Y128.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/dtc/eports_trig/eport_out_1 (FF)
  Destination:          usr/dtc/dtc_fe_out_5 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (2.943 - 3.119)
  Source Clock:         usr/clk320 rising at 3.125ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: usr/dtc/eports_trig/eport_out_1 to usr/dtc/dtc_fe_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y154.BQ     Tcko                  0.381   usr/eport_out_fe<3>
                                                       usr/dtc/eports_trig/eport_out_1
    SLICE_X32Y128.B4     net (fanout=2)        1.613   usr/eport_out_fe<1>
    SLICE_X32Y128.CLK    Tas                   0.007   usr/conn<3>
                                                       usr/eport_out_fe<1>_rt
                                                       usr/dtc/dtc_fe_out_5
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.388ns logic, 1.613ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_clkdiv_clkout2_0 = PERIOD TIMEGRP "usr_clkdiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_19 (SLICE_X30Y133.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/eports_trig/eport_out_23 (FF)
  Destination:          usr/dtc/dtc_fe_out_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.401 - 1.318)
  Source Clock:         usr/clk320 rising at 6.250ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/eports_trig/eport_out_23 to usr/dtc/dtc_fe_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y153.DQ     Tcko                  0.098   usr/eport_out_fe<23>
                                                       usr/dtc/eports_trig/eport_out_23
    SLICE_X30Y133.DX     net (fanout=2)        0.447   usr/eport_out_fe<23>
    SLICE_X30Y133.CLK    Tckdi       (-Th)     0.089   usr/conn<19>
                                                       usr/dtc/dtc_fe_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.009ns logic, 0.447ns route)
                                                       (2.0% logic, 98.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_28 (SLICE_X30Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/eports_trig/eport_out_8 (FF)
  Destination:          usr/dtc/dtc_fe_out_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.404 - 1.318)
  Source Clock:         usr/clk320 rising at 6.250ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/eports_trig/eport_out_8 to usr/dtc/dtc_fe_out_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y153.AQ     Tcko                  0.115   usr/eport_out_fe<11>
                                                       usr/dtc/eports_trig/eport_out_8
    SLICE_X30Y131.AX     net (fanout=2)        0.437   usr/eport_out_fe<8>
    SLICE_X30Y131.CLK    Tckdi       (-Th)     0.089   usr/conn<31>
                                                       usr/dtc/dtc_fe_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.026ns logic, 0.437ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/dtc/dtc_fe_out_29 (SLICE_X30Y131.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/dtc/eports_trig/eport_out_9 (FF)
  Destination:          usr/dtc/dtc_fe_out_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (1.404 - 1.318)
  Source Clock:         usr/clk320 rising at 6.250ns
  Destination Clock:    usr/clk40sh rising at 6.250ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.204ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: usr/dtc/eports_trig/eport_out_9 to usr/dtc/dtc_fe_out_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y153.BQ     Tcko                  0.115   usr/eport_out_fe<11>
                                                       usr/dtc/eports_trig/eport_out_9
    SLICE_X30Y131.BX     net (fanout=2)        0.437   usr/eport_out_fe<9>
    SLICE_X30Y131.CLK    Tckdi       (-Th)     0.089   usr/conn<31>
                                                       usr/dtc/dtc_fe_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.026ns logic, 0.437ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_clkdiv_clkout2_0 = PERIOD TIMEGRP "usr_clkdiv_clkout2_0"
        TS_XPOINT1_CLK3_N PHASE 18.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.571ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/clkdiv/clkout3_buf/I0
  Logical resource: usr/clkdiv/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: usr/clkdiv/clkout2
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: usr/conn<23>/CLK
  Logical resource: usr/dtc/dtc_fe_out_20/CK
  Location pin: SLICE_X28Y129.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------
Slack: 24.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: usr/conn<23>/CLK
  Logical resource: usr/dtc/dtc_fe_out_20/CK
  Location pin: SLICE_X28Y129.CLK
  Clock network: usr/clk40sh
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP         
"usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0" TS_cdce_out0_p / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X4Y11.CLKBWRCLK
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP        
 "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7465 paths analyzed, 2083 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.791ns.
--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (SLICE_X79Y25.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 5)
  Clock Path Skew:      -0.118ns (0.852 - 0.970)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.BQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    SLICE_X63Y35.B1      net (fanout=2)        0.711   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<19>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X58Y31.A5      net (fanout=2)        0.444   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X58Y31.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X63Y32.B4      net (fanout=1)        0.661   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X63Y32.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X79Y25.A6      net (fanout=29)       1.337   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X79Y25.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (0.682ns logic, 3.886ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 5)
  Clock Path Skew:      -0.118ns (0.852 - 0.970)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20
    SLICE_X63Y35.B3      net (fanout=2)        0.468   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<20>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X58Y31.A5      net (fanout=2)        0.444   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X58Y31.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X63Y32.B4      net (fanout=1)        0.661   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X63Y32.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X79Y25.A6      net (fanout=29)       1.337   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X79Y25.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (0.682ns logic, 3.643ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.117ns (0.852 - 0.969)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24 to usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y35.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24
    SLICE_X63Y35.B4      net (fanout=2)        0.398   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<24>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X58Y31.A5      net (fanout=2)        0.444   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X58Y31.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X63Y32.B4      net (fanout=1)        0.661   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X63Y32.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X79Y25.A6      net (fanout=29)       1.337   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X79Y25.CLK     Tas                   0.073   usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/gbtResetTx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (0.682ns logic, 3.573ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm (SLICE_X77Y25.A4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.116ns (0.854 - 0.970)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 to usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.BQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    SLICE_X63Y35.B1      net (fanout=2)        0.711   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<19>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X61Y32.C2      net (fanout=2)        0.468   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X61Y32.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X63Y31.C6      net (fanout=1)        0.348   usr/gbtExmplDsgn/gbtBankRst/N2
    SLICE_X63Y31.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X77Y25.A4      net (fanout=30)       1.369   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X77Y25.CLK     Tas                   0.074   usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (0.683ns logic, 3.629ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 5)
  Clock Path Skew:      -0.116ns (0.854 - 0.970)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20 to usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20
    SLICE_X63Y35.B3      net (fanout=2)        0.468   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<20>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X61Y32.C2      net (fanout=2)        0.468   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X61Y32.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X63Y31.C6      net (fanout=1)        0.348   usr/gbtExmplDsgn/gbtBankRst/N2
    SLICE_X63Y31.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X77Y25.A4      net (fanout=30)       1.369   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X77Y25.CLK     Tas                   0.074   usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (0.683ns logic, 3.386ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (0.854 - 0.969)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24 to usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y35.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24
    SLICE_X63Y35.B4      net (fanout=2)        0.398   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<24>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X61Y32.C2      net (fanout=2)        0.468   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X61Y32.C       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>_SW0
    SLICE_X63Y31.C6      net (fanout=1)        0.348   usr/gbtExmplDsgn/gbtBankRst/N2
    SLICE_X63Y31.C       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/gbtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>
    SLICE_X77Y25.A4      net (fanout=30)       1.369   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o
    SLICE_X77Y25.CLK     Tas                   0.074   usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
                                                       usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm_rstpot
                                                       usr/gbtExmplDsgn/gbtBankRst/mgtResetRx_from_generalRstFsm
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (0.683ns logic, 3.316ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (SLICE_X60Y29.C1), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.905 - 0.970)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.BQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_19
    SLICE_X63Y35.B1      net (fanout=2)        0.711   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<19>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X58Y31.A5      net (fanout=2)        0.444   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X58Y31.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X63Y32.B4      net (fanout=1)        0.661   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X63Y32.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X60Y29.C1      net (fanout=29)       0.916   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X60Y29.CLK     Tas                   0.030   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<3>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243201
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (0.639ns logic, 3.465ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.905 - 0.970)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y35.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<21>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_20
    SLICE_X63Y35.B3      net (fanout=2)        0.468   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<20>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X58Y31.A5      net (fanout=2)        0.444   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X58Y31.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X63Y32.B4      net (fanout=1)        0.661   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X63Y32.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X60Y29.C1      net (fanout=29)       0.916   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X60Y29.CLK     Tas                   0.030   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<3>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243201
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.639ns logic, 3.222ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24 (FF)
  Destination:          usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.090 - 0.115)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 2.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.198ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24 to usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y35.CQ      Tcko                  0.337   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<25>
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_24
    SLICE_X63Y35.B4      net (fanout=2)        0.398   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<24>
    SLICE_X63Y35.B       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D2      net (fanout=1)        0.733   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>13
    SLICE_X61Y32.D       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>14
    SLICE_X58Y31.A5      net (fanout=2)        0.444   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_13_o<26>1
    SLICE_X58Y31.A       Tilo                  0.068   usr/txIla/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>_SW0
    SLICE_X63Y32.B4      net (fanout=1)        0.661   usr/gbtExmplDsgn/gbtBankRst/N01
    SLICE_X63Y32.B       Tilo                  0.068   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<9>
                                                       usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o<26>
    SLICE_X60Y29.C1      net (fanout=29)       0.916   usr/gbtExmplDsgn/gbtBankRst/GND_133_o_generalRstCtrlFsm.general_timer[26]_equal_1_o
    SLICE_X60Y29.CLK     Tas                   0.030   usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer<3>
                                                       usr/gbtExmplDsgn/gbtBankRst/Mmux__n0243201
                                                       usr/gbtExmplDsgn/gbtBankRst/generalRstCtrlFsm.general_timer_2
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.639ns logic, 3.152ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X4Y6.DIBDI19), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.546 - 0.389)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X78Y35.CQ        Tcko                  0.115   usr/txIla/U0/I_NO_D.U_ILA/iDATA<100>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF
    RAMB36_X4Y6.DIBDI19    net (fanout=1)        0.263   usr/txIla/U0/I_NO_D.U_ILA/iDATA<101>
    RAMB36_X4Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.180ns (-0.083ns logic, 0.263ns route)
                                                         (-46.1% logic, 146.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X4Y6.DIBDI24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.546 - 0.391)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X76Y35.AMUX      Tshcko                0.146   usr/txIla/U0/I_NO_D.U_ILA/iDATA<108>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF
    RAMB36_X4Y6.DIBDI24    net (fanout=1)        0.230   usr/txIla/U0/I_NO_D.U_ILA/iDATA<107>
    RAMB36_X4Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.052ns logic, 0.230ns route)
                                                         (-29.2% logic, 129.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X4Y6.DIBDI28), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF (FF)
  Destination:          usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (0.546 - 0.391)
  Source Clock:         FMC1_LA_P_0_OBUF rising at 27.083ns
  Destination Clock:    FMC1_LA_P_0_OBUF rising at 27.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF to usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X76Y35.AQ        Tcko                  0.115   usr/txIla/U0/I_NO_D.U_ILA/iDATA<108>
                                                         usr/txIla/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF
    RAMB36_X4Y6.DIBDI28    net (fanout=1)        0.261   usr/txIla/U0/I_NO_D.U_ILA/iDATA<111>
    RAMB36_X4Y6.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                         usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.178ns (-0.083ns logic, 0.261ns route)
                                                         (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_txpll_mmcm_inst_pll_clkout0_0 = PERIOD TIMEGRP
        "usr_txpll_mmcm_inst_pll_clkout0_0" TS_cdce_out0_n / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y7.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X4Y6.CLKBWRCLKL
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------
Slack: 22.778ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Logical resource: usr/txIla/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKBWRCLK
  Location pin: RAMB18_X4Y11.CLKBWRCLK
  Clock network: FMC1_LA_P_0_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gbtExmplDsgn_gbtBank_1_mgt_param_package_src_gen_mgt_mgtLatOpt_gen_mgtLatOpt_rx_wordclk_nobuff_sig
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gbtExmplDsgn_gbtBank_1_mgt_p|      4.167ns|      6.335ns|     20.192ns|            5|          499|         2902|44150839076262|
|aram_package_src_gen_mgt_mgtLat|             |             |             |             |             |             |             |
|Opt_gen_mgtLatOpt_rx_wordclk_no|             |             |             |             |             |             |             |
|buff_sig                       |             |             |             |             |             |             |             |
| TS_usr_gbtExmplDsgn_rxFrmClkPh|     25.000ns|    121.154ns|          N/A|          499|            0|44150839076262|            0|
| Algnr_latOpt_phalgnr_gen_mmcm_|             |             |             |             |             |             |             |
| inst_pll_clkout0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK1_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK1_P              |     25.000ns|      1.700ns|      4.302ns|            0|            0|            0|         2334|
| TS_XPOINT1_CLK1_N             |     25.000ns|      4.302ns|          N/A|            0|            0|         2334|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_XPOINT1_CLK3_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_XPOINT1_CLK3_P              |     25.000ns|     10.000ns|     35.160ns|            0|           42|            0|         2070|
| TS_XPOINT1_CLK3_N             |     25.000ns|     10.000ns|     35.160ns|            0|           42|            0|         2070|
|  TS_usr_clkdiv_clkout1_0      |      3.125ns|      4.395ns|          N/A|           42|            0|         2038|            0|
|  TS_usr_clkdiv_clkout0_0      |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  TS_usr_clkdiv_clkout2_0      |     25.000ns|     19.328ns|          N/A|            0|            0|           32|            0|
| TS_usr_clkdiv_clkout1         |      3.125ns|      2.500ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkdiv_clkout0         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| TS_usr_clkdiv_clkout2         |     25.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_cdce_out0_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_cdce_out0_p                 |      4.167ns|      2.800ns|      2.800ns|            0|            0|            0|         7516|
| TS_cdce_out0_n                |      4.167ns|      2.800ns|      0.799ns|            0|            0|           51|         7465|
|  TS_usr_txpll_mmcm_inst_pll_cl|     25.000ns|      4.791ns|          N/A|            0|            0|         7465|            0|
|  kout0_0                      |             |             |             |             |             |             |             |
| TS_usr_txpll_mmcm_inst_pll_clk|     25.000ns|      2.222ns|          N/A|            0|            0|            0|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CDCE_OUT0_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.791|         |         |         |
CDCE_OUT0_P    |    4.791|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CDCE_OUT0_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CDCE_OUT0_N    |    4.791|         |         |         |
CDCE_OUT0_P    |    4.791|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.302|         |         |         |
XPOINT1_CLK1_P |    4.302|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK1_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK1_N |    4.302|         |         |         |
XPOINT1_CLK1_P |    4.302|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.395|         |         |         |
XPOINT1_CLK3_P |    4.395|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XPOINT1_CLK3_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XPOINT1_CLK3_N |    4.395|         |         |         |
XPOINT1_CLK3_P |    4.395|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 546  Score: 4759086  (Setup/Max: 4759086, Hold: 0)

Constraints cover 44150839107873 paths, 2 nets, and 15148 connections

Design statistics:
   Minimum period: 121.154ns{1}   (Maximum frequency:   8.254MHz)
   Maximum path delay from/to any node:   2.914ns
   Maximum net delay:   2.329ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 11 14:04:12 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 449 MB



