{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708456536380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708456536380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 19:15:36 2024 " "Processing started: Tue Feb 20 19:15:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708456536380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456536380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor_anpr -c mkr_vidor_anpr " "Command: quartus_map --read_settings_files=on --write_settings_files=off mkr_vidor_anpr -c mkr_vidor_anpr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456536380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708456536636 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1708456536636 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.sv(157) " "Verilog HDL warning at sdram_controller.sv(157): extended using \"x\" or \"z\"" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708456541799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.sv(351) " "Verilog HDL warning at sdram_controller.sv(351): extended using \"x\" or \"z\"" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708456541800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomsm/source/repos/proj300/fpga/ip/sdram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomsm/source/repos/proj300/fpga/ip/sdram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../ip/sdram_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/sdram_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456541801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456541801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomsm/source/repos/proj300/fpga/ip/as4c4m16sa_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomsm/source/repos/proj300/fpga/ip/as4c4m16sa_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 as4c4m16sa_controller " "Found entity 1: as4c4m16sa_controller" {  } { { "../ip/as4c4m16sa_controller.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/ip/as4c4m16sa_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456541802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456541802 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \"end\" mkr_vidor.sv(53) " "Verilog HDL syntax error at mkr_vidor.sv(53) near text: \"endcase\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/mkr_vidor.sv" "" { Text "C:/Users/tomsm/source/repos/PROJ300/fpga/rtl/mkr_vidor.sv" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1708456541803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomsm/source/repos/proj300/fpga/rtl/mkr_vidor.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/tomsm/source/repos/proj300/fpga/rtl/mkr_vidor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456541803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mkr_vidor_anpr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mkr_vidor_anpr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mkr_vidor_anpr " "Found entity 1: mkr_vidor_anpr" {  } { { "mkr_vidor_anpr.bdf" "" { Schematic "C:/Users/tomsm/source/repos/PROJ300/fpga/project/mkr_vidor_anpr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708456541804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456541804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomsm/source/repos/PROJ300/fpga/project/output_files/mkr_vidor_anpr.map.smsg " "Generated suppressed messages file C:/Users/tomsm/source/repos/PROJ300/fpga/project/output_files/mkr_vidor_anpr.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456541820 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708456541854 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 20 19:15:41 2024 " "Processing ended: Tue Feb 20 19:15:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708456541854 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708456541854 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708456541854 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456541854 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708456542472 ""}
