# ACE SystemVerilog modules for cache coherent SoC design

This repository provides modules to implement cache coherence SoC's.

## List of modules

| Name                                                 | Description                                                                                                  | Doc                            |
|------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|--------------------------------|
| [`ace_ccu_top`](src/ace_ccu_top.sv)                  | ACE interconnector, broadcasts snooping messages to the cache controllers and AXI transactions to the slave  | [Doc](doc/ace_ccu_top.md)      |

