set ::env(PROJECT_NAME) ft245rl_interface
set ::env(DESIGN_TOP) ft245rl_interface
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/ft245rl_interface/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/ft245rl_interface/rtl/ft245rl_interface.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
