;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL <121, 106
	SUB -207, <-120
	ADD @127, 106
	SUB @-127, 100
	ADD @-127, 150
	ADD <0, @2
	DJN 12, #0
	DJN 12, #0
	SUB -7, <-120
	SUB @127, 106
	SUB @127, 106
	ADD -37, @-420
	ADD 10, 32
	JMZ <72, 100
	SUB -30, -209
	JMZ -207, @-120
	ADD 72, 100
	ADD -7, <-120
	ADD -7, <-120
	ADD @127, 106
	ADD @127, 106
	SUB -30, -9
	MOV -2, <-20
	DJN 0, 909
	SUB @121, 106
	JMZ <127, 106
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SUB 30, -900
	SUB @-127, 100
	JMN -7, @-20
	MOV -1, <-20
	SUB @-127, 102
	ADD 270, 60
	SPL 0, <412
	JMZ <72, 100
	CMP -7, <-20
	MOV @-127, 100
	SPL 0, <412
	CMP 300, 90
	SPL 0, <412
	SPL 0, <412
	JMZ -7, @-20
	SUB #72, @200
	SUB #72, @200
