Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Nov  5 19:55:09 2022
| Host         : DESKTOP-SQGSJV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ebaz4205_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-7   Critical Warning  No common node between related clocks                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       12          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
TIMING-16  Warning           Large setup violation                                             29          
TIMING-18  Warning           Missing input or output delay                                     15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (18)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_RX_CLK_0 (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ENET0_GMII_TX_CLK_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.070      -53.778                     29                 3059        0.041        0.000                      0                 3059        4.020        0.000                       0                  1367  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 7.812}      15.625          64.000          
clk_fpga_3  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.967        0.000                      0                 2543        0.041        0.000                      0                 2543        4.020        0.000                       0                  1173  
clk_fpga_1          9.374        0.000                      0                  487        0.057        0.000                      0                  487        6.832        0.000                       0                   193  
clk_fpga_3                                                                                                                                                     37.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -1.633       -1.633                      1                    1        0.067        0.000                      0                    1  
clk_fpga_0    clk_fpga_1         -2.070      -52.144                     28                   28        0.059        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 2.194ns (34.743%)  route 4.121ns (65.257%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.831     7.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.355     8.351 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14[31]_i_1/O
                         net (fo=8, routed)           1.037     9.388    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14[31]_i_1_n_0
    SLICE_X15Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.499    12.691    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X15Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[30]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X15Y39         FDRE (Setup_fdre_C_CE)      -0.413    12.355    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[30]
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.192ns (35.353%)  route 4.008ns (64.647%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.825     7.990    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.353     8.343 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.930     9.273    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.507    12.699    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[0]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.363    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[0]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.192ns (35.353%)  route 4.008ns (64.647%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.825     7.990    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.353     8.343 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.930     9.273    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.507    12.699    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.363    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.192ns (35.353%)  route 4.008ns (64.647%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.825     7.990    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.353     8.343 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.930     9.273    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.507    12.699    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[6]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.363    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 2.192ns (35.353%)  route 4.008ns (64.647%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.825     7.990    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.353     8.343 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.930     9.273    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.507    12.699    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y44         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[7]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.413    12.363    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 2.124ns (32.147%)  route 4.483ns (67.853%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.671     2.979    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y51          FDSE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDSE (Prop_fdse_C_Q)         0.478     3.457 f  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.738     5.195    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X9Y39          LUT6 (Prop_lut6_I4_O)        0.295     5.490 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.956     6.445    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.836     7.406    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124     7.530 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.530    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.063 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.302 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.953     9.255    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X7Y44          LUT3 (Prop_lut3_I0_O)        0.331     9.586 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.586    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X7Y44          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.506    12.698    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y44          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.075    12.735    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 2.194ns (35.752%)  route 3.943ns (64.248%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.831     7.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.355     8.351 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14[31]_i_1/O
                         net (fo=8, routed)           0.859     9.210    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14[31]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.505    12.697    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X13Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[25]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X13Y39         FDRE (Setup_fdre_C_CE)      -0.413    12.361    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[25]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.192ns (36.468%)  route 3.819ns (63.532%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.825     7.990    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.353     8.343 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.741     9.083    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.498    12.690    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[4]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X11Y52         FDRE (Setup_fdre_C_CE)      -0.413    12.239    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.192ns (36.468%)  route 3.819ns (63.532%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.825     7.990    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X7Y48          LUT5 (Prop_lut5_I0_O)        0.353     8.343 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1/O
                         net (fo=8, routed)           0.741     9.083    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c[7]_i_1_n_0
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.498    12.690    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y52         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[5]/C
                         clock pessimism              0.116    12.806    
                         clock uncertainty           -0.154    12.652    
    SLICE_X11Y52         FDRE (Setup_fdre_C_CE)      -0.413    12.239    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 2.195ns (36.872%)  route 3.758ns (63.128%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.765     3.073    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.423     5.829    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.150     5.979 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.831     6.810    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_wvalid
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.355     7.165 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_0[31]_i_2/O
                         net (fo=16, routed)          0.707     7.872    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_wren__0
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.356     8.228 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[23]_i_1/O
                         net (fo=8, routed)           0.798     9.026    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c[23]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.492    12.684    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X15Y51         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[17]/C
                         clock pessimism              0.116    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X15Y51         FDRE (Setup_fdre_C_CE)      -0.412    12.234    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[17]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.565     0.906    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.099     1.146    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X10Y40         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.833     1.203    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y40         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.231ns (53.160%)  route 0.204ns (46.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.565     0.906    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X11Y50         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_1c_reg[23]/Q
                         net (fo=1, routed)           0.150     1.196    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/Q[23]
    SLICE_X10Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.241 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           0.054     1.295    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/axi_rdata[23]_i_2_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.340    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/reg_data_out[23]
    SLICE_X10Y48         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.835     1.205    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X10Y48         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/axi_rdata_reg[23]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.121     1.297    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.565     0.906    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.110     1.157    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X12Y40         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.833     1.203    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y40         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X12Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.565     0.906    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y40         FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.113     1.160    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X12Y39         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.832     1.202    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y39         SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X12Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.500%)  route 0.242ns (56.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.242     1.307    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.045     1.352 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.352    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X5Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.854     1.224    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.091     1.286    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_7/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.146%)  route 0.399ns (70.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.567     0.908    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/slv_reg_14_reg[2]/Q
                         net (fo=18, routed)          0.399     1.470    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/axi_rdata_reg[31][2]
    RAMB36_X0Y11         RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_7/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.875     1.245    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/ctrl_s_axi_aclk
    RAMB36_X0Y11         RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_7/CLKBWRCLK
                         clock pessimism             -0.029     1.216    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.399    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_7
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.613%)  route 0.222ns (63.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.222     1.276    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X4Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y51          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.010     1.204    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.585     0.926    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X4Y43          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.203    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y42          SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.852     1.222    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.303%)  route 0.258ns (64.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.584     0.925    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y52          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.258     1.324    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.893     1.263    ebaz4205_i/PS/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    ebaz4205_i/PS/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.195%)  route 0.224ns (49.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.586     0.927    ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.224     1.279    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[30]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.098     1.377 r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.377    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X3Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.853     1.223    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y50          FDRE                                         r  ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    ebaz4205_i/PS/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_3/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y37  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y37  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y37  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X20Y37  ebaz4205_i/PS/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y41  ebaz4205_i/PS/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        9.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.996ns (17.923%)  route 4.561ns (82.077%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 18.323 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.384     8.534    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X7Y41          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.505    18.323    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X7Y41          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]/C
                         clock pessimism              0.230    18.553    
                         clock uncertainty           -0.237    18.316    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.408    17.908    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]
  -------------------------------------------------------------------
                         required time                         17.908    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.996ns (17.923%)  route 4.561ns (82.077%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 18.323 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.384     8.534    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X7Y41          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.505    18.323    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X7Y41          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[21]/C
                         clock pessimism              0.230    18.553    
                         clock uncertainty           -0.237    18.316    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.408    17.908    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[21]
  -------------------------------------------------------------------
                         required time                         17.908    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[24]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[25]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[26]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[27]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[30]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[30]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.719ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_fpga_1 rise@15.625ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.996ns (19.000%)  route 4.246ns (81.000%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 18.316 - 15.625 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.469ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.669     2.977    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y36         FDSE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDSE (Prop_fdse_C_Q)         0.419     3.396 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg[8]/Q
                         net (fo=18, routed)          1.146     4.542    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt_reg_n_0_[8]
    SLICE_X20Y37         LUT4 (Prop_lut4_I1_O)        0.299     4.841 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5/O
                         net (fo=2, routed)           0.838     5.679    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_5_n_0
    SLICE_X20Y38         LUT5 (Prop_lut5_I1_O)        0.124     5.803 f  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4/O
                         net (fo=19, routed)          1.193     6.996    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_adr_cnt[14]_i_4_n_0
    SLICE_X17Y38         LUT4 (Prop_lut4_I3_O)        0.154     7.150 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2/O
                         net (fo=16, routed)          1.069     8.219    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram[31]_i_2_n_0
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     15.625    15.625 r  
    PS7_X0Y0             PS7                          0.000    15.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    16.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    16.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499    18.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]/C
                         clock pessimism              0.230    18.547    
                         clock uncertainty           -0.237    18.310    
    SLICE_X8Y32          FDRE (Setup_fdre_C_CE)      -0.372    17.938    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]
  -------------------------------------------------------------------
                         required time                         17.938    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  9.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.783%)  route 0.349ns (70.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.566     0.907    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X6Y46          FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/Q
                         net (fo=2, routed)           0.349     1.403    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[1]
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.875     1.245    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.029     1.216    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     1.346    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.218%)  route 0.261ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.560     0.901    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.148     1.049 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[31]/Q
                         net (fo=1, routed)           0.261     1.309    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[31]
    RAMB36_X0Y6          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.869     1.239    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X0Y6          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKARDCLK
                         clock pessimism             -0.262     0.977    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.220    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.511%)  route 0.293ns (67.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.565     0.906    ebaz4205_i/axis_mux_0/inst/clk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[4]/Q
                         net (fo=1, routed)           0.293     1.339    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data[20]
    SLICE_X7Y41          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.833     1.203    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X7Y41          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.057     1.231    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.560     0.901    ebaz4205_i/axis_mux_0/inst/clk
    SLICE_X9Y32          FDRE                                         r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[6]/Q
                         net (fo=1, routed)           0.056     1.098    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data[22]
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.826     1.196    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]/C
                         clock pessimism             -0.282     0.914    
    SLICE_X8Y32          FDRE (Hold_fdre_C_D)         0.075     0.989    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.187ns (37.899%)  route 0.306ns (62.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.567     0.908    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X9Y48          FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.306     1.355    ebaz4205_i/axis_mux_0/inst/input0_axis_tdata[5]
    SLICE_X9Y52          LUT3 (Prop_lut3_I1_O)        0.046     1.401 r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.401    ebaz4205_i/axis_mux_0/inst/p_0_in[5]
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.834     1.204    ebaz4205_i/axis_mux_0/inst/clk
    SLICE_X9Y52          FDRE                                         r  ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.107     1.282    ebaz4205_i/axis_mux_0/inst/output_axis_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.012%)  route 0.333ns (66.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.560     0.901    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X8Y32          FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     1.065 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_data_ram_reg[23]/Q
                         net (fo=1, routed)           0.333     1.397    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_data_ram[23]
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.874     1.244    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/capture_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
                         clock pessimism             -0.262     0.982    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.278    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.499%)  route 0.455ns (73.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.567     0.908    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y49          FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=2, routed)           0.455     1.526    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.875     1.245    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.029     1.216    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.399    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.148ns (25.793%)  route 0.426ns (74.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.566     0.907    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X6Y46          FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     1.055 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=2, routed)           0.426     1.480    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.875     1.245    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.029     1.216    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.346    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.278%)  route 0.215ns (56.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.566     0.907    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X6Y46          FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=2, routed)           0.215     1.285    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.877     1.247    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y9          RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.149    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.056%)  route 0.465ns (73.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.567     0.908    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y49          FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[10]/Q
                         net (fo=2, routed)           0.465     1.537    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[10]
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.875     1.245    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y10         RAMB36E1                                     r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
                         clock pessimism             -0.029     1.216    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.399    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 7.812 }
Period(ns):         15.625
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y9   ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y10  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X2Y8   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y12  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y8   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y7   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y4   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y5   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X1Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6   ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/test_ram_module/RAM_reg_15/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X12Y31  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X12Y31  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X20Y38  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X20Y38  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X17Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X17Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X12Y31  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X12Y31  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X20Y38  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.812       6.832      SLICE_X20Y38  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X17Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X17Y44  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.812       7.312      SLICE_X12Y45  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[3] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.633ns,  Total Violation       -1.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.633ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_0 rise@110.000ns - clk_fpga_1 rise@109.375ns)
  Data Path Delay:        1.645ns  (logic 0.456ns (27.718%)  route 1.189ns (72.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 112.690 - 110.000 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 112.355 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    109.375   109.375 r  
    PS7_X0Y0             PS7                          0.000   109.375 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   110.582    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   110.683 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.672   112.355    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X19Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456   112.811 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/Q
                         net (fo=1, routed)           1.189   114.000    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN
    SLICE_X17Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    110.000   110.000 r  
    PS7_X0Y0             PS7                          0.000   110.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   111.101    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.192 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.498   112.690    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000   112.690    
                         clock uncertainty           -0.281   112.410    
    SLICE_X17Y40         FDRE (Setup_fdre_C_D)       -0.043   112.367    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        112.367    
                         arrival time                        -114.000    
  -------------------------------------------------------------------
                         slack                                 -1.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.553%)  route 0.580ns (80.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.562     0.903    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X19Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_reg_replica/Q
                         net (fo=1, routed)           0.580     1.624    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_finished_repN
    SLICE_X17Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.830     1.200    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.076     1.557    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/finished_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           28  Failing Endpoints,  Worst Slack       -2.070ns,  Total Violation      -52.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.082ns  (logic 0.456ns (21.904%)  route 1.626ns (78.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 143.318 - 140.625 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 142.982 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.674   142.982    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.456   143.438 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           1.626   145.064    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[0]
    SLICE_X17Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.500   143.318    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X17Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
                         clock pessimism              0.000   143.318    
                         clock uncertainty           -0.281   143.037    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)       -0.043   142.994    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]
  -------------------------------------------------------------------
                         required time                        142.994    
                         arrival time                        -145.064    
  -------------------------------------------------------------------
                         slack                                 -2.070    

Slack (VIOLATED) :        -2.065ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.058ns  (logic 0.456ns (22.154%)  route 1.602ns (77.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 143.326 - 140.625 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 142.990 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.682   142.990    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456   143.446 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[13]/Q
                         net (fo=2, routed)           1.602   145.048    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[18]
    SLICE_X13Y48         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.508   143.326    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X13Y48         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[18]/C
                         clock pessimism              0.000   143.326    
                         clock uncertainty           -0.281   143.045    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.062   142.983    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[18]
  -------------------------------------------------------------------
                         required time                        142.983    
                         arrival time                        -145.048    
  -------------------------------------------------------------------
                         slack                                 -2.065    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        2.049ns  (logic 0.456ns (22.252%)  route 1.593ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 143.308 - 140.625 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 142.972 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.664   142.972    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDSE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDSE (Prop_fdse_C_Q)         0.456   143.428 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           1.593   145.021    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X16Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.491   143.308    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X16Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                         clock pessimism              0.000   143.308    
                         clock uncertainty           -0.281   143.027    
    SLICE_X16Y50         FDRE (Setup_fdre_C_D)       -0.045   142.982    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]
  -------------------------------------------------------------------
                         required time                        142.982    
                         arrival time                        -145.021    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -1.983ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.998ns  (logic 0.456ns (22.822%)  route 1.542ns (77.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 142.981 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.673   142.981    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456   143.437 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.542   144.979    ebaz4205_i/axis_mux_0/inst/select_input
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.499   143.317    ebaz4205_i/axis_mux_0/inst/clk
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg/C
                         clock pessimism              0.000   143.317    
                         clock uncertainty           -0.281   143.036    
    SLICE_X21Y43         FDRE (Setup_fdre_C_D)       -0.040   142.996    ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        142.996    
                         arrival time                        -144.979    
  -------------------------------------------------------------------
                         slack                                 -1.983    

Slack (VIOLATED) :        -1.944ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.956ns  (logic 0.456ns (23.315%)  route 1.500ns (76.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 143.324 - 140.625 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 142.989 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.681   142.989    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y45         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456   143.445 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           1.500   144.945    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[10]
    SLICE_X12Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.507   143.325    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X12Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
                         clock pessimism              0.000   143.325    
                         clock uncertainty           -0.281   143.044    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.043   143.001    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]
  -------------------------------------------------------------------
                         required time                        143.001    
                         arrival time                        -144.945    
  -------------------------------------------------------------------
                         slack                                 -1.944    

Slack (VIOLATED) :        -1.939ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.775ns  (logic 0.419ns (23.601%)  route 1.356ns (76.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 143.309 - 140.625 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 142.974 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.666   142.974    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.419   143.393 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           1.356   144.749    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[22]
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.492   143.309    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/C
                         clock pessimism              0.000   143.309    
                         clock uncertainty           -0.281   143.028    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)       -0.218   142.810    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]
  -------------------------------------------------------------------
                         required time                        142.810    
                         arrival time                        -144.749    
  -------------------------------------------------------------------
                         slack                                 -1.939    

Slack (VIOLATED) :        -1.935ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.769ns  (logic 0.419ns (23.689%)  route 1.350ns (76.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 143.309 - 140.625 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 142.974 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.666   142.974    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.419   143.393 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           1.350   144.743    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[23]
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.492   143.309    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                         clock pessimism              0.000   143.309    
                         clock uncertainty           -0.281   143.028    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)       -0.220   142.808    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]
  -------------------------------------------------------------------
                         required time                        142.808    
                         arrival time                        -144.743    
  -------------------------------------------------------------------
                         slack                                 -1.935    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.924ns  (logic 0.456ns (23.698%)  route 1.468ns (76.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 143.309 - 140.625 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 142.974 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.666   142.974    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.456   143.430 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           1.468   144.898    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[21]
    SLICE_X14Y51         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.492   143.309    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X14Y51         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/C
                         clock pessimism              0.000   143.309    
                         clock uncertainty           -0.281   143.028    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)       -0.047   142.981    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]
  -------------------------------------------------------------------
                         required time                        142.981    
                         arrival time                        -144.898    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.919ns  (logic 0.456ns (23.759%)  route 1.463ns (76.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 143.316 - 140.625 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 142.980 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.672   142.980    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X19Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.456   143.436 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/Q
                         net (fo=3, routed)           1.463   144.899    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy
    SLICE_X17Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.498   143.316    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/C
                         clock pessimism              0.000   143.316    
                         clock uncertainty           -0.281   143.035    
    SLICE_X17Y39         FDRE (Setup_fdre_C_D)       -0.043   142.992    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                        142.992    
                         arrival time                        -144.899    
  -------------------------------------------------------------------
                         slack                                 -1.907    

Slack (VIOLATED) :        -1.907ns  (required time - arrival time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (clk_fpga_1 rise@140.625ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.726%)  route 1.466ns (76.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 143.324 - 140.625 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 142.988 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   141.207    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   141.308 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        1.680   142.988    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456   143.444 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           1.466   144.910    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[5]
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    140.625   140.625 r  
    PS7_X0Y0             PS7                          0.000   140.625 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   141.726    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   141.817 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         1.506   143.324    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X13Y41         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]/C
                         clock pessimism              0.000   143.324    
                         clock uncertainty           -0.281   143.043    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.040   143.003    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[5]
  -------------------------------------------------------------------
                         required time                        143.003    
                         arrival time                        -144.910    
  -------------------------------------------------------------------
                         slack                                 -1.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.128ns (20.082%)  route 0.509ns (79.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.567     0.908    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.509     1.545    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[25]
    SLICE_X12Y49         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.835     1.205    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X12Y49         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.281     1.486    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.000     1.486    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.598%)  route 0.525ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.525     1.556    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[19]
    SLICE_X16Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.831     1.201    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X16Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.011     1.493    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.617%)  route 0.578ns (80.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.563     0.904    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.578     1.622    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[0]
    SLICE_X17Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.831     1.201    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X17Y44         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.076     1.558    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.522%)  route 0.581ns (80.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y50         FDSE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDSE (Prop_fdse_C_Q)         0.141     1.044 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.581     1.625    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[20]
    SLICE_X16Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.831     1.201    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X16Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.076     1.558    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.468%)  route 0.583ns (80.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.561     0.901    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/ctrl_s_axi_aclk
    SLICE_X19Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy_reg/Q
                         net (fo=3, routed)           0.583     1.626    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_busy
    SLICE_X17Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.829     1.199    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/capture_clk
    SLICE_X17Y39         FDRE                                         r  ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.281     1.480    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.076     1.556    ebaz4205_i/axis_capture_RF/U0/axis_capture_inst/start_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.242%)  route 0.592ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.566     0.907    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y45         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.592     1.639    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[10]
    SLICE_X12Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.834     1.204    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X12Y45         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.281     1.485    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.076     1.561    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.204%)  route 0.593ns (80.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.593     1.637    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[21]
    SLICE_X14Y51         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.831     1.201    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X14Y51         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.075     1.557    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.078%)  route 0.598ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.560     0.901    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.598     1.640    ebaz4205_i/axis_mux_0/inst/select_input
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.830     1.200    ebaz4205_i/axis_mux_0/inst/clk
    SLICE_X21Y43         FDRE                                         r  ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.281     1.481    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.078     1.559    ebaz4205_i/axis_mux_0/inst/select_input_sync_ff1_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.128ns (19.177%)  route 0.539ns (80.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.567     0.908    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y49         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.539     1.575    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[15]
    SLICE_X12Y49         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.835     1.205    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X12Y49         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.281     1.486    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.006     1.492    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.128ns (17.550%)  route 0.601ns (82.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.557ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1174, routed)        0.562     0.903    ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  ebaz4205_i/axi_gpio_dds/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.601     1.632    ebaz4205_i/RF_test_1MHz/U0/i_synth/s_axis_config_tdata[22]
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ebaz4205_i/PS/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ebaz4205_i/PS/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=193, routed)         0.831     1.201    ebaz4205_i/RF_test_1MHz/U0/i_synth/aclk
    SLICE_X15Y50         FDRE                                         r  ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.281     1.482    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.022     1.504    ebaz4205_i/RF_test_1MHz/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.128    





