

================================================================
== Vivado HLS Report for 'process_action'
================================================================
* Date:           Thu May 13 19:33:08 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hlsUpperCase_xcvu3p-ffvc1517-2-e
* Solution:       helloworld
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- main_loop              |        ?|        ?|       400|          -|          -|     ?|    no    |
        | + uppercase_conversion  |      256|      256|         2|          -|          -|   128|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 146
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 77 
76 --> 75 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%act_reg_Data_out_add_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %act_reg_Data_out_add)"   --->   Operation 147 'read' 'act_reg_Data_out_add_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%act_reg_Data_in_size_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %act_reg_Data_in_size)"   --->   Operation 148 'read' 'act_reg_Data_in_size_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%act_reg_Data_in_addr_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %act_reg_Data_in_addr)"   --->   Operation 149 'read' 'act_reg_Data_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%dout_gmem_V_offset_r = call i57 @_ssdm_op_Read.ap_auto.i57(i57 %dout_gmem_V_offset)"   --->   Operation 150 'read' 'dout_gmem_V_offset_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%din_gmem_V_offset_re = call i57 @_ssdm_op_Read.ap_auto.i57(i57 %din_gmem_V_offset)"   --->   Operation 151 'read' 'din_gmem_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%dout_gmem_V_offset_c = zext i57 %dout_gmem_V_offset_r to i64"   --->   Operation 152 'zext' 'dout_gmem_V_offset_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%din_gmem_V_offset_ca = zext i57 %din_gmem_V_offset_re to i64"   --->   Operation 153 'zext' 'din_gmem_V_offset_ca' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %din_gmem_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %din_gmem_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%text = alloca [128 x i8], align 16" [action_uppercase.cpp:48]   --->   Operation 156 'alloca' 'text' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%i_idx = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %act_reg_Data_in_addr_1, i32 7, i32 63)" [action_uppercase.cpp:41]   --->   Operation 157 'partselect' 'i_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%i_idx_1 = zext i57 %i_idx to i64" [action_uppercase.cpp:41]   --->   Operation 158 'zext' 'i_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%o_idx = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %act_reg_Data_out_add_1, i32 7, i32 63)" [action_uppercase.cpp:42]   --->   Operation 159 'partselect' 'o_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%o_idx_1 = zext i57 %o_idx to i64" [action_uppercase.cpp:42]   --->   Operation 160 'zext' 'o_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%text_addr = getelementptr inbounds [128 x i8]* %text, i64 0, i64 0" [action_uppercase.cpp:55]   --->   Operation 161 'getelementptr' 'text_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%text_addr_1 = getelementptr [128 x i8]* %text, i64 0, i64 1" [action_uppercase.cpp:55]   --->   Operation 162 'getelementptr' 'text_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%text_addr_2 = getelementptr [128 x i8]* %text, i64 0, i64 2" [action_uppercase.cpp:55]   --->   Operation 163 'getelementptr' 'text_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%text_addr_3 = getelementptr [128 x i8]* %text, i64 0, i64 3" [action_uppercase.cpp:55]   --->   Operation 164 'getelementptr' 'text_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%text_addr_4 = getelementptr [128 x i8]* %text, i64 0, i64 4" [action_uppercase.cpp:55]   --->   Operation 165 'getelementptr' 'text_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%text_addr_5 = getelementptr [128 x i8]* %text, i64 0, i64 5" [action_uppercase.cpp:55]   --->   Operation 166 'getelementptr' 'text_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%text_addr_6 = getelementptr [128 x i8]* %text, i64 0, i64 6" [action_uppercase.cpp:55]   --->   Operation 167 'getelementptr' 'text_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%text_addr_7 = getelementptr [128 x i8]* %text, i64 0, i64 7" [action_uppercase.cpp:55]   --->   Operation 168 'getelementptr' 'text_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%text_addr_8 = getelementptr [128 x i8]* %text, i64 0, i64 8" [action_uppercase.cpp:55]   --->   Operation 169 'getelementptr' 'text_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%text_addr_9 = getelementptr [128 x i8]* %text, i64 0, i64 9" [action_uppercase.cpp:55]   --->   Operation 170 'getelementptr' 'text_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%text_addr_10 = getelementptr [128 x i8]* %text, i64 0, i64 10" [action_uppercase.cpp:55]   --->   Operation 171 'getelementptr' 'text_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%text_addr_11 = getelementptr [128 x i8]* %text, i64 0, i64 11" [action_uppercase.cpp:55]   --->   Operation 172 'getelementptr' 'text_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%text_addr_12 = getelementptr [128 x i8]* %text, i64 0, i64 12" [action_uppercase.cpp:55]   --->   Operation 173 'getelementptr' 'text_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%text_addr_13 = getelementptr [128 x i8]* %text, i64 0, i64 13" [action_uppercase.cpp:55]   --->   Operation 174 'getelementptr' 'text_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%text_addr_14 = getelementptr [128 x i8]* %text, i64 0, i64 14" [action_uppercase.cpp:55]   --->   Operation 175 'getelementptr' 'text_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%text_addr_15 = getelementptr [128 x i8]* %text, i64 0, i64 15" [action_uppercase.cpp:55]   --->   Operation 176 'getelementptr' 'text_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%text_addr_16 = getelementptr [128 x i8]* %text, i64 0, i64 16" [action_uppercase.cpp:55]   --->   Operation 177 'getelementptr' 'text_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%text_addr_17 = getelementptr [128 x i8]* %text, i64 0, i64 17" [action_uppercase.cpp:55]   --->   Operation 178 'getelementptr' 'text_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%text_addr_18 = getelementptr [128 x i8]* %text, i64 0, i64 18" [action_uppercase.cpp:55]   --->   Operation 179 'getelementptr' 'text_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%text_addr_19 = getelementptr [128 x i8]* %text, i64 0, i64 19" [action_uppercase.cpp:55]   --->   Operation 180 'getelementptr' 'text_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%text_addr_20 = getelementptr [128 x i8]* %text, i64 0, i64 20" [action_uppercase.cpp:55]   --->   Operation 181 'getelementptr' 'text_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%text_addr_21 = getelementptr [128 x i8]* %text, i64 0, i64 21" [action_uppercase.cpp:55]   --->   Operation 182 'getelementptr' 'text_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%text_addr_22 = getelementptr [128 x i8]* %text, i64 0, i64 22" [action_uppercase.cpp:55]   --->   Operation 183 'getelementptr' 'text_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%text_addr_23 = getelementptr [128 x i8]* %text, i64 0, i64 23" [action_uppercase.cpp:55]   --->   Operation 184 'getelementptr' 'text_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%text_addr_24 = getelementptr [128 x i8]* %text, i64 0, i64 24" [action_uppercase.cpp:55]   --->   Operation 185 'getelementptr' 'text_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%text_addr_25 = getelementptr [128 x i8]* %text, i64 0, i64 25" [action_uppercase.cpp:55]   --->   Operation 186 'getelementptr' 'text_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%text_addr_26 = getelementptr [128 x i8]* %text, i64 0, i64 26" [action_uppercase.cpp:55]   --->   Operation 187 'getelementptr' 'text_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%text_addr_27 = getelementptr [128 x i8]* %text, i64 0, i64 27" [action_uppercase.cpp:55]   --->   Operation 188 'getelementptr' 'text_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%text_addr_28 = getelementptr [128 x i8]* %text, i64 0, i64 28" [action_uppercase.cpp:55]   --->   Operation 189 'getelementptr' 'text_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%text_addr_29 = getelementptr [128 x i8]* %text, i64 0, i64 29" [action_uppercase.cpp:55]   --->   Operation 190 'getelementptr' 'text_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%text_addr_30 = getelementptr [128 x i8]* %text, i64 0, i64 30" [action_uppercase.cpp:55]   --->   Operation 191 'getelementptr' 'text_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%text_addr_31 = getelementptr [128 x i8]* %text, i64 0, i64 31" [action_uppercase.cpp:55]   --->   Operation 192 'getelementptr' 'text_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%text_addr_32 = getelementptr [128 x i8]* %text, i64 0, i64 32" [action_uppercase.cpp:55]   --->   Operation 193 'getelementptr' 'text_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%text_addr_33 = getelementptr [128 x i8]* %text, i64 0, i64 33" [action_uppercase.cpp:55]   --->   Operation 194 'getelementptr' 'text_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%text_addr_34 = getelementptr [128 x i8]* %text, i64 0, i64 34" [action_uppercase.cpp:55]   --->   Operation 195 'getelementptr' 'text_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%text_addr_35 = getelementptr [128 x i8]* %text, i64 0, i64 35" [action_uppercase.cpp:55]   --->   Operation 196 'getelementptr' 'text_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%text_addr_36 = getelementptr [128 x i8]* %text, i64 0, i64 36" [action_uppercase.cpp:55]   --->   Operation 197 'getelementptr' 'text_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%text_addr_37 = getelementptr [128 x i8]* %text, i64 0, i64 37" [action_uppercase.cpp:55]   --->   Operation 198 'getelementptr' 'text_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%text_addr_38 = getelementptr [128 x i8]* %text, i64 0, i64 38" [action_uppercase.cpp:55]   --->   Operation 199 'getelementptr' 'text_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%text_addr_39 = getelementptr [128 x i8]* %text, i64 0, i64 39" [action_uppercase.cpp:55]   --->   Operation 200 'getelementptr' 'text_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%text_addr_40 = getelementptr [128 x i8]* %text, i64 0, i64 40" [action_uppercase.cpp:55]   --->   Operation 201 'getelementptr' 'text_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%text_addr_41 = getelementptr [128 x i8]* %text, i64 0, i64 41" [action_uppercase.cpp:55]   --->   Operation 202 'getelementptr' 'text_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%text_addr_42 = getelementptr [128 x i8]* %text, i64 0, i64 42" [action_uppercase.cpp:55]   --->   Operation 203 'getelementptr' 'text_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%text_addr_43 = getelementptr [128 x i8]* %text, i64 0, i64 43" [action_uppercase.cpp:55]   --->   Operation 204 'getelementptr' 'text_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%text_addr_44 = getelementptr [128 x i8]* %text, i64 0, i64 44" [action_uppercase.cpp:55]   --->   Operation 205 'getelementptr' 'text_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%text_addr_45 = getelementptr [128 x i8]* %text, i64 0, i64 45" [action_uppercase.cpp:55]   --->   Operation 206 'getelementptr' 'text_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%text_addr_46 = getelementptr [128 x i8]* %text, i64 0, i64 46" [action_uppercase.cpp:55]   --->   Operation 207 'getelementptr' 'text_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%text_addr_47 = getelementptr [128 x i8]* %text, i64 0, i64 47" [action_uppercase.cpp:55]   --->   Operation 208 'getelementptr' 'text_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%text_addr_48 = getelementptr [128 x i8]* %text, i64 0, i64 48" [action_uppercase.cpp:55]   --->   Operation 209 'getelementptr' 'text_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%text_addr_49 = getelementptr [128 x i8]* %text, i64 0, i64 49" [action_uppercase.cpp:55]   --->   Operation 210 'getelementptr' 'text_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%text_addr_50 = getelementptr [128 x i8]* %text, i64 0, i64 50" [action_uppercase.cpp:55]   --->   Operation 211 'getelementptr' 'text_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%text_addr_51 = getelementptr [128 x i8]* %text, i64 0, i64 51" [action_uppercase.cpp:55]   --->   Operation 212 'getelementptr' 'text_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%text_addr_52 = getelementptr [128 x i8]* %text, i64 0, i64 52" [action_uppercase.cpp:55]   --->   Operation 213 'getelementptr' 'text_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%text_addr_53 = getelementptr [128 x i8]* %text, i64 0, i64 53" [action_uppercase.cpp:55]   --->   Operation 214 'getelementptr' 'text_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%text_addr_54 = getelementptr [128 x i8]* %text, i64 0, i64 54" [action_uppercase.cpp:55]   --->   Operation 215 'getelementptr' 'text_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%text_addr_55 = getelementptr [128 x i8]* %text, i64 0, i64 55" [action_uppercase.cpp:55]   --->   Operation 216 'getelementptr' 'text_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%text_addr_56 = getelementptr [128 x i8]* %text, i64 0, i64 56" [action_uppercase.cpp:55]   --->   Operation 217 'getelementptr' 'text_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%text_addr_57 = getelementptr [128 x i8]* %text, i64 0, i64 57" [action_uppercase.cpp:55]   --->   Operation 218 'getelementptr' 'text_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%text_addr_58 = getelementptr [128 x i8]* %text, i64 0, i64 58" [action_uppercase.cpp:55]   --->   Operation 219 'getelementptr' 'text_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%text_addr_59 = getelementptr [128 x i8]* %text, i64 0, i64 59" [action_uppercase.cpp:55]   --->   Operation 220 'getelementptr' 'text_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%text_addr_60 = getelementptr [128 x i8]* %text, i64 0, i64 60" [action_uppercase.cpp:55]   --->   Operation 221 'getelementptr' 'text_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%text_addr_61 = getelementptr [128 x i8]* %text, i64 0, i64 61" [action_uppercase.cpp:55]   --->   Operation 222 'getelementptr' 'text_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%text_addr_62 = getelementptr [128 x i8]* %text, i64 0, i64 62" [action_uppercase.cpp:55]   --->   Operation 223 'getelementptr' 'text_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%text_addr_63 = getelementptr [128 x i8]* %text, i64 0, i64 63" [action_uppercase.cpp:55]   --->   Operation 224 'getelementptr' 'text_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%text_addr_64 = getelementptr [128 x i8]* %text, i64 0, i64 64" [action_uppercase.cpp:55]   --->   Operation 225 'getelementptr' 'text_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%text_addr_65 = getelementptr [128 x i8]* %text, i64 0, i64 65" [action_uppercase.cpp:55]   --->   Operation 226 'getelementptr' 'text_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%text_addr_66 = getelementptr [128 x i8]* %text, i64 0, i64 66" [action_uppercase.cpp:55]   --->   Operation 227 'getelementptr' 'text_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%text_addr_67 = getelementptr [128 x i8]* %text, i64 0, i64 67" [action_uppercase.cpp:55]   --->   Operation 228 'getelementptr' 'text_addr_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%text_addr_68 = getelementptr [128 x i8]* %text, i64 0, i64 68" [action_uppercase.cpp:55]   --->   Operation 229 'getelementptr' 'text_addr_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%text_addr_69 = getelementptr [128 x i8]* %text, i64 0, i64 69" [action_uppercase.cpp:55]   --->   Operation 230 'getelementptr' 'text_addr_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%text_addr_70 = getelementptr [128 x i8]* %text, i64 0, i64 70" [action_uppercase.cpp:55]   --->   Operation 231 'getelementptr' 'text_addr_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%text_addr_71 = getelementptr [128 x i8]* %text, i64 0, i64 71" [action_uppercase.cpp:55]   --->   Operation 232 'getelementptr' 'text_addr_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%text_addr_72 = getelementptr [128 x i8]* %text, i64 0, i64 72" [action_uppercase.cpp:55]   --->   Operation 233 'getelementptr' 'text_addr_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%text_addr_73 = getelementptr [128 x i8]* %text, i64 0, i64 73" [action_uppercase.cpp:55]   --->   Operation 234 'getelementptr' 'text_addr_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%text_addr_74 = getelementptr [128 x i8]* %text, i64 0, i64 74" [action_uppercase.cpp:55]   --->   Operation 235 'getelementptr' 'text_addr_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%text_addr_75 = getelementptr [128 x i8]* %text, i64 0, i64 75" [action_uppercase.cpp:55]   --->   Operation 236 'getelementptr' 'text_addr_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%text_addr_76 = getelementptr [128 x i8]* %text, i64 0, i64 76" [action_uppercase.cpp:55]   --->   Operation 237 'getelementptr' 'text_addr_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%text_addr_77 = getelementptr [128 x i8]* %text, i64 0, i64 77" [action_uppercase.cpp:55]   --->   Operation 238 'getelementptr' 'text_addr_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%text_addr_78 = getelementptr [128 x i8]* %text, i64 0, i64 78" [action_uppercase.cpp:55]   --->   Operation 239 'getelementptr' 'text_addr_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%text_addr_79 = getelementptr [128 x i8]* %text, i64 0, i64 79" [action_uppercase.cpp:55]   --->   Operation 240 'getelementptr' 'text_addr_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%text_addr_80 = getelementptr [128 x i8]* %text, i64 0, i64 80" [action_uppercase.cpp:55]   --->   Operation 241 'getelementptr' 'text_addr_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%text_addr_81 = getelementptr [128 x i8]* %text, i64 0, i64 81" [action_uppercase.cpp:55]   --->   Operation 242 'getelementptr' 'text_addr_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%text_addr_82 = getelementptr [128 x i8]* %text, i64 0, i64 82" [action_uppercase.cpp:55]   --->   Operation 243 'getelementptr' 'text_addr_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%text_addr_83 = getelementptr [128 x i8]* %text, i64 0, i64 83" [action_uppercase.cpp:55]   --->   Operation 244 'getelementptr' 'text_addr_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%text_addr_84 = getelementptr [128 x i8]* %text, i64 0, i64 84" [action_uppercase.cpp:55]   --->   Operation 245 'getelementptr' 'text_addr_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%text_addr_85 = getelementptr [128 x i8]* %text, i64 0, i64 85" [action_uppercase.cpp:55]   --->   Operation 246 'getelementptr' 'text_addr_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%text_addr_86 = getelementptr [128 x i8]* %text, i64 0, i64 86" [action_uppercase.cpp:55]   --->   Operation 247 'getelementptr' 'text_addr_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%text_addr_87 = getelementptr [128 x i8]* %text, i64 0, i64 87" [action_uppercase.cpp:55]   --->   Operation 248 'getelementptr' 'text_addr_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%text_addr_88 = getelementptr [128 x i8]* %text, i64 0, i64 88" [action_uppercase.cpp:55]   --->   Operation 249 'getelementptr' 'text_addr_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%text_addr_89 = getelementptr [128 x i8]* %text, i64 0, i64 89" [action_uppercase.cpp:55]   --->   Operation 250 'getelementptr' 'text_addr_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%text_addr_90 = getelementptr [128 x i8]* %text, i64 0, i64 90" [action_uppercase.cpp:55]   --->   Operation 251 'getelementptr' 'text_addr_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%text_addr_91 = getelementptr [128 x i8]* %text, i64 0, i64 91" [action_uppercase.cpp:55]   --->   Operation 252 'getelementptr' 'text_addr_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%text_addr_92 = getelementptr [128 x i8]* %text, i64 0, i64 92" [action_uppercase.cpp:55]   --->   Operation 253 'getelementptr' 'text_addr_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%text_addr_93 = getelementptr [128 x i8]* %text, i64 0, i64 93" [action_uppercase.cpp:55]   --->   Operation 254 'getelementptr' 'text_addr_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%text_addr_94 = getelementptr [128 x i8]* %text, i64 0, i64 94" [action_uppercase.cpp:55]   --->   Operation 255 'getelementptr' 'text_addr_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%text_addr_95 = getelementptr [128 x i8]* %text, i64 0, i64 95" [action_uppercase.cpp:55]   --->   Operation 256 'getelementptr' 'text_addr_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%text_addr_96 = getelementptr [128 x i8]* %text, i64 0, i64 96" [action_uppercase.cpp:55]   --->   Operation 257 'getelementptr' 'text_addr_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%text_addr_97 = getelementptr [128 x i8]* %text, i64 0, i64 97" [action_uppercase.cpp:55]   --->   Operation 258 'getelementptr' 'text_addr_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%text_addr_98 = getelementptr [128 x i8]* %text, i64 0, i64 98" [action_uppercase.cpp:55]   --->   Operation 259 'getelementptr' 'text_addr_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%text_addr_99 = getelementptr [128 x i8]* %text, i64 0, i64 99" [action_uppercase.cpp:55]   --->   Operation 260 'getelementptr' 'text_addr_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%text_addr_100 = getelementptr [128 x i8]* %text, i64 0, i64 100" [action_uppercase.cpp:55]   --->   Operation 261 'getelementptr' 'text_addr_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%text_addr_101 = getelementptr [128 x i8]* %text, i64 0, i64 101" [action_uppercase.cpp:55]   --->   Operation 262 'getelementptr' 'text_addr_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%text_addr_102 = getelementptr [128 x i8]* %text, i64 0, i64 102" [action_uppercase.cpp:55]   --->   Operation 263 'getelementptr' 'text_addr_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%text_addr_103 = getelementptr [128 x i8]* %text, i64 0, i64 103" [action_uppercase.cpp:55]   --->   Operation 264 'getelementptr' 'text_addr_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%text_addr_104 = getelementptr [128 x i8]* %text, i64 0, i64 104" [action_uppercase.cpp:55]   --->   Operation 265 'getelementptr' 'text_addr_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%text_addr_105 = getelementptr [128 x i8]* %text, i64 0, i64 105" [action_uppercase.cpp:55]   --->   Operation 266 'getelementptr' 'text_addr_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%text_addr_106 = getelementptr [128 x i8]* %text, i64 0, i64 106" [action_uppercase.cpp:55]   --->   Operation 267 'getelementptr' 'text_addr_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%text_addr_107 = getelementptr [128 x i8]* %text, i64 0, i64 107" [action_uppercase.cpp:55]   --->   Operation 268 'getelementptr' 'text_addr_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%text_addr_108 = getelementptr [128 x i8]* %text, i64 0, i64 108" [action_uppercase.cpp:55]   --->   Operation 269 'getelementptr' 'text_addr_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%text_addr_109 = getelementptr [128 x i8]* %text, i64 0, i64 109" [action_uppercase.cpp:55]   --->   Operation 270 'getelementptr' 'text_addr_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%text_addr_110 = getelementptr [128 x i8]* %text, i64 0, i64 110" [action_uppercase.cpp:55]   --->   Operation 271 'getelementptr' 'text_addr_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%text_addr_111 = getelementptr [128 x i8]* %text, i64 0, i64 111" [action_uppercase.cpp:55]   --->   Operation 272 'getelementptr' 'text_addr_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%text_addr_112 = getelementptr [128 x i8]* %text, i64 0, i64 112" [action_uppercase.cpp:55]   --->   Operation 273 'getelementptr' 'text_addr_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%text_addr_113 = getelementptr [128 x i8]* %text, i64 0, i64 113" [action_uppercase.cpp:55]   --->   Operation 274 'getelementptr' 'text_addr_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%text_addr_114 = getelementptr [128 x i8]* %text, i64 0, i64 114" [action_uppercase.cpp:55]   --->   Operation 275 'getelementptr' 'text_addr_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%text_addr_115 = getelementptr [128 x i8]* %text, i64 0, i64 115" [action_uppercase.cpp:55]   --->   Operation 276 'getelementptr' 'text_addr_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%text_addr_116 = getelementptr [128 x i8]* %text, i64 0, i64 116" [action_uppercase.cpp:55]   --->   Operation 277 'getelementptr' 'text_addr_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%text_addr_117 = getelementptr [128 x i8]* %text, i64 0, i64 117" [action_uppercase.cpp:55]   --->   Operation 278 'getelementptr' 'text_addr_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%text_addr_118 = getelementptr [128 x i8]* %text, i64 0, i64 118" [action_uppercase.cpp:55]   --->   Operation 279 'getelementptr' 'text_addr_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%text_addr_119 = getelementptr [128 x i8]* %text, i64 0, i64 119" [action_uppercase.cpp:55]   --->   Operation 280 'getelementptr' 'text_addr_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%text_addr_120 = getelementptr [128 x i8]* %text, i64 0, i64 120" [action_uppercase.cpp:55]   --->   Operation 281 'getelementptr' 'text_addr_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%text_addr_121 = getelementptr [128 x i8]* %text, i64 0, i64 121" [action_uppercase.cpp:55]   --->   Operation 282 'getelementptr' 'text_addr_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%text_addr_122 = getelementptr [128 x i8]* %text, i64 0, i64 122" [action_uppercase.cpp:55]   --->   Operation 283 'getelementptr' 'text_addr_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%text_addr_123 = getelementptr [128 x i8]* %text, i64 0, i64 123" [action_uppercase.cpp:55]   --->   Operation 284 'getelementptr' 'text_addr_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%text_addr_124 = getelementptr [128 x i8]* %text, i64 0, i64 124" [action_uppercase.cpp:55]   --->   Operation 285 'getelementptr' 'text_addr_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%text_addr_125 = getelementptr [128 x i8]* %text, i64 0, i64 125" [action_uppercase.cpp:55]   --->   Operation 286 'getelementptr' 'text_addr_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%text_addr_126 = getelementptr [128 x i8]* %text, i64 0, i64 126" [action_uppercase.cpp:55]   --->   Operation 287 'getelementptr' 'text_addr_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%text_addr_127 = getelementptr [128 x i8]* %text, i64 0, i64 127" [action_uppercase.cpp:55]   --->   Operation 288 'getelementptr' 'text_addr_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.60ns)   --->   "br label %1" [action_uppercase.cpp:46]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%size_0 = phi i32 [ %act_reg_Data_in_size_1, %0 ], [ %size, %main_loop_end ]"   --->   Operation 290 'phi' 'size_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%i_idx_0 = phi i64 [ %i_idx_1, %0 ], [ %i_idx_2, %main_loop_end ]"   --->   Operation 291 'phi' 'i_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%o_idx_0 = phi i64 [ %o_idx_1, %0 ], [ %o_idx_2, %main_loop_end ]"   --->   Operation 292 'phi' 'o_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp eq i32 %size_0, 0" [action_uppercase.cpp:46]   --->   Operation 293 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %5, label %main_loop_begin" [action_uppercase.cpp:46]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.84ns)   --->   "%add_ln55 = add i64 %din_gmem_V_offset_ca, %i_idx_0" [action_uppercase.cpp:55]   --->   Operation 295 'add' 'add_ln55' <Predicate = (!icmp_ln46)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 296 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%dout_gmem_V_addr = getelementptr i1024* %din_gmem_V, i64 %add_ln55" [action_uppercase.cpp:55]   --->   Operation 297 'getelementptr' 'dout_gmem_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [7/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 298 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 299 [6/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 299 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 300 [5/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 300 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 301 [4/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 301 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 302 [3/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 302 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 303 [2/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 303 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 304 [1/7] (4.37ns)   --->   "%dout_gmem_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i1024P(i1024* %dout_gmem_V_addr, i32 1)" [action_uppercase.cpp:55]   --->   Operation 304 'readreq' 'dout_gmem_V_load_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 305 [1/1] (4.37ns)   --->   "%dout_gmem_V_addr_rea = call i1024 @_ssdm_op_Read.m_axi.i1024P(i1024* %dout_gmem_V_addr)" [action_uppercase.cpp:55]   --->   Operation 305 'read' 'dout_gmem_V_addr_rea' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i1024 %dout_gmem_V_addr_rea to i8" [action_uppercase.cpp:55]   --->   Operation 306 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 8, i32 15)" [action_uppercase.cpp:55]   --->   Operation 307 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 16, i32 23)" [action_uppercase.cpp:55]   --->   Operation 308 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 24, i32 31)" [action_uppercase.cpp:55]   --->   Operation 309 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 32, i32 39)" [action_uppercase.cpp:55]   --->   Operation 310 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 40, i32 47)" [action_uppercase.cpp:55]   --->   Operation 311 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 48, i32 55)" [action_uppercase.cpp:55]   --->   Operation 312 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 56, i32 63)" [action_uppercase.cpp:55]   --->   Operation 313 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 64, i32 71)" [action_uppercase.cpp:55]   --->   Operation 314 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 72, i32 79)" [action_uppercase.cpp:55]   --->   Operation 315 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 80, i32 87)" [action_uppercase.cpp:55]   --->   Operation 316 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 88, i32 95)" [action_uppercase.cpp:55]   --->   Operation 317 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 96, i32 103)" [action_uppercase.cpp:55]   --->   Operation 318 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 104, i32 111)" [action_uppercase.cpp:55]   --->   Operation 319 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 112, i32 119)" [action_uppercase.cpp:55]   --->   Operation 320 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 120, i32 127)" [action_uppercase.cpp:55]   --->   Operation 321 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 128, i32 135)" [action_uppercase.cpp:55]   --->   Operation 322 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 136, i32 143)" [action_uppercase.cpp:55]   --->   Operation 323 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 144, i32 151)" [action_uppercase.cpp:55]   --->   Operation 324 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 152, i32 159)" [action_uppercase.cpp:55]   --->   Operation 325 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 160, i32 167)" [action_uppercase.cpp:55]   --->   Operation 326 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 168, i32 175)" [action_uppercase.cpp:55]   --->   Operation 327 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 176, i32 183)" [action_uppercase.cpp:55]   --->   Operation 328 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 184, i32 191)" [action_uppercase.cpp:55]   --->   Operation 329 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 192, i32 199)" [action_uppercase.cpp:55]   --->   Operation 330 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 200, i32 207)" [action_uppercase.cpp:55]   --->   Operation 331 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 208, i32 215)" [action_uppercase.cpp:55]   --->   Operation 332 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 216, i32 223)" [action_uppercase.cpp:55]   --->   Operation 333 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 224, i32 231)" [action_uppercase.cpp:55]   --->   Operation 334 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 232, i32 239)" [action_uppercase.cpp:55]   --->   Operation 335 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 240, i32 247)" [action_uppercase.cpp:55]   --->   Operation 336 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 248, i32 255)" [action_uppercase.cpp:55]   --->   Operation 337 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 256, i32 263)" [action_uppercase.cpp:55]   --->   Operation 338 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 264, i32 271)" [action_uppercase.cpp:55]   --->   Operation 339 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 272, i32 279)" [action_uppercase.cpp:55]   --->   Operation 340 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 280, i32 287)" [action_uppercase.cpp:55]   --->   Operation 341 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 288, i32 295)" [action_uppercase.cpp:55]   --->   Operation 342 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 296, i32 303)" [action_uppercase.cpp:55]   --->   Operation 343 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 304, i32 311)" [action_uppercase.cpp:55]   --->   Operation 344 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 312, i32 319)" [action_uppercase.cpp:55]   --->   Operation 345 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 320, i32 327)" [action_uppercase.cpp:55]   --->   Operation 346 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 328, i32 335)" [action_uppercase.cpp:55]   --->   Operation 347 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 336, i32 343)" [action_uppercase.cpp:55]   --->   Operation 348 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 344, i32 351)" [action_uppercase.cpp:55]   --->   Operation 349 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 352, i32 359)" [action_uppercase.cpp:55]   --->   Operation 350 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 360, i32 367)" [action_uppercase.cpp:55]   --->   Operation 351 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 368, i32 375)" [action_uppercase.cpp:55]   --->   Operation 352 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_46 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 376, i32 383)" [action_uppercase.cpp:55]   --->   Operation 353 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 384, i32 391)" [action_uppercase.cpp:55]   --->   Operation 354 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 392, i32 399)" [action_uppercase.cpp:55]   --->   Operation 355 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 400, i32 407)" [action_uppercase.cpp:55]   --->   Operation 356 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 408, i32 415)" [action_uppercase.cpp:55]   --->   Operation 357 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 416, i32 423)" [action_uppercase.cpp:55]   --->   Operation 358 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 424, i32 431)" [action_uppercase.cpp:55]   --->   Operation 359 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 432, i32 439)" [action_uppercase.cpp:55]   --->   Operation 360 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 440, i32 447)" [action_uppercase.cpp:55]   --->   Operation 361 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 448, i32 455)" [action_uppercase.cpp:55]   --->   Operation 362 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 456, i32 463)" [action_uppercase.cpp:55]   --->   Operation 363 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 464, i32 471)" [action_uppercase.cpp:55]   --->   Operation 364 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 472, i32 479)" [action_uppercase.cpp:55]   --->   Operation 365 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 480, i32 487)" [action_uppercase.cpp:55]   --->   Operation 366 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 488, i32 495)" [action_uppercase.cpp:55]   --->   Operation 367 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 496, i32 503)" [action_uppercase.cpp:55]   --->   Operation 368 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 504, i32 511)" [action_uppercase.cpp:55]   --->   Operation 369 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 512, i32 519)" [action_uppercase.cpp:55]   --->   Operation 370 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 520, i32 527)" [action_uppercase.cpp:55]   --->   Operation 371 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 528, i32 535)" [action_uppercase.cpp:55]   --->   Operation 372 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 536, i32 543)" [action_uppercase.cpp:55]   --->   Operation 373 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 544, i32 551)" [action_uppercase.cpp:55]   --->   Operation 374 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 552, i32 559)" [action_uppercase.cpp:55]   --->   Operation 375 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 560, i32 567)" [action_uppercase.cpp:55]   --->   Operation 376 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 568, i32 575)" [action_uppercase.cpp:55]   --->   Operation 377 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 576, i32 583)" [action_uppercase.cpp:55]   --->   Operation 378 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 584, i32 591)" [action_uppercase.cpp:55]   --->   Operation 379 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 592, i32 599)" [action_uppercase.cpp:55]   --->   Operation 380 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 600, i32 607)" [action_uppercase.cpp:55]   --->   Operation 381 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 608, i32 615)" [action_uppercase.cpp:55]   --->   Operation 382 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 616, i32 623)" [action_uppercase.cpp:55]   --->   Operation 383 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 624, i32 631)" [action_uppercase.cpp:55]   --->   Operation 384 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 632, i32 639)" [action_uppercase.cpp:55]   --->   Operation 385 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 640, i32 647)" [action_uppercase.cpp:55]   --->   Operation 386 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 648, i32 655)" [action_uppercase.cpp:55]   --->   Operation 387 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 656, i32 663)" [action_uppercase.cpp:55]   --->   Operation 388 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 664, i32 671)" [action_uppercase.cpp:55]   --->   Operation 389 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 672, i32 679)" [action_uppercase.cpp:55]   --->   Operation 390 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 680, i32 687)" [action_uppercase.cpp:55]   --->   Operation 391 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 688, i32 695)" [action_uppercase.cpp:55]   --->   Operation 392 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 696, i32 703)" [action_uppercase.cpp:55]   --->   Operation 393 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 704, i32 711)" [action_uppercase.cpp:55]   --->   Operation 394 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 712, i32 719)" [action_uppercase.cpp:55]   --->   Operation 395 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 720, i32 727)" [action_uppercase.cpp:55]   --->   Operation 396 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_90 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 728, i32 735)" [action_uppercase.cpp:55]   --->   Operation 397 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 736, i32 743)" [action_uppercase.cpp:55]   --->   Operation 398 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 744, i32 751)" [action_uppercase.cpp:55]   --->   Operation 399 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_93 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 752, i32 759)" [action_uppercase.cpp:55]   --->   Operation 400 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 760, i32 767)" [action_uppercase.cpp:55]   --->   Operation 401 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 768, i32 775)" [action_uppercase.cpp:55]   --->   Operation 402 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 776, i32 783)" [action_uppercase.cpp:55]   --->   Operation 403 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 784, i32 791)" [action_uppercase.cpp:55]   --->   Operation 404 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 792, i32 799)" [action_uppercase.cpp:55]   --->   Operation 405 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 800, i32 807)" [action_uppercase.cpp:55]   --->   Operation 406 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 808, i32 815)" [action_uppercase.cpp:55]   --->   Operation 407 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_101 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 816, i32 823)" [action_uppercase.cpp:55]   --->   Operation 408 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 824, i32 831)" [action_uppercase.cpp:55]   --->   Operation 409 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 832, i32 839)" [action_uppercase.cpp:55]   --->   Operation 410 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 840, i32 847)" [action_uppercase.cpp:55]   --->   Operation 411 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 848, i32 855)" [action_uppercase.cpp:55]   --->   Operation 412 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 856, i32 863)" [action_uppercase.cpp:55]   --->   Operation 413 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 864, i32 871)" [action_uppercase.cpp:55]   --->   Operation 414 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 872, i32 879)" [action_uppercase.cpp:55]   --->   Operation 415 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 880, i32 887)" [action_uppercase.cpp:55]   --->   Operation 416 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 888, i32 895)" [action_uppercase.cpp:55]   --->   Operation 417 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 896, i32 903)" [action_uppercase.cpp:55]   --->   Operation 418 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 904, i32 911)" [action_uppercase.cpp:55]   --->   Operation 419 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 912, i32 919)" [action_uppercase.cpp:55]   --->   Operation 420 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 920, i32 927)" [action_uppercase.cpp:55]   --->   Operation 421 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 928, i32 935)" [action_uppercase.cpp:55]   --->   Operation 422 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 936, i32 943)" [action_uppercase.cpp:55]   --->   Operation 423 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 944, i32 951)" [action_uppercase.cpp:55]   --->   Operation 424 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 952, i32 959)" [action_uppercase.cpp:55]   --->   Operation 425 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 960, i32 967)" [action_uppercase.cpp:55]   --->   Operation 426 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 968, i32 975)" [action_uppercase.cpp:55]   --->   Operation 427 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 976, i32 983)" [action_uppercase.cpp:55]   --->   Operation 428 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 984, i32 991)" [action_uppercase.cpp:55]   --->   Operation 429 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_123 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 992, i32 999)" [action_uppercase.cpp:55]   --->   Operation 430 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 1000, i32 1007)" [action_uppercase.cpp:55]   --->   Operation 431 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 1008, i32 1015)" [action_uppercase.cpp:55]   --->   Operation 432 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32(i1024 %dout_gmem_V_addr_rea, i32 1016, i32 1023)" [action_uppercase.cpp:55]   --->   Operation 433 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 434 [1/1] (1.15ns)   --->   "store i8 %trunc_ln55, i8* %text_addr, align 16" [action_uppercase.cpp:55]   --->   Operation 434 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_11 : Operation 435 [1/1] (1.15ns)   --->   "store i8 %tmp_1, i8* %text_addr_1, align 1" [action_uppercase.cpp:55]   --->   Operation 435 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 436 [1/1] (1.15ns)   --->   "store i8 %tmp_2, i8* %text_addr_2, align 2" [action_uppercase.cpp:55]   --->   Operation 436 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 437 [1/1] (1.15ns)   --->   "store i8 %tmp_3, i8* %text_addr_3, align 1" [action_uppercase.cpp:55]   --->   Operation 437 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 13 <SV = 12> <Delay = 1.15>
ST_13 : Operation 438 [1/1] (1.15ns)   --->   "store i8 %tmp_4, i8* %text_addr_4, align 4" [action_uppercase.cpp:55]   --->   Operation 438 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_13 : Operation 439 [1/1] (1.15ns)   --->   "store i8 %tmp_5, i8* %text_addr_5, align 1" [action_uppercase.cpp:55]   --->   Operation 439 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 440 [1/1] (1.15ns)   --->   "store i8 %tmp_6, i8* %text_addr_6, align 2" [action_uppercase.cpp:55]   --->   Operation 440 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_14 : Operation 441 [1/1] (1.15ns)   --->   "store i8 %tmp_7, i8* %text_addr_7, align 1" [action_uppercase.cpp:55]   --->   Operation 441 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 442 [1/1] (1.15ns)   --->   "store i8 %tmp_8, i8* %text_addr_8, align 8" [action_uppercase.cpp:55]   --->   Operation 442 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_15 : Operation 443 [1/1] (1.15ns)   --->   "store i8 %tmp_9, i8* %text_addr_9, align 1" [action_uppercase.cpp:55]   --->   Operation 443 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 16 <SV = 15> <Delay = 1.15>
ST_16 : Operation 444 [1/1] (1.15ns)   --->   "store i8 %tmp_s, i8* %text_addr_10, align 2" [action_uppercase.cpp:55]   --->   Operation 444 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 445 [1/1] (1.15ns)   --->   "store i8 %tmp_10, i8* %text_addr_11, align 1" [action_uppercase.cpp:55]   --->   Operation 445 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 1.15>
ST_17 : Operation 446 [1/1] (1.15ns)   --->   "store i8 %tmp_11, i8* %text_addr_12, align 4" [action_uppercase.cpp:55]   --->   Operation 446 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 447 [1/1] (1.15ns)   --->   "store i8 %tmp_12, i8* %text_addr_13, align 1" [action_uppercase.cpp:55]   --->   Operation 447 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 448 [1/1] (1.15ns)   --->   "store i8 %tmp_13, i8* %text_addr_14, align 2" [action_uppercase.cpp:55]   --->   Operation 448 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_18 : Operation 449 [1/1] (1.15ns)   --->   "store i8 %tmp_14, i8* %text_addr_15, align 1" [action_uppercase.cpp:55]   --->   Operation 449 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 19 <SV = 18> <Delay = 1.15>
ST_19 : Operation 450 [1/1] (1.15ns)   --->   "store i8 %tmp_15, i8* %text_addr_16, align 16" [action_uppercase.cpp:55]   --->   Operation 450 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_19 : Operation 451 [1/1] (1.15ns)   --->   "store i8 %tmp_16, i8* %text_addr_17, align 1" [action_uppercase.cpp:55]   --->   Operation 451 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 20 <SV = 19> <Delay = 1.15>
ST_20 : Operation 452 [1/1] (1.15ns)   --->   "store i8 %tmp_17, i8* %text_addr_18, align 2" [action_uppercase.cpp:55]   --->   Operation 452 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_20 : Operation 453 [1/1] (1.15ns)   --->   "store i8 %tmp_18, i8* %text_addr_19, align 1" [action_uppercase.cpp:55]   --->   Operation 453 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 21 <SV = 20> <Delay = 1.15>
ST_21 : Operation 454 [1/1] (1.15ns)   --->   "store i8 %tmp_19, i8* %text_addr_20, align 4" [action_uppercase.cpp:55]   --->   Operation 454 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_21 : Operation 455 [1/1] (1.15ns)   --->   "store i8 %tmp_20, i8* %text_addr_21, align 1" [action_uppercase.cpp:55]   --->   Operation 455 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 22 <SV = 21> <Delay = 1.15>
ST_22 : Operation 456 [1/1] (1.15ns)   --->   "store i8 %tmp_21, i8* %text_addr_22, align 2" [action_uppercase.cpp:55]   --->   Operation 456 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_22 : Operation 457 [1/1] (1.15ns)   --->   "store i8 %tmp_22, i8* %text_addr_23, align 1" [action_uppercase.cpp:55]   --->   Operation 457 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 23 <SV = 22> <Delay = 1.15>
ST_23 : Operation 458 [1/1] (1.15ns)   --->   "store i8 %tmp_23, i8* %text_addr_24, align 8" [action_uppercase.cpp:55]   --->   Operation 458 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_23 : Operation 459 [1/1] (1.15ns)   --->   "store i8 %tmp_24, i8* %text_addr_25, align 1" [action_uppercase.cpp:55]   --->   Operation 459 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 24 <SV = 23> <Delay = 1.15>
ST_24 : Operation 460 [1/1] (1.15ns)   --->   "store i8 %tmp_25, i8* %text_addr_26, align 2" [action_uppercase.cpp:55]   --->   Operation 460 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_24 : Operation 461 [1/1] (1.15ns)   --->   "store i8 %tmp_26, i8* %text_addr_27, align 1" [action_uppercase.cpp:55]   --->   Operation 461 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 25 <SV = 24> <Delay = 1.15>
ST_25 : Operation 462 [1/1] (1.15ns)   --->   "store i8 %tmp_27, i8* %text_addr_28, align 4" [action_uppercase.cpp:55]   --->   Operation 462 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_25 : Operation 463 [1/1] (1.15ns)   --->   "store i8 %tmp_28, i8* %text_addr_29, align 1" [action_uppercase.cpp:55]   --->   Operation 463 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 26 <SV = 25> <Delay = 1.15>
ST_26 : Operation 464 [1/1] (1.15ns)   --->   "store i8 %tmp_29, i8* %text_addr_30, align 2" [action_uppercase.cpp:55]   --->   Operation 464 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_26 : Operation 465 [1/1] (1.15ns)   --->   "store i8 %tmp_30, i8* %text_addr_31, align 1" [action_uppercase.cpp:55]   --->   Operation 465 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 27 <SV = 26> <Delay = 1.15>
ST_27 : Operation 466 [1/1] (1.15ns)   --->   "store i8 %tmp_31, i8* %text_addr_32, align 16" [action_uppercase.cpp:55]   --->   Operation 466 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_27 : Operation 467 [1/1] (1.15ns)   --->   "store i8 %tmp_32, i8* %text_addr_33, align 1" [action_uppercase.cpp:55]   --->   Operation 467 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 28 <SV = 27> <Delay = 1.15>
ST_28 : Operation 468 [1/1] (1.15ns)   --->   "store i8 %tmp_33, i8* %text_addr_34, align 2" [action_uppercase.cpp:55]   --->   Operation 468 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_28 : Operation 469 [1/1] (1.15ns)   --->   "store i8 %tmp_34, i8* %text_addr_35, align 1" [action_uppercase.cpp:55]   --->   Operation 469 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 29 <SV = 28> <Delay = 1.15>
ST_29 : Operation 470 [1/1] (1.15ns)   --->   "store i8 %tmp_35, i8* %text_addr_36, align 4" [action_uppercase.cpp:55]   --->   Operation 470 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_29 : Operation 471 [1/1] (1.15ns)   --->   "store i8 %tmp_36, i8* %text_addr_37, align 1" [action_uppercase.cpp:55]   --->   Operation 471 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 30 <SV = 29> <Delay = 1.15>
ST_30 : Operation 472 [1/1] (1.15ns)   --->   "store i8 %tmp_37, i8* %text_addr_38, align 2" [action_uppercase.cpp:55]   --->   Operation 472 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_30 : Operation 473 [1/1] (1.15ns)   --->   "store i8 %tmp_38, i8* %text_addr_39, align 1" [action_uppercase.cpp:55]   --->   Operation 473 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 31 <SV = 30> <Delay = 1.15>
ST_31 : Operation 474 [1/1] (1.15ns)   --->   "store i8 %tmp_39, i8* %text_addr_40, align 8" [action_uppercase.cpp:55]   --->   Operation 474 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_31 : Operation 475 [1/1] (1.15ns)   --->   "store i8 %tmp_40, i8* %text_addr_41, align 1" [action_uppercase.cpp:55]   --->   Operation 475 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 32 <SV = 31> <Delay = 1.15>
ST_32 : Operation 476 [1/1] (1.15ns)   --->   "store i8 %tmp_41, i8* %text_addr_42, align 2" [action_uppercase.cpp:55]   --->   Operation 476 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_32 : Operation 477 [1/1] (1.15ns)   --->   "store i8 %tmp_42, i8* %text_addr_43, align 1" [action_uppercase.cpp:55]   --->   Operation 477 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 33 <SV = 32> <Delay = 1.15>
ST_33 : Operation 478 [1/1] (1.15ns)   --->   "store i8 %tmp_43, i8* %text_addr_44, align 4" [action_uppercase.cpp:55]   --->   Operation 478 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_33 : Operation 479 [1/1] (1.15ns)   --->   "store i8 %tmp_44, i8* %text_addr_45, align 1" [action_uppercase.cpp:55]   --->   Operation 479 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 34 <SV = 33> <Delay = 1.15>
ST_34 : Operation 480 [1/1] (1.15ns)   --->   "store i8 %tmp_45, i8* %text_addr_46, align 2" [action_uppercase.cpp:55]   --->   Operation 480 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_34 : Operation 481 [1/1] (1.15ns)   --->   "store i8 %tmp_46, i8* %text_addr_47, align 1" [action_uppercase.cpp:55]   --->   Operation 481 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 35 <SV = 34> <Delay = 1.15>
ST_35 : Operation 482 [1/1] (1.15ns)   --->   "store i8 %tmp_47, i8* %text_addr_48, align 16" [action_uppercase.cpp:55]   --->   Operation 482 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_35 : Operation 483 [1/1] (1.15ns)   --->   "store i8 %tmp_48, i8* %text_addr_49, align 1" [action_uppercase.cpp:55]   --->   Operation 483 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 36 <SV = 35> <Delay = 1.15>
ST_36 : Operation 484 [1/1] (1.15ns)   --->   "store i8 %tmp_49, i8* %text_addr_50, align 2" [action_uppercase.cpp:55]   --->   Operation 484 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_36 : Operation 485 [1/1] (1.15ns)   --->   "store i8 %tmp_50, i8* %text_addr_51, align 1" [action_uppercase.cpp:55]   --->   Operation 485 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 37 <SV = 36> <Delay = 1.15>
ST_37 : Operation 486 [1/1] (1.15ns)   --->   "store i8 %tmp_51, i8* %text_addr_52, align 4" [action_uppercase.cpp:55]   --->   Operation 486 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_37 : Operation 487 [1/1] (1.15ns)   --->   "store i8 %tmp_52, i8* %text_addr_53, align 1" [action_uppercase.cpp:55]   --->   Operation 487 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 38 <SV = 37> <Delay = 1.15>
ST_38 : Operation 488 [1/1] (1.15ns)   --->   "store i8 %tmp_53, i8* %text_addr_54, align 2" [action_uppercase.cpp:55]   --->   Operation 488 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_38 : Operation 489 [1/1] (1.15ns)   --->   "store i8 %tmp_54, i8* %text_addr_55, align 1" [action_uppercase.cpp:55]   --->   Operation 489 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 39 <SV = 38> <Delay = 1.15>
ST_39 : Operation 490 [1/1] (1.15ns)   --->   "store i8 %tmp_55, i8* %text_addr_56, align 8" [action_uppercase.cpp:55]   --->   Operation 490 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_39 : Operation 491 [1/1] (1.15ns)   --->   "store i8 %tmp_56, i8* %text_addr_57, align 1" [action_uppercase.cpp:55]   --->   Operation 491 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 40 <SV = 39> <Delay = 1.15>
ST_40 : Operation 492 [1/1] (1.15ns)   --->   "store i8 %tmp_57, i8* %text_addr_58, align 2" [action_uppercase.cpp:55]   --->   Operation 492 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_40 : Operation 493 [1/1] (1.15ns)   --->   "store i8 %tmp_58, i8* %text_addr_59, align 1" [action_uppercase.cpp:55]   --->   Operation 493 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 41 <SV = 40> <Delay = 1.15>
ST_41 : Operation 494 [1/1] (1.15ns)   --->   "store i8 %tmp_59, i8* %text_addr_60, align 4" [action_uppercase.cpp:55]   --->   Operation 494 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_41 : Operation 495 [1/1] (1.15ns)   --->   "store i8 %tmp_60, i8* %text_addr_61, align 1" [action_uppercase.cpp:55]   --->   Operation 495 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 42 <SV = 41> <Delay = 1.15>
ST_42 : Operation 496 [1/1] (1.15ns)   --->   "store i8 %tmp_61, i8* %text_addr_62, align 2" [action_uppercase.cpp:55]   --->   Operation 496 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_42 : Operation 497 [1/1] (1.15ns)   --->   "store i8 %tmp_62, i8* %text_addr_63, align 1" [action_uppercase.cpp:55]   --->   Operation 497 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 43 <SV = 42> <Delay = 1.15>
ST_43 : Operation 498 [1/1] (1.15ns)   --->   "store i8 %tmp_63, i8* %text_addr_64, align 16" [action_uppercase.cpp:55]   --->   Operation 498 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_43 : Operation 499 [1/1] (1.15ns)   --->   "store i8 %tmp_64, i8* %text_addr_65, align 1" [action_uppercase.cpp:55]   --->   Operation 499 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 44 <SV = 43> <Delay = 1.15>
ST_44 : Operation 500 [1/1] (1.15ns)   --->   "store i8 %tmp_65, i8* %text_addr_66, align 2" [action_uppercase.cpp:55]   --->   Operation 500 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_44 : Operation 501 [1/1] (1.15ns)   --->   "store i8 %tmp_66, i8* %text_addr_67, align 1" [action_uppercase.cpp:55]   --->   Operation 501 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 45 <SV = 44> <Delay = 1.15>
ST_45 : Operation 502 [1/1] (1.15ns)   --->   "store i8 %tmp_67, i8* %text_addr_68, align 4" [action_uppercase.cpp:55]   --->   Operation 502 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_45 : Operation 503 [1/1] (1.15ns)   --->   "store i8 %tmp_68, i8* %text_addr_69, align 1" [action_uppercase.cpp:55]   --->   Operation 503 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 46 <SV = 45> <Delay = 1.15>
ST_46 : Operation 504 [1/1] (1.15ns)   --->   "store i8 %tmp_69, i8* %text_addr_70, align 2" [action_uppercase.cpp:55]   --->   Operation 504 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_46 : Operation 505 [1/1] (1.15ns)   --->   "store i8 %tmp_70, i8* %text_addr_71, align 1" [action_uppercase.cpp:55]   --->   Operation 505 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 47 <SV = 46> <Delay = 1.15>
ST_47 : Operation 506 [1/1] (1.15ns)   --->   "store i8 %tmp_71, i8* %text_addr_72, align 8" [action_uppercase.cpp:55]   --->   Operation 506 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_47 : Operation 507 [1/1] (1.15ns)   --->   "store i8 %tmp_72, i8* %text_addr_73, align 1" [action_uppercase.cpp:55]   --->   Operation 507 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 48 <SV = 47> <Delay = 1.15>
ST_48 : Operation 508 [1/1] (1.15ns)   --->   "store i8 %tmp_73, i8* %text_addr_74, align 2" [action_uppercase.cpp:55]   --->   Operation 508 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_48 : Operation 509 [1/1] (1.15ns)   --->   "store i8 %tmp_74, i8* %text_addr_75, align 1" [action_uppercase.cpp:55]   --->   Operation 509 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 49 <SV = 48> <Delay = 1.15>
ST_49 : Operation 510 [1/1] (1.15ns)   --->   "store i8 %tmp_75, i8* %text_addr_76, align 4" [action_uppercase.cpp:55]   --->   Operation 510 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_49 : Operation 511 [1/1] (1.15ns)   --->   "store i8 %tmp_76, i8* %text_addr_77, align 1" [action_uppercase.cpp:55]   --->   Operation 511 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 50 <SV = 49> <Delay = 1.15>
ST_50 : Operation 512 [1/1] (1.15ns)   --->   "store i8 %tmp_77, i8* %text_addr_78, align 2" [action_uppercase.cpp:55]   --->   Operation 512 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_50 : Operation 513 [1/1] (1.15ns)   --->   "store i8 %tmp_78, i8* %text_addr_79, align 1" [action_uppercase.cpp:55]   --->   Operation 513 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 51 <SV = 50> <Delay = 1.15>
ST_51 : Operation 514 [1/1] (1.15ns)   --->   "store i8 %tmp_79, i8* %text_addr_80, align 16" [action_uppercase.cpp:55]   --->   Operation 514 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_51 : Operation 515 [1/1] (1.15ns)   --->   "store i8 %tmp_80, i8* %text_addr_81, align 1" [action_uppercase.cpp:55]   --->   Operation 515 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 52 <SV = 51> <Delay = 1.15>
ST_52 : Operation 516 [1/1] (1.15ns)   --->   "store i8 %tmp_81, i8* %text_addr_82, align 2" [action_uppercase.cpp:55]   --->   Operation 516 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_52 : Operation 517 [1/1] (1.15ns)   --->   "store i8 %tmp_82, i8* %text_addr_83, align 1" [action_uppercase.cpp:55]   --->   Operation 517 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 53 <SV = 52> <Delay = 1.15>
ST_53 : Operation 518 [1/1] (1.15ns)   --->   "store i8 %tmp_83, i8* %text_addr_84, align 4" [action_uppercase.cpp:55]   --->   Operation 518 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_53 : Operation 519 [1/1] (1.15ns)   --->   "store i8 %tmp_84, i8* %text_addr_85, align 1" [action_uppercase.cpp:55]   --->   Operation 519 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 54 <SV = 53> <Delay = 1.15>
ST_54 : Operation 520 [1/1] (1.15ns)   --->   "store i8 %tmp_85, i8* %text_addr_86, align 2" [action_uppercase.cpp:55]   --->   Operation 520 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_54 : Operation 521 [1/1] (1.15ns)   --->   "store i8 %tmp_86, i8* %text_addr_87, align 1" [action_uppercase.cpp:55]   --->   Operation 521 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 55 <SV = 54> <Delay = 1.15>
ST_55 : Operation 522 [1/1] (1.15ns)   --->   "store i8 %tmp_87, i8* %text_addr_88, align 8" [action_uppercase.cpp:55]   --->   Operation 522 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_55 : Operation 523 [1/1] (1.15ns)   --->   "store i8 %tmp_88, i8* %text_addr_89, align 1" [action_uppercase.cpp:55]   --->   Operation 523 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 56 <SV = 55> <Delay = 1.15>
ST_56 : Operation 524 [1/1] (1.15ns)   --->   "store i8 %tmp_89, i8* %text_addr_90, align 2" [action_uppercase.cpp:55]   --->   Operation 524 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_56 : Operation 525 [1/1] (1.15ns)   --->   "store i8 %tmp_90, i8* %text_addr_91, align 1" [action_uppercase.cpp:55]   --->   Operation 525 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 57 <SV = 56> <Delay = 1.15>
ST_57 : Operation 526 [1/1] (1.15ns)   --->   "store i8 %tmp_91, i8* %text_addr_92, align 4" [action_uppercase.cpp:55]   --->   Operation 526 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_57 : Operation 527 [1/1] (1.15ns)   --->   "store i8 %tmp_92, i8* %text_addr_93, align 1" [action_uppercase.cpp:55]   --->   Operation 527 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 58 <SV = 57> <Delay = 1.15>
ST_58 : Operation 528 [1/1] (1.15ns)   --->   "store i8 %tmp_93, i8* %text_addr_94, align 2" [action_uppercase.cpp:55]   --->   Operation 528 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_58 : Operation 529 [1/1] (1.15ns)   --->   "store i8 %tmp_94, i8* %text_addr_95, align 1" [action_uppercase.cpp:55]   --->   Operation 529 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 59 <SV = 58> <Delay = 1.15>
ST_59 : Operation 530 [1/1] (1.15ns)   --->   "store i8 %tmp_95, i8* %text_addr_96, align 16" [action_uppercase.cpp:55]   --->   Operation 530 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_59 : Operation 531 [1/1] (1.15ns)   --->   "store i8 %tmp_96, i8* %text_addr_97, align 1" [action_uppercase.cpp:55]   --->   Operation 531 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 60 <SV = 59> <Delay = 1.15>
ST_60 : Operation 532 [1/1] (1.15ns)   --->   "store i8 %tmp_97, i8* %text_addr_98, align 2" [action_uppercase.cpp:55]   --->   Operation 532 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_60 : Operation 533 [1/1] (1.15ns)   --->   "store i8 %tmp_98, i8* %text_addr_99, align 1" [action_uppercase.cpp:55]   --->   Operation 533 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 61 <SV = 60> <Delay = 1.15>
ST_61 : Operation 534 [1/1] (1.15ns)   --->   "store i8 %tmp_99, i8* %text_addr_100, align 4" [action_uppercase.cpp:55]   --->   Operation 534 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_61 : Operation 535 [1/1] (1.15ns)   --->   "store i8 %tmp_100, i8* %text_addr_101, align 1" [action_uppercase.cpp:55]   --->   Operation 535 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 62 <SV = 61> <Delay = 1.15>
ST_62 : Operation 536 [1/1] (1.15ns)   --->   "store i8 %tmp_101, i8* %text_addr_102, align 2" [action_uppercase.cpp:55]   --->   Operation 536 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_62 : Operation 537 [1/1] (1.15ns)   --->   "store i8 %tmp_102, i8* %text_addr_103, align 1" [action_uppercase.cpp:55]   --->   Operation 537 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 63 <SV = 62> <Delay = 1.15>
ST_63 : Operation 538 [1/1] (1.15ns)   --->   "store i8 %tmp_103, i8* %text_addr_104, align 8" [action_uppercase.cpp:55]   --->   Operation 538 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_63 : Operation 539 [1/1] (1.15ns)   --->   "store i8 %tmp_104, i8* %text_addr_105, align 1" [action_uppercase.cpp:55]   --->   Operation 539 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 64 <SV = 63> <Delay = 1.15>
ST_64 : Operation 540 [1/1] (1.15ns)   --->   "store i8 %tmp_105, i8* %text_addr_106, align 2" [action_uppercase.cpp:55]   --->   Operation 540 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_64 : Operation 541 [1/1] (1.15ns)   --->   "store i8 %tmp_106, i8* %text_addr_107, align 1" [action_uppercase.cpp:55]   --->   Operation 541 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 65 <SV = 64> <Delay = 1.15>
ST_65 : Operation 542 [1/1] (1.15ns)   --->   "store i8 %tmp_107, i8* %text_addr_108, align 4" [action_uppercase.cpp:55]   --->   Operation 542 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_65 : Operation 543 [1/1] (1.15ns)   --->   "store i8 %tmp_108, i8* %text_addr_109, align 1" [action_uppercase.cpp:55]   --->   Operation 543 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 66 <SV = 65> <Delay = 1.15>
ST_66 : Operation 544 [1/1] (1.15ns)   --->   "store i8 %tmp_109, i8* %text_addr_110, align 2" [action_uppercase.cpp:55]   --->   Operation 544 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_66 : Operation 545 [1/1] (1.15ns)   --->   "store i8 %tmp_110, i8* %text_addr_111, align 1" [action_uppercase.cpp:55]   --->   Operation 545 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 67 <SV = 66> <Delay = 1.15>
ST_67 : Operation 546 [1/1] (1.15ns)   --->   "store i8 %tmp_111, i8* %text_addr_112, align 16" [action_uppercase.cpp:55]   --->   Operation 546 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_67 : Operation 547 [1/1] (1.15ns)   --->   "store i8 %tmp_112, i8* %text_addr_113, align 1" [action_uppercase.cpp:55]   --->   Operation 547 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 68 <SV = 67> <Delay = 1.15>
ST_68 : Operation 548 [1/1] (1.15ns)   --->   "store i8 %tmp_113, i8* %text_addr_114, align 2" [action_uppercase.cpp:55]   --->   Operation 548 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_68 : Operation 549 [1/1] (1.15ns)   --->   "store i8 %tmp_114, i8* %text_addr_115, align 1" [action_uppercase.cpp:55]   --->   Operation 549 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 69 <SV = 68> <Delay = 1.15>
ST_69 : Operation 550 [1/1] (1.15ns)   --->   "store i8 %tmp_115, i8* %text_addr_116, align 4" [action_uppercase.cpp:55]   --->   Operation 550 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_69 : Operation 551 [1/1] (1.15ns)   --->   "store i8 %tmp_116, i8* %text_addr_117, align 1" [action_uppercase.cpp:55]   --->   Operation 551 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 70 <SV = 69> <Delay = 1.15>
ST_70 : Operation 552 [1/1] (1.15ns)   --->   "store i8 %tmp_117, i8* %text_addr_118, align 2" [action_uppercase.cpp:55]   --->   Operation 552 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_70 : Operation 553 [1/1] (1.15ns)   --->   "store i8 %tmp_118, i8* %text_addr_119, align 1" [action_uppercase.cpp:55]   --->   Operation 553 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 71 <SV = 70> <Delay = 1.15>
ST_71 : Operation 554 [1/1] (1.15ns)   --->   "store i8 %tmp_119, i8* %text_addr_120, align 8" [action_uppercase.cpp:55]   --->   Operation 554 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_71 : Operation 555 [1/1] (1.15ns)   --->   "store i8 %tmp_120, i8* %text_addr_121, align 1" [action_uppercase.cpp:55]   --->   Operation 555 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 72 <SV = 71> <Delay = 1.15>
ST_72 : Operation 556 [1/1] (1.15ns)   --->   "store i8 %tmp_121, i8* %text_addr_122, align 2" [action_uppercase.cpp:55]   --->   Operation 556 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_72 : Operation 557 [1/1] (1.15ns)   --->   "store i8 %tmp_122, i8* %text_addr_123, align 1" [action_uppercase.cpp:55]   --->   Operation 557 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 73 <SV = 72> <Delay = 1.15>
ST_73 : Operation 558 [1/1] (1.15ns)   --->   "store i8 %tmp_123, i8* %text_addr_124, align 4" [action_uppercase.cpp:55]   --->   Operation 558 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_73 : Operation 559 [1/1] (1.15ns)   --->   "store i8 %tmp_124, i8* %text_addr_125, align 1" [action_uppercase.cpp:55]   --->   Operation 559 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 74 <SV = 73> <Delay = 1.15>
ST_74 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [action_uppercase.cpp:46]   --->   Operation 560 'specloopname' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [action_uppercase.cpp:46]   --->   Operation 561 'specregionbegin' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 562 [1/1] (0.00ns)   --->   "%tmp = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %size_0, i32 7, i32 31)" [action_uppercase.cpp:52]   --->   Operation 562 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 563 [1/1] (0.77ns)   --->   "%icmp_ln52 = icmp eq i25 %tmp, 0" [action_uppercase.cpp:52]   --->   Operation 563 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %size_0 to i8" [action_uppercase.cpp:46]   --->   Operation 564 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 565 [1/1] (0.30ns)   --->   "%bytes_to_transfer = select i1 %icmp_ln52, i8 %trunc_ln46, i8 -128" [action_uppercase.cpp:52]   --->   Operation 565 'select' 'bytes_to_transfer' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %bytes_to_transfer to i32" [action_uppercase.cpp:52]   --->   Operation 566 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 567 [1/1] (1.15ns)   --->   "store i8 %tmp_125, i8* %text_addr_126, align 2" [action_uppercase.cpp:55]   --->   Operation 567 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_74 : Operation 568 [1/1] (1.15ns)   --->   "store i8 %tmp_126, i8* %text_addr_127, align 1" [action_uppercase.cpp:55]   --->   Operation 568 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_74 : Operation 569 [1/1] (0.60ns)   --->   "br label %2" [action_uppercase.cpp:59]   --->   Operation 569 'br' <Predicate = true> <Delay = 0.60>

State 75 <SV = 74> <Delay = 1.15>
ST_75 : Operation 570 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %main_loop_begin ], [ %i, %._crit_edge ]"   --->   Operation 570 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 571 [1/1] (0.58ns)   --->   "%icmp_ln59 = icmp eq i8 %i_0, -128" [action_uppercase.cpp:59]   --->   Operation 571 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 572 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 572 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 573 [1/1] (0.48ns)   --->   "%i = add i8 %i_0, 1" [action_uppercase.cpp:59]   --->   Operation 573 'add' 'i' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 574 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %main_loop_end, label %3" [action_uppercase.cpp:59]   --->   Operation 574 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %i_0 to i64" [action_uppercase.cpp:61]   --->   Operation 575 'zext' 'zext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_75 : Operation 576 [1/1] (0.00ns)   --->   "%text_addr_128 = getelementptr inbounds [128 x i8]* %text, i64 0, i64 %zext_ln61" [action_uppercase.cpp:61]   --->   Operation 576 'getelementptr' 'text_addr_128' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_75 : Operation 577 [2/2] (1.15ns)   --->   "%text_load_128 = load i8* %text_addr_128, align 1" [action_uppercase.cpp:61]   --->   Operation 577 'load' 'text_load_128' <Predicate = (!icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_75 : Operation 578 [1/1] (0.84ns)   --->   "%add_ln66 = add i64 %o_idx_0, %dout_gmem_V_offset_c" [action_uppercase.cpp:66]   --->   Operation 578 'add' 'add_ln66' <Predicate = (icmp_ln59)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 579 [2/2] (1.15ns)   --->   "%text_load = load i8* %text_addr, align 16" [action_uppercase.cpp:66]   --->   Operation 579 'load' 'text_load' <Predicate = (icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_75 : Operation 580 [2/2] (1.15ns)   --->   "%text_load_1 = load i8* %text_addr_1, align 1" [action_uppercase.cpp:66]   --->   Operation 580 'load' 'text_load_1' <Predicate = (icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_75 : Operation 581 [1/1] (0.66ns)   --->   "%size = sub i32 %size_0, %zext_ln52" [action_uppercase.cpp:68]   --->   Operation 581 'sub' 'size' <Predicate = (icmp_ln59)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 582 [1/1] (0.84ns)   --->   "%i_idx_2 = add i64 %i_idx_0, 1" [action_uppercase.cpp:69]   --->   Operation 582 'add' 'i_idx_2' <Predicate = (icmp_ln59)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 583 [1/1] (0.84ns)   --->   "%o_idx_2 = add i64 %o_idx_0, 1" [action_uppercase.cpp:70]   --->   Operation 583 'add' 'o_idx_2' <Predicate = (icmp_ln59)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.79>
ST_76 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str10) nounwind" [action_uppercase.cpp:59]   --->   Operation 584 'specloopname' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 585 [1/2] (1.15ns)   --->   "%text_load_128 = load i8* %text_addr_128, align 1" [action_uppercase.cpp:61]   --->   Operation 585 'load' 'text_load_128' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_76 : Operation 586 [1/1] (0.58ns)   --->   "%icmp_ln61 = icmp sgt i8 %text_load_128, 96" [action_uppercase.cpp:61]   --->   Operation 586 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 587 [1/1] (0.58ns)   --->   "%icmp_ln61_1 = icmp slt i8 %text_load_128, 123" [action_uppercase.cpp:61]   --->   Operation 587 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 588 [1/1] (0.12ns)   --->   "%and_ln61 = and i1 %icmp_ln61, %icmp_ln61_1" [action_uppercase.cpp:61]   --->   Operation 588 'and' 'and_ln61' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 589 [1/1] (0.00ns)   --->   "br i1 %and_ln61, label %4, label %._crit_edge" [action_uppercase.cpp:61]   --->   Operation 589 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 590 [1/1] (0.48ns)   --->   "%add_ln62 = add i8 %text_load_128, -32" [action_uppercase.cpp:62]   --->   Operation 590 'add' 'add_ln62' <Predicate = (and_ln61)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 591 [1/1] (1.15ns)   --->   "store i8 %add_ln62, i8* %text_addr_128, align 1" [action_uppercase.cpp:62]   --->   Operation 591 'store' <Predicate = (and_ln61)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_76 : Operation 592 [1/1] (0.00ns)   --->   "br label %._crit_edge" [action_uppercase.cpp:62]   --->   Operation 592 'br' <Predicate = (and_ln61)> <Delay = 0.00>
ST_76 : Operation 593 [1/1] (0.00ns)   --->   "br label %2" [action_uppercase.cpp:59]   --->   Operation 593 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 75> <Delay = 1.15>
ST_77 : Operation 594 [1/2] (1.15ns)   --->   "%text_load = load i8* %text_addr, align 16" [action_uppercase.cpp:66]   --->   Operation 594 'load' 'text_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_77 : Operation 595 [1/2] (1.15ns)   --->   "%text_load_1 = load i8* %text_addr_1, align 1" [action_uppercase.cpp:66]   --->   Operation 595 'load' 'text_load_1' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_77 : Operation 596 [2/2] (1.15ns)   --->   "%text_load_2 = load i8* %text_addr_2, align 2" [action_uppercase.cpp:66]   --->   Operation 596 'load' 'text_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_77 : Operation 597 [2/2] (1.15ns)   --->   "%text_load_3 = load i8* %text_addr_3, align 1" [action_uppercase.cpp:66]   --->   Operation 597 'load' 'text_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 78 <SV = 76> <Delay = 1.15>
ST_78 : Operation 598 [1/2] (1.15ns)   --->   "%text_load_2 = load i8* %text_addr_2, align 2" [action_uppercase.cpp:66]   --->   Operation 598 'load' 'text_load_2' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_78 : Operation 599 [1/2] (1.15ns)   --->   "%text_load_3 = load i8* %text_addr_3, align 1" [action_uppercase.cpp:66]   --->   Operation 599 'load' 'text_load_3' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_78 : Operation 600 [2/2] (1.15ns)   --->   "%text_load_4 = load i8* %text_addr_4, align 4" [action_uppercase.cpp:66]   --->   Operation 600 'load' 'text_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_78 : Operation 601 [2/2] (1.15ns)   --->   "%text_load_5 = load i8* %text_addr_5, align 1" [action_uppercase.cpp:66]   --->   Operation 601 'load' 'text_load_5' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 79 <SV = 77> <Delay = 1.15>
ST_79 : Operation 602 [1/2] (1.15ns)   --->   "%text_load_4 = load i8* %text_addr_4, align 4" [action_uppercase.cpp:66]   --->   Operation 602 'load' 'text_load_4' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_79 : Operation 603 [1/2] (1.15ns)   --->   "%text_load_5 = load i8* %text_addr_5, align 1" [action_uppercase.cpp:66]   --->   Operation 603 'load' 'text_load_5' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_79 : Operation 604 [2/2] (1.15ns)   --->   "%text_load_6 = load i8* %text_addr_6, align 2" [action_uppercase.cpp:66]   --->   Operation 604 'load' 'text_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_79 : Operation 605 [2/2] (1.15ns)   --->   "%text_load_7 = load i8* %text_addr_7, align 1" [action_uppercase.cpp:66]   --->   Operation 605 'load' 'text_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 80 <SV = 78> <Delay = 1.15>
ST_80 : Operation 606 [1/2] (1.15ns)   --->   "%text_load_6 = load i8* %text_addr_6, align 2" [action_uppercase.cpp:66]   --->   Operation 606 'load' 'text_load_6' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_80 : Operation 607 [1/2] (1.15ns)   --->   "%text_load_7 = load i8* %text_addr_7, align 1" [action_uppercase.cpp:66]   --->   Operation 607 'load' 'text_load_7' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_80 : Operation 608 [2/2] (1.15ns)   --->   "%text_load_8 = load i8* %text_addr_8, align 8" [action_uppercase.cpp:66]   --->   Operation 608 'load' 'text_load_8' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_80 : Operation 609 [2/2] (1.15ns)   --->   "%text_load_9 = load i8* %text_addr_9, align 1" [action_uppercase.cpp:66]   --->   Operation 609 'load' 'text_load_9' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 81 <SV = 79> <Delay = 1.15>
ST_81 : Operation 610 [1/2] (1.15ns)   --->   "%text_load_8 = load i8* %text_addr_8, align 8" [action_uppercase.cpp:66]   --->   Operation 610 'load' 'text_load_8' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_81 : Operation 611 [1/2] (1.15ns)   --->   "%text_load_9 = load i8* %text_addr_9, align 1" [action_uppercase.cpp:66]   --->   Operation 611 'load' 'text_load_9' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_81 : Operation 612 [2/2] (1.15ns)   --->   "%text_load_10 = load i8* %text_addr_10, align 2" [action_uppercase.cpp:66]   --->   Operation 612 'load' 'text_load_10' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_81 : Operation 613 [2/2] (1.15ns)   --->   "%text_load_11 = load i8* %text_addr_11, align 1" [action_uppercase.cpp:66]   --->   Operation 613 'load' 'text_load_11' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 82 <SV = 80> <Delay = 1.15>
ST_82 : Operation 614 [1/2] (1.15ns)   --->   "%text_load_10 = load i8* %text_addr_10, align 2" [action_uppercase.cpp:66]   --->   Operation 614 'load' 'text_load_10' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_82 : Operation 615 [1/2] (1.15ns)   --->   "%text_load_11 = load i8* %text_addr_11, align 1" [action_uppercase.cpp:66]   --->   Operation 615 'load' 'text_load_11' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_82 : Operation 616 [2/2] (1.15ns)   --->   "%text_load_12 = load i8* %text_addr_12, align 4" [action_uppercase.cpp:66]   --->   Operation 616 'load' 'text_load_12' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_82 : Operation 617 [2/2] (1.15ns)   --->   "%text_load_13 = load i8* %text_addr_13, align 1" [action_uppercase.cpp:66]   --->   Operation 617 'load' 'text_load_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 83 <SV = 81> <Delay = 1.15>
ST_83 : Operation 618 [1/2] (1.15ns)   --->   "%text_load_12 = load i8* %text_addr_12, align 4" [action_uppercase.cpp:66]   --->   Operation 618 'load' 'text_load_12' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_83 : Operation 619 [1/2] (1.15ns)   --->   "%text_load_13 = load i8* %text_addr_13, align 1" [action_uppercase.cpp:66]   --->   Operation 619 'load' 'text_load_13' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_83 : Operation 620 [2/2] (1.15ns)   --->   "%text_load_14 = load i8* %text_addr_14, align 2" [action_uppercase.cpp:66]   --->   Operation 620 'load' 'text_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_83 : Operation 621 [2/2] (1.15ns)   --->   "%text_load_15 = load i8* %text_addr_15, align 1" [action_uppercase.cpp:66]   --->   Operation 621 'load' 'text_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 84 <SV = 82> <Delay = 1.15>
ST_84 : Operation 622 [1/2] (1.15ns)   --->   "%text_load_14 = load i8* %text_addr_14, align 2" [action_uppercase.cpp:66]   --->   Operation 622 'load' 'text_load_14' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_84 : Operation 623 [1/2] (1.15ns)   --->   "%text_load_15 = load i8* %text_addr_15, align 1" [action_uppercase.cpp:66]   --->   Operation 623 'load' 'text_load_15' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_84 : Operation 624 [2/2] (1.15ns)   --->   "%text_load_16 = load i8* %text_addr_16, align 16" [action_uppercase.cpp:66]   --->   Operation 624 'load' 'text_load_16' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_84 : Operation 625 [2/2] (1.15ns)   --->   "%text_load_17 = load i8* %text_addr_17, align 1" [action_uppercase.cpp:66]   --->   Operation 625 'load' 'text_load_17' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 85 <SV = 83> <Delay = 1.15>
ST_85 : Operation 626 [1/2] (1.15ns)   --->   "%text_load_16 = load i8* %text_addr_16, align 16" [action_uppercase.cpp:66]   --->   Operation 626 'load' 'text_load_16' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_85 : Operation 627 [1/2] (1.15ns)   --->   "%text_load_17 = load i8* %text_addr_17, align 1" [action_uppercase.cpp:66]   --->   Operation 627 'load' 'text_load_17' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_85 : Operation 628 [2/2] (1.15ns)   --->   "%text_load_18 = load i8* %text_addr_18, align 2" [action_uppercase.cpp:66]   --->   Operation 628 'load' 'text_load_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_85 : Operation 629 [2/2] (1.15ns)   --->   "%text_load_19 = load i8* %text_addr_19, align 1" [action_uppercase.cpp:66]   --->   Operation 629 'load' 'text_load_19' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 86 <SV = 84> <Delay = 1.15>
ST_86 : Operation 630 [1/2] (1.15ns)   --->   "%text_load_18 = load i8* %text_addr_18, align 2" [action_uppercase.cpp:66]   --->   Operation 630 'load' 'text_load_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_86 : Operation 631 [1/2] (1.15ns)   --->   "%text_load_19 = load i8* %text_addr_19, align 1" [action_uppercase.cpp:66]   --->   Operation 631 'load' 'text_load_19' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_86 : Operation 632 [2/2] (1.15ns)   --->   "%text_load_20 = load i8* %text_addr_20, align 4" [action_uppercase.cpp:66]   --->   Operation 632 'load' 'text_load_20' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_86 : Operation 633 [2/2] (1.15ns)   --->   "%text_load_21 = load i8* %text_addr_21, align 1" [action_uppercase.cpp:66]   --->   Operation 633 'load' 'text_load_21' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 87 <SV = 85> <Delay = 1.15>
ST_87 : Operation 634 [1/2] (1.15ns)   --->   "%text_load_20 = load i8* %text_addr_20, align 4" [action_uppercase.cpp:66]   --->   Operation 634 'load' 'text_load_20' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_87 : Operation 635 [1/2] (1.15ns)   --->   "%text_load_21 = load i8* %text_addr_21, align 1" [action_uppercase.cpp:66]   --->   Operation 635 'load' 'text_load_21' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_87 : Operation 636 [2/2] (1.15ns)   --->   "%text_load_22 = load i8* %text_addr_22, align 2" [action_uppercase.cpp:66]   --->   Operation 636 'load' 'text_load_22' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_87 : Operation 637 [2/2] (1.15ns)   --->   "%text_load_23 = load i8* %text_addr_23, align 1" [action_uppercase.cpp:66]   --->   Operation 637 'load' 'text_load_23' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 88 <SV = 86> <Delay = 1.15>
ST_88 : Operation 638 [1/2] (1.15ns)   --->   "%text_load_22 = load i8* %text_addr_22, align 2" [action_uppercase.cpp:66]   --->   Operation 638 'load' 'text_load_22' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_88 : Operation 639 [1/2] (1.15ns)   --->   "%text_load_23 = load i8* %text_addr_23, align 1" [action_uppercase.cpp:66]   --->   Operation 639 'load' 'text_load_23' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_88 : Operation 640 [2/2] (1.15ns)   --->   "%text_load_24 = load i8* %text_addr_24, align 8" [action_uppercase.cpp:66]   --->   Operation 640 'load' 'text_load_24' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_88 : Operation 641 [2/2] (1.15ns)   --->   "%text_load_25 = load i8* %text_addr_25, align 1" [action_uppercase.cpp:66]   --->   Operation 641 'load' 'text_load_25' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 89 <SV = 87> <Delay = 1.15>
ST_89 : Operation 642 [1/2] (1.15ns)   --->   "%text_load_24 = load i8* %text_addr_24, align 8" [action_uppercase.cpp:66]   --->   Operation 642 'load' 'text_load_24' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_89 : Operation 643 [1/2] (1.15ns)   --->   "%text_load_25 = load i8* %text_addr_25, align 1" [action_uppercase.cpp:66]   --->   Operation 643 'load' 'text_load_25' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_89 : Operation 644 [2/2] (1.15ns)   --->   "%text_load_26 = load i8* %text_addr_26, align 2" [action_uppercase.cpp:66]   --->   Operation 644 'load' 'text_load_26' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_89 : Operation 645 [2/2] (1.15ns)   --->   "%text_load_27 = load i8* %text_addr_27, align 1" [action_uppercase.cpp:66]   --->   Operation 645 'load' 'text_load_27' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 90 <SV = 88> <Delay = 1.15>
ST_90 : Operation 646 [1/2] (1.15ns)   --->   "%text_load_26 = load i8* %text_addr_26, align 2" [action_uppercase.cpp:66]   --->   Operation 646 'load' 'text_load_26' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_90 : Operation 647 [1/2] (1.15ns)   --->   "%text_load_27 = load i8* %text_addr_27, align 1" [action_uppercase.cpp:66]   --->   Operation 647 'load' 'text_load_27' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_90 : Operation 648 [2/2] (1.15ns)   --->   "%text_load_28 = load i8* %text_addr_28, align 4" [action_uppercase.cpp:66]   --->   Operation 648 'load' 'text_load_28' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_90 : Operation 649 [2/2] (1.15ns)   --->   "%text_load_29 = load i8* %text_addr_29, align 1" [action_uppercase.cpp:66]   --->   Operation 649 'load' 'text_load_29' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 91 <SV = 89> <Delay = 1.15>
ST_91 : Operation 650 [1/2] (1.15ns)   --->   "%text_load_28 = load i8* %text_addr_28, align 4" [action_uppercase.cpp:66]   --->   Operation 650 'load' 'text_load_28' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_91 : Operation 651 [1/2] (1.15ns)   --->   "%text_load_29 = load i8* %text_addr_29, align 1" [action_uppercase.cpp:66]   --->   Operation 651 'load' 'text_load_29' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_91 : Operation 652 [2/2] (1.15ns)   --->   "%text_load_30 = load i8* %text_addr_30, align 2" [action_uppercase.cpp:66]   --->   Operation 652 'load' 'text_load_30' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_91 : Operation 653 [2/2] (1.15ns)   --->   "%text_load_31 = load i8* %text_addr_31, align 1" [action_uppercase.cpp:66]   --->   Operation 653 'load' 'text_load_31' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 92 <SV = 90> <Delay = 1.15>
ST_92 : Operation 654 [1/2] (1.15ns)   --->   "%text_load_30 = load i8* %text_addr_30, align 2" [action_uppercase.cpp:66]   --->   Operation 654 'load' 'text_load_30' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_92 : Operation 655 [1/2] (1.15ns)   --->   "%text_load_31 = load i8* %text_addr_31, align 1" [action_uppercase.cpp:66]   --->   Operation 655 'load' 'text_load_31' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_92 : Operation 656 [2/2] (1.15ns)   --->   "%text_load_32 = load i8* %text_addr_32, align 16" [action_uppercase.cpp:66]   --->   Operation 656 'load' 'text_load_32' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_92 : Operation 657 [2/2] (1.15ns)   --->   "%text_load_33 = load i8* %text_addr_33, align 1" [action_uppercase.cpp:66]   --->   Operation 657 'load' 'text_load_33' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 93 <SV = 91> <Delay = 1.15>
ST_93 : Operation 658 [1/2] (1.15ns)   --->   "%text_load_32 = load i8* %text_addr_32, align 16" [action_uppercase.cpp:66]   --->   Operation 658 'load' 'text_load_32' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_93 : Operation 659 [1/2] (1.15ns)   --->   "%text_load_33 = load i8* %text_addr_33, align 1" [action_uppercase.cpp:66]   --->   Operation 659 'load' 'text_load_33' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_93 : Operation 660 [2/2] (1.15ns)   --->   "%text_load_34 = load i8* %text_addr_34, align 2" [action_uppercase.cpp:66]   --->   Operation 660 'load' 'text_load_34' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_93 : Operation 661 [2/2] (1.15ns)   --->   "%text_load_35 = load i8* %text_addr_35, align 1" [action_uppercase.cpp:66]   --->   Operation 661 'load' 'text_load_35' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 94 <SV = 92> <Delay = 1.15>
ST_94 : Operation 662 [1/2] (1.15ns)   --->   "%text_load_34 = load i8* %text_addr_34, align 2" [action_uppercase.cpp:66]   --->   Operation 662 'load' 'text_load_34' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_94 : Operation 663 [1/2] (1.15ns)   --->   "%text_load_35 = load i8* %text_addr_35, align 1" [action_uppercase.cpp:66]   --->   Operation 663 'load' 'text_load_35' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_94 : Operation 664 [2/2] (1.15ns)   --->   "%text_load_36 = load i8* %text_addr_36, align 4" [action_uppercase.cpp:66]   --->   Operation 664 'load' 'text_load_36' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_94 : Operation 665 [2/2] (1.15ns)   --->   "%text_load_37 = load i8* %text_addr_37, align 1" [action_uppercase.cpp:66]   --->   Operation 665 'load' 'text_load_37' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 95 <SV = 93> <Delay = 1.15>
ST_95 : Operation 666 [1/2] (1.15ns)   --->   "%text_load_36 = load i8* %text_addr_36, align 4" [action_uppercase.cpp:66]   --->   Operation 666 'load' 'text_load_36' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_95 : Operation 667 [1/2] (1.15ns)   --->   "%text_load_37 = load i8* %text_addr_37, align 1" [action_uppercase.cpp:66]   --->   Operation 667 'load' 'text_load_37' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_95 : Operation 668 [2/2] (1.15ns)   --->   "%text_load_38 = load i8* %text_addr_38, align 2" [action_uppercase.cpp:66]   --->   Operation 668 'load' 'text_load_38' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_95 : Operation 669 [2/2] (1.15ns)   --->   "%text_load_39 = load i8* %text_addr_39, align 1" [action_uppercase.cpp:66]   --->   Operation 669 'load' 'text_load_39' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 96 <SV = 94> <Delay = 1.15>
ST_96 : Operation 670 [1/2] (1.15ns)   --->   "%text_load_38 = load i8* %text_addr_38, align 2" [action_uppercase.cpp:66]   --->   Operation 670 'load' 'text_load_38' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_96 : Operation 671 [1/2] (1.15ns)   --->   "%text_load_39 = load i8* %text_addr_39, align 1" [action_uppercase.cpp:66]   --->   Operation 671 'load' 'text_load_39' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_96 : Operation 672 [2/2] (1.15ns)   --->   "%text_load_40 = load i8* %text_addr_40, align 8" [action_uppercase.cpp:66]   --->   Operation 672 'load' 'text_load_40' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_96 : Operation 673 [2/2] (1.15ns)   --->   "%text_load_41 = load i8* %text_addr_41, align 1" [action_uppercase.cpp:66]   --->   Operation 673 'load' 'text_load_41' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 97 <SV = 95> <Delay = 1.15>
ST_97 : Operation 674 [1/2] (1.15ns)   --->   "%text_load_40 = load i8* %text_addr_40, align 8" [action_uppercase.cpp:66]   --->   Operation 674 'load' 'text_load_40' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_97 : Operation 675 [1/2] (1.15ns)   --->   "%text_load_41 = load i8* %text_addr_41, align 1" [action_uppercase.cpp:66]   --->   Operation 675 'load' 'text_load_41' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_97 : Operation 676 [2/2] (1.15ns)   --->   "%text_load_42 = load i8* %text_addr_42, align 2" [action_uppercase.cpp:66]   --->   Operation 676 'load' 'text_load_42' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_97 : Operation 677 [2/2] (1.15ns)   --->   "%text_load_43 = load i8* %text_addr_43, align 1" [action_uppercase.cpp:66]   --->   Operation 677 'load' 'text_load_43' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 98 <SV = 96> <Delay = 1.15>
ST_98 : Operation 678 [1/2] (1.15ns)   --->   "%text_load_42 = load i8* %text_addr_42, align 2" [action_uppercase.cpp:66]   --->   Operation 678 'load' 'text_load_42' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_98 : Operation 679 [1/2] (1.15ns)   --->   "%text_load_43 = load i8* %text_addr_43, align 1" [action_uppercase.cpp:66]   --->   Operation 679 'load' 'text_load_43' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_98 : Operation 680 [2/2] (1.15ns)   --->   "%text_load_44 = load i8* %text_addr_44, align 4" [action_uppercase.cpp:66]   --->   Operation 680 'load' 'text_load_44' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_98 : Operation 681 [2/2] (1.15ns)   --->   "%text_load_45 = load i8* %text_addr_45, align 1" [action_uppercase.cpp:66]   --->   Operation 681 'load' 'text_load_45' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 99 <SV = 97> <Delay = 1.15>
ST_99 : Operation 682 [1/2] (1.15ns)   --->   "%text_load_44 = load i8* %text_addr_44, align 4" [action_uppercase.cpp:66]   --->   Operation 682 'load' 'text_load_44' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_99 : Operation 683 [1/2] (1.15ns)   --->   "%text_load_45 = load i8* %text_addr_45, align 1" [action_uppercase.cpp:66]   --->   Operation 683 'load' 'text_load_45' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_99 : Operation 684 [2/2] (1.15ns)   --->   "%text_load_46 = load i8* %text_addr_46, align 2" [action_uppercase.cpp:66]   --->   Operation 684 'load' 'text_load_46' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_99 : Operation 685 [2/2] (1.15ns)   --->   "%text_load_47 = load i8* %text_addr_47, align 1" [action_uppercase.cpp:66]   --->   Operation 685 'load' 'text_load_47' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 100 <SV = 98> <Delay = 1.15>
ST_100 : Operation 686 [1/2] (1.15ns)   --->   "%text_load_46 = load i8* %text_addr_46, align 2" [action_uppercase.cpp:66]   --->   Operation 686 'load' 'text_load_46' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_100 : Operation 687 [1/2] (1.15ns)   --->   "%text_load_47 = load i8* %text_addr_47, align 1" [action_uppercase.cpp:66]   --->   Operation 687 'load' 'text_load_47' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_100 : Operation 688 [2/2] (1.15ns)   --->   "%text_load_48 = load i8* %text_addr_48, align 16" [action_uppercase.cpp:66]   --->   Operation 688 'load' 'text_load_48' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_100 : Operation 689 [2/2] (1.15ns)   --->   "%text_load_49 = load i8* %text_addr_49, align 1" [action_uppercase.cpp:66]   --->   Operation 689 'load' 'text_load_49' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 101 <SV = 99> <Delay = 1.15>
ST_101 : Operation 690 [1/2] (1.15ns)   --->   "%text_load_48 = load i8* %text_addr_48, align 16" [action_uppercase.cpp:66]   --->   Operation 690 'load' 'text_load_48' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_101 : Operation 691 [1/2] (1.15ns)   --->   "%text_load_49 = load i8* %text_addr_49, align 1" [action_uppercase.cpp:66]   --->   Operation 691 'load' 'text_load_49' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_101 : Operation 692 [2/2] (1.15ns)   --->   "%text_load_50 = load i8* %text_addr_50, align 2" [action_uppercase.cpp:66]   --->   Operation 692 'load' 'text_load_50' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_101 : Operation 693 [2/2] (1.15ns)   --->   "%text_load_51 = load i8* %text_addr_51, align 1" [action_uppercase.cpp:66]   --->   Operation 693 'load' 'text_load_51' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 102 <SV = 100> <Delay = 1.15>
ST_102 : Operation 694 [1/2] (1.15ns)   --->   "%text_load_50 = load i8* %text_addr_50, align 2" [action_uppercase.cpp:66]   --->   Operation 694 'load' 'text_load_50' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_102 : Operation 695 [1/2] (1.15ns)   --->   "%text_load_51 = load i8* %text_addr_51, align 1" [action_uppercase.cpp:66]   --->   Operation 695 'load' 'text_load_51' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_102 : Operation 696 [2/2] (1.15ns)   --->   "%text_load_52 = load i8* %text_addr_52, align 4" [action_uppercase.cpp:66]   --->   Operation 696 'load' 'text_load_52' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_102 : Operation 697 [2/2] (1.15ns)   --->   "%text_load_53 = load i8* %text_addr_53, align 1" [action_uppercase.cpp:66]   --->   Operation 697 'load' 'text_load_53' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 103 <SV = 101> <Delay = 1.15>
ST_103 : Operation 698 [1/2] (1.15ns)   --->   "%text_load_52 = load i8* %text_addr_52, align 4" [action_uppercase.cpp:66]   --->   Operation 698 'load' 'text_load_52' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_103 : Operation 699 [1/2] (1.15ns)   --->   "%text_load_53 = load i8* %text_addr_53, align 1" [action_uppercase.cpp:66]   --->   Operation 699 'load' 'text_load_53' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_103 : Operation 700 [2/2] (1.15ns)   --->   "%text_load_54 = load i8* %text_addr_54, align 2" [action_uppercase.cpp:66]   --->   Operation 700 'load' 'text_load_54' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_103 : Operation 701 [2/2] (1.15ns)   --->   "%text_load_55 = load i8* %text_addr_55, align 1" [action_uppercase.cpp:66]   --->   Operation 701 'load' 'text_load_55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 104 <SV = 102> <Delay = 1.15>
ST_104 : Operation 702 [1/2] (1.15ns)   --->   "%text_load_54 = load i8* %text_addr_54, align 2" [action_uppercase.cpp:66]   --->   Operation 702 'load' 'text_load_54' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_104 : Operation 703 [1/2] (1.15ns)   --->   "%text_load_55 = load i8* %text_addr_55, align 1" [action_uppercase.cpp:66]   --->   Operation 703 'load' 'text_load_55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_104 : Operation 704 [2/2] (1.15ns)   --->   "%text_load_56 = load i8* %text_addr_56, align 8" [action_uppercase.cpp:66]   --->   Operation 704 'load' 'text_load_56' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_104 : Operation 705 [2/2] (1.15ns)   --->   "%text_load_57 = load i8* %text_addr_57, align 1" [action_uppercase.cpp:66]   --->   Operation 705 'load' 'text_load_57' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 105 <SV = 103> <Delay = 1.15>
ST_105 : Operation 706 [1/2] (1.15ns)   --->   "%text_load_56 = load i8* %text_addr_56, align 8" [action_uppercase.cpp:66]   --->   Operation 706 'load' 'text_load_56' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_105 : Operation 707 [1/2] (1.15ns)   --->   "%text_load_57 = load i8* %text_addr_57, align 1" [action_uppercase.cpp:66]   --->   Operation 707 'load' 'text_load_57' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_105 : Operation 708 [2/2] (1.15ns)   --->   "%text_load_58 = load i8* %text_addr_58, align 2" [action_uppercase.cpp:66]   --->   Operation 708 'load' 'text_load_58' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_105 : Operation 709 [2/2] (1.15ns)   --->   "%text_load_59 = load i8* %text_addr_59, align 1" [action_uppercase.cpp:66]   --->   Operation 709 'load' 'text_load_59' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 106 <SV = 104> <Delay = 1.15>
ST_106 : Operation 710 [1/2] (1.15ns)   --->   "%text_load_58 = load i8* %text_addr_58, align 2" [action_uppercase.cpp:66]   --->   Operation 710 'load' 'text_load_58' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_106 : Operation 711 [1/2] (1.15ns)   --->   "%text_load_59 = load i8* %text_addr_59, align 1" [action_uppercase.cpp:66]   --->   Operation 711 'load' 'text_load_59' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_106 : Operation 712 [2/2] (1.15ns)   --->   "%text_load_60 = load i8* %text_addr_60, align 4" [action_uppercase.cpp:66]   --->   Operation 712 'load' 'text_load_60' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_106 : Operation 713 [2/2] (1.15ns)   --->   "%text_load_61 = load i8* %text_addr_61, align 1" [action_uppercase.cpp:66]   --->   Operation 713 'load' 'text_load_61' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 107 <SV = 105> <Delay = 1.15>
ST_107 : Operation 714 [1/2] (1.15ns)   --->   "%text_load_60 = load i8* %text_addr_60, align 4" [action_uppercase.cpp:66]   --->   Operation 714 'load' 'text_load_60' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_107 : Operation 715 [1/2] (1.15ns)   --->   "%text_load_61 = load i8* %text_addr_61, align 1" [action_uppercase.cpp:66]   --->   Operation 715 'load' 'text_load_61' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_107 : Operation 716 [2/2] (1.15ns)   --->   "%text_load_62 = load i8* %text_addr_62, align 2" [action_uppercase.cpp:66]   --->   Operation 716 'load' 'text_load_62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_107 : Operation 717 [2/2] (1.15ns)   --->   "%text_load_63 = load i8* %text_addr_63, align 1" [action_uppercase.cpp:66]   --->   Operation 717 'load' 'text_load_63' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 108 <SV = 106> <Delay = 1.15>
ST_108 : Operation 718 [1/2] (1.15ns)   --->   "%text_load_62 = load i8* %text_addr_62, align 2" [action_uppercase.cpp:66]   --->   Operation 718 'load' 'text_load_62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_108 : Operation 719 [1/2] (1.15ns)   --->   "%text_load_63 = load i8* %text_addr_63, align 1" [action_uppercase.cpp:66]   --->   Operation 719 'load' 'text_load_63' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_108 : Operation 720 [2/2] (1.15ns)   --->   "%text_load_64 = load i8* %text_addr_64, align 16" [action_uppercase.cpp:66]   --->   Operation 720 'load' 'text_load_64' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_108 : Operation 721 [2/2] (1.15ns)   --->   "%text_load_65 = load i8* %text_addr_65, align 1" [action_uppercase.cpp:66]   --->   Operation 721 'load' 'text_load_65' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 109 <SV = 107> <Delay = 1.15>
ST_109 : Operation 722 [1/2] (1.15ns)   --->   "%text_load_64 = load i8* %text_addr_64, align 16" [action_uppercase.cpp:66]   --->   Operation 722 'load' 'text_load_64' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_109 : Operation 723 [1/2] (1.15ns)   --->   "%text_load_65 = load i8* %text_addr_65, align 1" [action_uppercase.cpp:66]   --->   Operation 723 'load' 'text_load_65' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_109 : Operation 724 [2/2] (1.15ns)   --->   "%text_load_66 = load i8* %text_addr_66, align 2" [action_uppercase.cpp:66]   --->   Operation 724 'load' 'text_load_66' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_109 : Operation 725 [2/2] (1.15ns)   --->   "%text_load_67 = load i8* %text_addr_67, align 1" [action_uppercase.cpp:66]   --->   Operation 725 'load' 'text_load_67' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 110 <SV = 108> <Delay = 1.15>
ST_110 : Operation 726 [1/2] (1.15ns)   --->   "%text_load_66 = load i8* %text_addr_66, align 2" [action_uppercase.cpp:66]   --->   Operation 726 'load' 'text_load_66' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_110 : Operation 727 [1/2] (1.15ns)   --->   "%text_load_67 = load i8* %text_addr_67, align 1" [action_uppercase.cpp:66]   --->   Operation 727 'load' 'text_load_67' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_110 : Operation 728 [2/2] (1.15ns)   --->   "%text_load_68 = load i8* %text_addr_68, align 4" [action_uppercase.cpp:66]   --->   Operation 728 'load' 'text_load_68' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_110 : Operation 729 [2/2] (1.15ns)   --->   "%text_load_69 = load i8* %text_addr_69, align 1" [action_uppercase.cpp:66]   --->   Operation 729 'load' 'text_load_69' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 111 <SV = 109> <Delay = 1.15>
ST_111 : Operation 730 [1/2] (1.15ns)   --->   "%text_load_68 = load i8* %text_addr_68, align 4" [action_uppercase.cpp:66]   --->   Operation 730 'load' 'text_load_68' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_111 : Operation 731 [1/2] (1.15ns)   --->   "%text_load_69 = load i8* %text_addr_69, align 1" [action_uppercase.cpp:66]   --->   Operation 731 'load' 'text_load_69' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_111 : Operation 732 [2/2] (1.15ns)   --->   "%text_load_70 = load i8* %text_addr_70, align 2" [action_uppercase.cpp:66]   --->   Operation 732 'load' 'text_load_70' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_111 : Operation 733 [2/2] (1.15ns)   --->   "%text_load_71 = load i8* %text_addr_71, align 1" [action_uppercase.cpp:66]   --->   Operation 733 'load' 'text_load_71' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 112 <SV = 110> <Delay = 1.15>
ST_112 : Operation 734 [1/2] (1.15ns)   --->   "%text_load_70 = load i8* %text_addr_70, align 2" [action_uppercase.cpp:66]   --->   Operation 734 'load' 'text_load_70' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_112 : Operation 735 [1/2] (1.15ns)   --->   "%text_load_71 = load i8* %text_addr_71, align 1" [action_uppercase.cpp:66]   --->   Operation 735 'load' 'text_load_71' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_112 : Operation 736 [2/2] (1.15ns)   --->   "%text_load_72 = load i8* %text_addr_72, align 8" [action_uppercase.cpp:66]   --->   Operation 736 'load' 'text_load_72' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_112 : Operation 737 [2/2] (1.15ns)   --->   "%text_load_73 = load i8* %text_addr_73, align 1" [action_uppercase.cpp:66]   --->   Operation 737 'load' 'text_load_73' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 113 <SV = 111> <Delay = 1.15>
ST_113 : Operation 738 [1/2] (1.15ns)   --->   "%text_load_72 = load i8* %text_addr_72, align 8" [action_uppercase.cpp:66]   --->   Operation 738 'load' 'text_load_72' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_113 : Operation 739 [1/2] (1.15ns)   --->   "%text_load_73 = load i8* %text_addr_73, align 1" [action_uppercase.cpp:66]   --->   Operation 739 'load' 'text_load_73' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_113 : Operation 740 [2/2] (1.15ns)   --->   "%text_load_74 = load i8* %text_addr_74, align 2" [action_uppercase.cpp:66]   --->   Operation 740 'load' 'text_load_74' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_113 : Operation 741 [2/2] (1.15ns)   --->   "%text_load_75 = load i8* %text_addr_75, align 1" [action_uppercase.cpp:66]   --->   Operation 741 'load' 'text_load_75' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 114 <SV = 112> <Delay = 1.15>
ST_114 : Operation 742 [1/2] (1.15ns)   --->   "%text_load_74 = load i8* %text_addr_74, align 2" [action_uppercase.cpp:66]   --->   Operation 742 'load' 'text_load_74' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_114 : Operation 743 [1/2] (1.15ns)   --->   "%text_load_75 = load i8* %text_addr_75, align 1" [action_uppercase.cpp:66]   --->   Operation 743 'load' 'text_load_75' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_114 : Operation 744 [2/2] (1.15ns)   --->   "%text_load_76 = load i8* %text_addr_76, align 4" [action_uppercase.cpp:66]   --->   Operation 744 'load' 'text_load_76' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_114 : Operation 745 [2/2] (1.15ns)   --->   "%text_load_77 = load i8* %text_addr_77, align 1" [action_uppercase.cpp:66]   --->   Operation 745 'load' 'text_load_77' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 115 <SV = 113> <Delay = 1.15>
ST_115 : Operation 746 [1/2] (1.15ns)   --->   "%text_load_76 = load i8* %text_addr_76, align 4" [action_uppercase.cpp:66]   --->   Operation 746 'load' 'text_load_76' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_115 : Operation 747 [1/2] (1.15ns)   --->   "%text_load_77 = load i8* %text_addr_77, align 1" [action_uppercase.cpp:66]   --->   Operation 747 'load' 'text_load_77' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_115 : Operation 748 [2/2] (1.15ns)   --->   "%text_load_78 = load i8* %text_addr_78, align 2" [action_uppercase.cpp:66]   --->   Operation 748 'load' 'text_load_78' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_115 : Operation 749 [2/2] (1.15ns)   --->   "%text_load_79 = load i8* %text_addr_79, align 1" [action_uppercase.cpp:66]   --->   Operation 749 'load' 'text_load_79' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 116 <SV = 114> <Delay = 1.15>
ST_116 : Operation 750 [1/2] (1.15ns)   --->   "%text_load_78 = load i8* %text_addr_78, align 2" [action_uppercase.cpp:66]   --->   Operation 750 'load' 'text_load_78' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_116 : Operation 751 [1/2] (1.15ns)   --->   "%text_load_79 = load i8* %text_addr_79, align 1" [action_uppercase.cpp:66]   --->   Operation 751 'load' 'text_load_79' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_116 : Operation 752 [2/2] (1.15ns)   --->   "%text_load_80 = load i8* %text_addr_80, align 16" [action_uppercase.cpp:66]   --->   Operation 752 'load' 'text_load_80' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_116 : Operation 753 [2/2] (1.15ns)   --->   "%text_load_81 = load i8* %text_addr_81, align 1" [action_uppercase.cpp:66]   --->   Operation 753 'load' 'text_load_81' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 117 <SV = 115> <Delay = 1.15>
ST_117 : Operation 754 [1/2] (1.15ns)   --->   "%text_load_80 = load i8* %text_addr_80, align 16" [action_uppercase.cpp:66]   --->   Operation 754 'load' 'text_load_80' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_117 : Operation 755 [1/2] (1.15ns)   --->   "%text_load_81 = load i8* %text_addr_81, align 1" [action_uppercase.cpp:66]   --->   Operation 755 'load' 'text_load_81' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_117 : Operation 756 [2/2] (1.15ns)   --->   "%text_load_82 = load i8* %text_addr_82, align 2" [action_uppercase.cpp:66]   --->   Operation 756 'load' 'text_load_82' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_117 : Operation 757 [2/2] (1.15ns)   --->   "%text_load_83 = load i8* %text_addr_83, align 1" [action_uppercase.cpp:66]   --->   Operation 757 'load' 'text_load_83' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 118 <SV = 116> <Delay = 1.15>
ST_118 : Operation 758 [1/2] (1.15ns)   --->   "%text_load_82 = load i8* %text_addr_82, align 2" [action_uppercase.cpp:66]   --->   Operation 758 'load' 'text_load_82' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_118 : Operation 759 [1/2] (1.15ns)   --->   "%text_load_83 = load i8* %text_addr_83, align 1" [action_uppercase.cpp:66]   --->   Operation 759 'load' 'text_load_83' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_118 : Operation 760 [2/2] (1.15ns)   --->   "%text_load_84 = load i8* %text_addr_84, align 4" [action_uppercase.cpp:66]   --->   Operation 760 'load' 'text_load_84' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_118 : Operation 761 [2/2] (1.15ns)   --->   "%text_load_85 = load i8* %text_addr_85, align 1" [action_uppercase.cpp:66]   --->   Operation 761 'load' 'text_load_85' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 119 <SV = 117> <Delay = 1.15>
ST_119 : Operation 762 [1/2] (1.15ns)   --->   "%text_load_84 = load i8* %text_addr_84, align 4" [action_uppercase.cpp:66]   --->   Operation 762 'load' 'text_load_84' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_119 : Operation 763 [1/2] (1.15ns)   --->   "%text_load_85 = load i8* %text_addr_85, align 1" [action_uppercase.cpp:66]   --->   Operation 763 'load' 'text_load_85' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_119 : Operation 764 [2/2] (1.15ns)   --->   "%text_load_86 = load i8* %text_addr_86, align 2" [action_uppercase.cpp:66]   --->   Operation 764 'load' 'text_load_86' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_119 : Operation 765 [2/2] (1.15ns)   --->   "%text_load_87 = load i8* %text_addr_87, align 1" [action_uppercase.cpp:66]   --->   Operation 765 'load' 'text_load_87' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 120 <SV = 118> <Delay = 1.15>
ST_120 : Operation 766 [1/2] (1.15ns)   --->   "%text_load_86 = load i8* %text_addr_86, align 2" [action_uppercase.cpp:66]   --->   Operation 766 'load' 'text_load_86' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_120 : Operation 767 [1/2] (1.15ns)   --->   "%text_load_87 = load i8* %text_addr_87, align 1" [action_uppercase.cpp:66]   --->   Operation 767 'load' 'text_load_87' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_120 : Operation 768 [2/2] (1.15ns)   --->   "%text_load_88 = load i8* %text_addr_88, align 8" [action_uppercase.cpp:66]   --->   Operation 768 'load' 'text_load_88' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_120 : Operation 769 [2/2] (1.15ns)   --->   "%text_load_89 = load i8* %text_addr_89, align 1" [action_uppercase.cpp:66]   --->   Operation 769 'load' 'text_load_89' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 121 <SV = 119> <Delay = 1.15>
ST_121 : Operation 770 [1/2] (1.15ns)   --->   "%text_load_88 = load i8* %text_addr_88, align 8" [action_uppercase.cpp:66]   --->   Operation 770 'load' 'text_load_88' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_121 : Operation 771 [1/2] (1.15ns)   --->   "%text_load_89 = load i8* %text_addr_89, align 1" [action_uppercase.cpp:66]   --->   Operation 771 'load' 'text_load_89' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_121 : Operation 772 [2/2] (1.15ns)   --->   "%text_load_90 = load i8* %text_addr_90, align 2" [action_uppercase.cpp:66]   --->   Operation 772 'load' 'text_load_90' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_121 : Operation 773 [2/2] (1.15ns)   --->   "%text_load_91 = load i8* %text_addr_91, align 1" [action_uppercase.cpp:66]   --->   Operation 773 'load' 'text_load_91' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 122 <SV = 120> <Delay = 1.15>
ST_122 : Operation 774 [1/2] (1.15ns)   --->   "%text_load_90 = load i8* %text_addr_90, align 2" [action_uppercase.cpp:66]   --->   Operation 774 'load' 'text_load_90' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_122 : Operation 775 [1/2] (1.15ns)   --->   "%text_load_91 = load i8* %text_addr_91, align 1" [action_uppercase.cpp:66]   --->   Operation 775 'load' 'text_load_91' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_122 : Operation 776 [2/2] (1.15ns)   --->   "%text_load_92 = load i8* %text_addr_92, align 4" [action_uppercase.cpp:66]   --->   Operation 776 'load' 'text_load_92' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_122 : Operation 777 [2/2] (1.15ns)   --->   "%text_load_93 = load i8* %text_addr_93, align 1" [action_uppercase.cpp:66]   --->   Operation 777 'load' 'text_load_93' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 123 <SV = 121> <Delay = 1.15>
ST_123 : Operation 778 [1/2] (1.15ns)   --->   "%text_load_92 = load i8* %text_addr_92, align 4" [action_uppercase.cpp:66]   --->   Operation 778 'load' 'text_load_92' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_123 : Operation 779 [1/2] (1.15ns)   --->   "%text_load_93 = load i8* %text_addr_93, align 1" [action_uppercase.cpp:66]   --->   Operation 779 'load' 'text_load_93' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_123 : Operation 780 [2/2] (1.15ns)   --->   "%text_load_94 = load i8* %text_addr_94, align 2" [action_uppercase.cpp:66]   --->   Operation 780 'load' 'text_load_94' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_123 : Operation 781 [2/2] (1.15ns)   --->   "%text_load_95 = load i8* %text_addr_95, align 1" [action_uppercase.cpp:66]   --->   Operation 781 'load' 'text_load_95' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 124 <SV = 122> <Delay = 1.15>
ST_124 : Operation 782 [1/2] (1.15ns)   --->   "%text_load_94 = load i8* %text_addr_94, align 2" [action_uppercase.cpp:66]   --->   Operation 782 'load' 'text_load_94' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_124 : Operation 783 [1/2] (1.15ns)   --->   "%text_load_95 = load i8* %text_addr_95, align 1" [action_uppercase.cpp:66]   --->   Operation 783 'load' 'text_load_95' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_124 : Operation 784 [2/2] (1.15ns)   --->   "%text_load_96 = load i8* %text_addr_96, align 16" [action_uppercase.cpp:66]   --->   Operation 784 'load' 'text_load_96' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_124 : Operation 785 [2/2] (1.15ns)   --->   "%text_load_97 = load i8* %text_addr_97, align 1" [action_uppercase.cpp:66]   --->   Operation 785 'load' 'text_load_97' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 125 <SV = 123> <Delay = 1.15>
ST_125 : Operation 786 [1/2] (1.15ns)   --->   "%text_load_96 = load i8* %text_addr_96, align 16" [action_uppercase.cpp:66]   --->   Operation 786 'load' 'text_load_96' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_125 : Operation 787 [1/2] (1.15ns)   --->   "%text_load_97 = load i8* %text_addr_97, align 1" [action_uppercase.cpp:66]   --->   Operation 787 'load' 'text_load_97' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_125 : Operation 788 [2/2] (1.15ns)   --->   "%text_load_98 = load i8* %text_addr_98, align 2" [action_uppercase.cpp:66]   --->   Operation 788 'load' 'text_load_98' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_125 : Operation 789 [2/2] (1.15ns)   --->   "%text_load_99 = load i8* %text_addr_99, align 1" [action_uppercase.cpp:66]   --->   Operation 789 'load' 'text_load_99' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 126 <SV = 124> <Delay = 1.15>
ST_126 : Operation 790 [1/2] (1.15ns)   --->   "%text_load_98 = load i8* %text_addr_98, align 2" [action_uppercase.cpp:66]   --->   Operation 790 'load' 'text_load_98' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_126 : Operation 791 [1/2] (1.15ns)   --->   "%text_load_99 = load i8* %text_addr_99, align 1" [action_uppercase.cpp:66]   --->   Operation 791 'load' 'text_load_99' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_126 : Operation 792 [2/2] (1.15ns)   --->   "%text_load_100 = load i8* %text_addr_100, align 4" [action_uppercase.cpp:66]   --->   Operation 792 'load' 'text_load_100' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_126 : Operation 793 [2/2] (1.15ns)   --->   "%text_load_101 = load i8* %text_addr_101, align 1" [action_uppercase.cpp:66]   --->   Operation 793 'load' 'text_load_101' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 127 <SV = 125> <Delay = 1.15>
ST_127 : Operation 794 [1/2] (1.15ns)   --->   "%text_load_100 = load i8* %text_addr_100, align 4" [action_uppercase.cpp:66]   --->   Operation 794 'load' 'text_load_100' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_127 : Operation 795 [1/2] (1.15ns)   --->   "%text_load_101 = load i8* %text_addr_101, align 1" [action_uppercase.cpp:66]   --->   Operation 795 'load' 'text_load_101' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_127 : Operation 796 [2/2] (1.15ns)   --->   "%text_load_102 = load i8* %text_addr_102, align 2" [action_uppercase.cpp:66]   --->   Operation 796 'load' 'text_load_102' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_127 : Operation 797 [2/2] (1.15ns)   --->   "%text_load_103 = load i8* %text_addr_103, align 1" [action_uppercase.cpp:66]   --->   Operation 797 'load' 'text_load_103' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 128 <SV = 126> <Delay = 1.15>
ST_128 : Operation 798 [1/2] (1.15ns)   --->   "%text_load_102 = load i8* %text_addr_102, align 2" [action_uppercase.cpp:66]   --->   Operation 798 'load' 'text_load_102' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_128 : Operation 799 [1/2] (1.15ns)   --->   "%text_load_103 = load i8* %text_addr_103, align 1" [action_uppercase.cpp:66]   --->   Operation 799 'load' 'text_load_103' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_128 : Operation 800 [2/2] (1.15ns)   --->   "%text_load_104 = load i8* %text_addr_104, align 8" [action_uppercase.cpp:66]   --->   Operation 800 'load' 'text_load_104' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_128 : Operation 801 [2/2] (1.15ns)   --->   "%text_load_105 = load i8* %text_addr_105, align 1" [action_uppercase.cpp:66]   --->   Operation 801 'load' 'text_load_105' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 129 <SV = 127> <Delay = 1.15>
ST_129 : Operation 802 [1/2] (1.15ns)   --->   "%text_load_104 = load i8* %text_addr_104, align 8" [action_uppercase.cpp:66]   --->   Operation 802 'load' 'text_load_104' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_129 : Operation 803 [1/2] (1.15ns)   --->   "%text_load_105 = load i8* %text_addr_105, align 1" [action_uppercase.cpp:66]   --->   Operation 803 'load' 'text_load_105' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_129 : Operation 804 [2/2] (1.15ns)   --->   "%text_load_106 = load i8* %text_addr_106, align 2" [action_uppercase.cpp:66]   --->   Operation 804 'load' 'text_load_106' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_129 : Operation 805 [2/2] (1.15ns)   --->   "%text_load_107 = load i8* %text_addr_107, align 1" [action_uppercase.cpp:66]   --->   Operation 805 'load' 'text_load_107' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 130 <SV = 128> <Delay = 1.15>
ST_130 : Operation 806 [1/2] (1.15ns)   --->   "%text_load_106 = load i8* %text_addr_106, align 2" [action_uppercase.cpp:66]   --->   Operation 806 'load' 'text_load_106' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_130 : Operation 807 [1/2] (1.15ns)   --->   "%text_load_107 = load i8* %text_addr_107, align 1" [action_uppercase.cpp:66]   --->   Operation 807 'load' 'text_load_107' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_130 : Operation 808 [2/2] (1.15ns)   --->   "%text_load_108 = load i8* %text_addr_108, align 4" [action_uppercase.cpp:66]   --->   Operation 808 'load' 'text_load_108' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_130 : Operation 809 [2/2] (1.15ns)   --->   "%text_load_109 = load i8* %text_addr_109, align 1" [action_uppercase.cpp:66]   --->   Operation 809 'load' 'text_load_109' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 131 <SV = 129> <Delay = 1.15>
ST_131 : Operation 810 [1/2] (1.15ns)   --->   "%text_load_108 = load i8* %text_addr_108, align 4" [action_uppercase.cpp:66]   --->   Operation 810 'load' 'text_load_108' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_131 : Operation 811 [1/2] (1.15ns)   --->   "%text_load_109 = load i8* %text_addr_109, align 1" [action_uppercase.cpp:66]   --->   Operation 811 'load' 'text_load_109' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_131 : Operation 812 [2/2] (1.15ns)   --->   "%text_load_110 = load i8* %text_addr_110, align 2" [action_uppercase.cpp:66]   --->   Operation 812 'load' 'text_load_110' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_131 : Operation 813 [2/2] (1.15ns)   --->   "%text_load_111 = load i8* %text_addr_111, align 1" [action_uppercase.cpp:66]   --->   Operation 813 'load' 'text_load_111' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 132 <SV = 130> <Delay = 1.15>
ST_132 : Operation 814 [1/2] (1.15ns)   --->   "%text_load_110 = load i8* %text_addr_110, align 2" [action_uppercase.cpp:66]   --->   Operation 814 'load' 'text_load_110' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_132 : Operation 815 [1/2] (1.15ns)   --->   "%text_load_111 = load i8* %text_addr_111, align 1" [action_uppercase.cpp:66]   --->   Operation 815 'load' 'text_load_111' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_132 : Operation 816 [2/2] (1.15ns)   --->   "%text_load_112 = load i8* %text_addr_112, align 16" [action_uppercase.cpp:66]   --->   Operation 816 'load' 'text_load_112' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_132 : Operation 817 [2/2] (1.15ns)   --->   "%text_load_113 = load i8* %text_addr_113, align 1" [action_uppercase.cpp:66]   --->   Operation 817 'load' 'text_load_113' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 133 <SV = 131> <Delay = 1.15>
ST_133 : Operation 818 [1/2] (1.15ns)   --->   "%text_load_112 = load i8* %text_addr_112, align 16" [action_uppercase.cpp:66]   --->   Operation 818 'load' 'text_load_112' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_133 : Operation 819 [1/2] (1.15ns)   --->   "%text_load_113 = load i8* %text_addr_113, align 1" [action_uppercase.cpp:66]   --->   Operation 819 'load' 'text_load_113' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_133 : Operation 820 [2/2] (1.15ns)   --->   "%text_load_114 = load i8* %text_addr_114, align 2" [action_uppercase.cpp:66]   --->   Operation 820 'load' 'text_load_114' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_133 : Operation 821 [2/2] (1.15ns)   --->   "%text_load_115 = load i8* %text_addr_115, align 1" [action_uppercase.cpp:66]   --->   Operation 821 'load' 'text_load_115' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 134 <SV = 132> <Delay = 1.15>
ST_134 : Operation 822 [1/2] (1.15ns)   --->   "%text_load_114 = load i8* %text_addr_114, align 2" [action_uppercase.cpp:66]   --->   Operation 822 'load' 'text_load_114' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_134 : Operation 823 [1/2] (1.15ns)   --->   "%text_load_115 = load i8* %text_addr_115, align 1" [action_uppercase.cpp:66]   --->   Operation 823 'load' 'text_load_115' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_134 : Operation 824 [2/2] (1.15ns)   --->   "%text_load_116 = load i8* %text_addr_116, align 4" [action_uppercase.cpp:66]   --->   Operation 824 'load' 'text_load_116' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_134 : Operation 825 [2/2] (1.15ns)   --->   "%text_load_117 = load i8* %text_addr_117, align 1" [action_uppercase.cpp:66]   --->   Operation 825 'load' 'text_load_117' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 135 <SV = 133> <Delay = 1.15>
ST_135 : Operation 826 [1/2] (1.15ns)   --->   "%text_load_116 = load i8* %text_addr_116, align 4" [action_uppercase.cpp:66]   --->   Operation 826 'load' 'text_load_116' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_135 : Operation 827 [1/2] (1.15ns)   --->   "%text_load_117 = load i8* %text_addr_117, align 1" [action_uppercase.cpp:66]   --->   Operation 827 'load' 'text_load_117' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_135 : Operation 828 [2/2] (1.15ns)   --->   "%text_load_118 = load i8* %text_addr_118, align 2" [action_uppercase.cpp:66]   --->   Operation 828 'load' 'text_load_118' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_135 : Operation 829 [2/2] (1.15ns)   --->   "%text_load_119 = load i8* %text_addr_119, align 1" [action_uppercase.cpp:66]   --->   Operation 829 'load' 'text_load_119' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 136 <SV = 134> <Delay = 1.15>
ST_136 : Operation 830 [1/2] (1.15ns)   --->   "%text_load_118 = load i8* %text_addr_118, align 2" [action_uppercase.cpp:66]   --->   Operation 830 'load' 'text_load_118' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_136 : Operation 831 [1/2] (1.15ns)   --->   "%text_load_119 = load i8* %text_addr_119, align 1" [action_uppercase.cpp:66]   --->   Operation 831 'load' 'text_load_119' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_136 : Operation 832 [2/2] (1.15ns)   --->   "%text_load_120 = load i8* %text_addr_120, align 8" [action_uppercase.cpp:66]   --->   Operation 832 'load' 'text_load_120' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_136 : Operation 833 [2/2] (1.15ns)   --->   "%text_load_121 = load i8* %text_addr_121, align 1" [action_uppercase.cpp:66]   --->   Operation 833 'load' 'text_load_121' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 137 <SV = 135> <Delay = 1.15>
ST_137 : Operation 834 [1/2] (1.15ns)   --->   "%text_load_120 = load i8* %text_addr_120, align 8" [action_uppercase.cpp:66]   --->   Operation 834 'load' 'text_load_120' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_137 : Operation 835 [1/2] (1.15ns)   --->   "%text_load_121 = load i8* %text_addr_121, align 1" [action_uppercase.cpp:66]   --->   Operation 835 'load' 'text_load_121' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_137 : Operation 836 [2/2] (1.15ns)   --->   "%text_load_122 = load i8* %text_addr_122, align 2" [action_uppercase.cpp:66]   --->   Operation 836 'load' 'text_load_122' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_137 : Operation 837 [2/2] (1.15ns)   --->   "%text_load_123 = load i8* %text_addr_123, align 1" [action_uppercase.cpp:66]   --->   Operation 837 'load' 'text_load_123' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 138 <SV = 136> <Delay = 1.15>
ST_138 : Operation 838 [1/2] (1.15ns)   --->   "%text_load_122 = load i8* %text_addr_122, align 2" [action_uppercase.cpp:66]   --->   Operation 838 'load' 'text_load_122' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_138 : Operation 839 [1/2] (1.15ns)   --->   "%text_load_123 = load i8* %text_addr_123, align 1" [action_uppercase.cpp:66]   --->   Operation 839 'load' 'text_load_123' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_138 : Operation 840 [2/2] (1.15ns)   --->   "%text_load_124 = load i8* %text_addr_124, align 4" [action_uppercase.cpp:66]   --->   Operation 840 'load' 'text_load_124' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_138 : Operation 841 [2/2] (1.15ns)   --->   "%text_load_125 = load i8* %text_addr_125, align 1" [action_uppercase.cpp:66]   --->   Operation 841 'load' 'text_load_125' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 139 <SV = 137> <Delay = 1.15>
ST_139 : Operation 842 [1/2] (1.15ns)   --->   "%text_load_124 = load i8* %text_addr_124, align 4" [action_uppercase.cpp:66]   --->   Operation 842 'load' 'text_load_124' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_139 : Operation 843 [1/2] (1.15ns)   --->   "%text_load_125 = load i8* %text_addr_125, align 1" [action_uppercase.cpp:66]   --->   Operation 843 'load' 'text_load_125' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_139 : Operation 844 [2/2] (1.15ns)   --->   "%text_load_126 = load i8* %text_addr_126, align 2" [action_uppercase.cpp:66]   --->   Operation 844 'load' 'text_load_126' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_139 : Operation 845 [2/2] (1.15ns)   --->   "%text_load_127 = load i8* %text_addr_127, align 1" [action_uppercase.cpp:66]   --->   Operation 845 'load' 'text_load_127' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 140 <SV = 138> <Delay = 4.37>
ST_140 : Operation 846 [1/1] (0.00ns)   --->   "%dout_gmem_V_addr_1 = getelementptr i1024* %din_gmem_V, i64 %add_ln66" [action_uppercase.cpp:66]   --->   Operation 846 'getelementptr' 'dout_gmem_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 847 [1/2] (1.15ns)   --->   "%text_load_126 = load i8* %text_addr_126, align 2" [action_uppercase.cpp:66]   --->   Operation 847 'load' 'text_load_126' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_140 : Operation 848 [1/2] (1.15ns)   --->   "%text_load_127 = load i8* %text_addr_127, align 1" [action_uppercase.cpp:66]   --->   Operation 848 'load' 'text_load_127' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_140 : Operation 849 [1/1] (4.37ns)   --->   "%dout_gmem_V_addr_1_r = call i1 @_ssdm_op_WriteReq.m_axi.i1024P(i1024* %dout_gmem_V_addr_1, i32 1)" [action_uppercase.cpp:66]   --->   Operation 849 'writereq' 'dout_gmem_V_addr_1_r' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 139> <Delay = 4.37>
ST_141 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_128 = call i1024 @_ssdm_op_BitConcatenate.i1024.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %text_load_127, i8 %text_load_126, i8 %text_load_125, i8 %text_load_124, i8 %text_load_123, i8 %text_load_122, i8 %text_load_121, i8 %text_load_120, i8 %text_load_119, i8 %text_load_118, i8 %text_load_117, i8 %text_load_116, i8 %text_load_115, i8 %text_load_114, i8 %text_load_113, i8 %text_load_112, i8 %text_load_111, i8 %text_load_110, i8 %text_load_109, i8 %text_load_108, i8 %text_load_107, i8 %text_load_106, i8 %text_load_105, i8 %text_load_104, i8 %text_load_103, i8 %text_load_102, i8 %text_load_101, i8 %text_load_100, i8 %text_load_99, i8 %text_load_98, i8 %text_load_97, i8 %text_load_96, i8 %text_load_95, i8 %text_load_94, i8 %text_load_93, i8 %text_load_92, i8 %text_load_91, i8 %text_load_90, i8 %text_load_89, i8 %text_load_88, i8 %text_load_87, i8 %text_load_86, i8 %text_load_85, i8 %text_load_84, i8 %text_load_83, i8 %text_load_82, i8 %text_load_81, i8 %text_load_80, i8 %text_load_79, i8 %text_load_78, i8 %text_load_77, i8 %text_load_76, i8 %text_load_75, i8 %text_load_74, i8 %text_load_73, i8 %text_load_72, i8 %text_load_71, i8 %text_load_70, i8 %text_load_69, i8 %text_load_68, i8 %text_load_67, i8 %text_load_66, i8 %text_load_65, i8 %text_load_64, i8 %text_load_63, i8 %text_load_62, i8 %text_load_61, i8 %text_load_60, i8 %text_load_59, i8 %text_load_58, i8 %text_load_57, i8 %text_load_56, i8 %text_load_55, i8 %text_load_54, i8 %text_load_53, i8 %text_load_52, i8 %text_load_51, i8 %text_load_50, i8 %text_load_49, i8 %text_load_48, i8 %text_load_47, i8 %text_load_46, i8 %text_load_45, i8 %text_load_44, i8 %text_load_43, i8 %text_load_42, i8 %text_load_41, i8 %text_load_40, i8 %text_load_39, i8 %text_load_38, i8 %text_load_37, i8 %text_load_36, i8 %text_load_35, i8 %text_load_34, i8 %text_load_33, i8 %text_load_32, i8 %text_load_31, i8 %text_load_30, i8 %text_load_29, i8 %text_load_28, i8 %text_load_27, i8 %text_load_26, i8 %text_load_25, i8 %text_load_24, i8 %text_load_23, i8 %text_load_22, i8 %text_load_21, i8 %text_load_20, i8 %text_load_19, i8 %text_load_18, i8 %text_load_17, i8 %text_load_16, i8 %text_load_15, i8 %text_load_14, i8 %text_load_13, i8 %text_load_12, i8 %text_load_11, i8 %text_load_10, i8 %text_load_9, i8 %text_load_8, i8 %text_load_7, i8 %text_load_6, i8 %text_load_5, i8 %text_load_4, i8 %text_load_3, i8 %text_load_2, i8 %text_load_1, i8 %text_load)" [action_uppercase.cpp:66]   --->   Operation 850 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 851 [1/1] (4.37ns)   --->   "call void @_ssdm_op_Write.m_axi.i1024P(i1024* %dout_gmem_V_addr_1, i1024 %tmp_128, i128 -1)" [action_uppercase.cpp:66]   --->   Operation 851 'write' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 140> <Delay = 4.37>
ST_142 : Operation 852 [5/5] (4.37ns)   --->   "%dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %dout_gmem_V_addr_1)" [action_uppercase.cpp:66]   --->   Operation 852 'writeresp' 'dout_gmem_V_addr_1_r_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 141> <Delay = 4.37>
ST_143 : Operation 853 [4/5] (4.37ns)   --->   "%dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %dout_gmem_V_addr_1)" [action_uppercase.cpp:66]   --->   Operation 853 'writeresp' 'dout_gmem_V_addr_1_r_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 142> <Delay = 4.37>
ST_144 : Operation 854 [3/5] (4.37ns)   --->   "%dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %dout_gmem_V_addr_1)" [action_uppercase.cpp:66]   --->   Operation 854 'writeresp' 'dout_gmem_V_addr_1_r_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 143> <Delay = 4.37>
ST_145 : Operation 855 [2/5] (4.37ns)   --->   "%dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %dout_gmem_V_addr_1)" [action_uppercase.cpp:66]   --->   Operation 855 'writeresp' 'dout_gmem_V_addr_1_r_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 144> <Delay = 4.37>
ST_146 : Operation 856 [1/5] (4.37ns)   --->   "%dout_gmem_V_addr_1_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i1024P(i1024* %dout_gmem_V_addr_1)" [action_uppercase.cpp:66]   --->   Operation 856 'writeresp' 'dout_gmem_V_addr_1_r_1' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_146 : Operation 857 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_127)" [action_uppercase.cpp:71]   --->   Operation 857 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 858 [1/1] (0.00ns)   --->   "br label %1" [action_uppercase.cpp:71]   --->   Operation 858 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('size') with incoming values : ('act_reg.Data.in.size') ('size', action_uppercase.cpp:68) [151]  (0.603 ns)

 <State 2>: 0.859ns
The critical path consists of the following:
	'phi' operation ('size') with incoming values : ('act_reg.Data.in.size') ('size', action_uppercase.cpp:68) [151]  (0 ns)
	'icmp' operation ('icmp_ln46', action_uppercase.cpp:46) [154]  (0.859 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('dout_gmem_V_addr', action_uppercase.cpp:55) [165]  (0 ns)
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus request on port 'din_gmem_V' (action_uppercase.cpp:55) [166]  (4.38 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus read on port 'din_gmem_V' (action_uppercase.cpp:55) [167]  (4.38 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'trunc_ln55', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [169]  (1.16 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_2', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [173]  (1.16 ns)

 <State 13>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_4', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [177]  (1.16 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_6', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [181]  (1.16 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_8', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [185]  (1.16 ns)

 <State 16>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_s', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [189]  (1.16 ns)

 <State 17>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_11', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [193]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_13', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [197]  (1.16 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_15', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [201]  (1.16 ns)

 <State 20>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_17', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [205]  (1.16 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_19', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [209]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_21', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [213]  (1.16 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_23', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [217]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_25', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [221]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_27', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [225]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_29', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [229]  (1.16 ns)

 <State 27>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_31', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [233]  (1.16 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_33', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [237]  (1.16 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_35', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [241]  (1.16 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_37', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [245]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_39', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [249]  (1.16 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_41', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [253]  (1.16 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_43', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [257]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_45', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [261]  (1.16 ns)

 <State 35>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_47', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [265]  (1.16 ns)

 <State 36>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_49', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [269]  (1.16 ns)

 <State 37>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_51', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [273]  (1.16 ns)

 <State 38>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_53', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [277]  (1.16 ns)

 <State 39>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_55', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [281]  (1.16 ns)

 <State 40>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_57', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [285]  (1.16 ns)

 <State 41>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_59', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [289]  (1.16 ns)

 <State 42>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_61', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [293]  (1.16 ns)

 <State 43>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_63', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [297]  (1.16 ns)

 <State 44>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_65', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [301]  (1.16 ns)

 <State 45>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_67', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [305]  (1.16 ns)

 <State 46>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_69', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [309]  (1.16 ns)

 <State 47>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_71', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [313]  (1.16 ns)

 <State 48>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_73', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [317]  (1.16 ns)

 <State 49>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_75', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [321]  (1.16 ns)

 <State 50>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_77', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [325]  (1.16 ns)

 <State 51>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_79', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [329]  (1.16 ns)

 <State 52>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_81', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [333]  (1.16 ns)

 <State 53>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_83', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [337]  (1.16 ns)

 <State 54>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_85', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [341]  (1.16 ns)

 <State 55>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_87', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [345]  (1.16 ns)

 <State 56>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_89', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [349]  (1.16 ns)

 <State 57>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_91', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [353]  (1.16 ns)

 <State 58>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_93', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [357]  (1.16 ns)

 <State 59>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_95', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [361]  (1.16 ns)

 <State 60>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_97', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [365]  (1.16 ns)

 <State 61>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_99', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [369]  (1.16 ns)

 <State 62>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_101', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [373]  (1.16 ns)

 <State 63>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_103', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [377]  (1.16 ns)

 <State 64>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_105', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [381]  (1.16 ns)

 <State 65>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_107', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [385]  (1.16 ns)

 <State 66>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_109', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [389]  (1.16 ns)

 <State 67>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_111', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [393]  (1.16 ns)

 <State 68>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_113', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [397]  (1.16 ns)

 <State 69>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_115', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [401]  (1.16 ns)

 <State 70>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_117', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [405]  (1.16 ns)

 <State 71>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_119', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [409]  (1.16 ns)

 <State 72>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_121', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [413]  (1.16 ns)

 <State 73>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_123', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [417]  (1.16 ns)

 <State 74>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln55', action_uppercase.cpp:55) of variable 'tmp_125', action_uppercase.cpp:55 on array 'text', action_uppercase.cpp:48 [421]  (1.16 ns)

 <State 75>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', action_uppercase.cpp:59) [426]  (0 ns)
	'getelementptr' operation ('text_addr_128', action_uppercase.cpp:61) [434]  (0 ns)
	'load' operation ('text_load_128', action_uppercase.cpp:61) on array 'text', action_uppercase.cpp:48 [435]  (1.16 ns)

 <State 76>: 2.8ns
The critical path consists of the following:
	'load' operation ('text_load_128', action_uppercase.cpp:61) on array 'text', action_uppercase.cpp:48 [435]  (1.16 ns)
	'add' operation ('add_ln62', action_uppercase.cpp:62) [441]  (0.481 ns)
	'store' operation ('store_ln62', action_uppercase.cpp:62) of variable 'add_ln62', action_uppercase.cpp:62 on array 'text', action_uppercase.cpp:48 [442]  (1.16 ns)

 <State 77>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [449]  (1.16 ns)

 <State 78>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_2', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [451]  (1.16 ns)

 <State 79>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_4', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [453]  (1.16 ns)

 <State 80>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_6', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [455]  (1.16 ns)

 <State 81>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_8', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [457]  (1.16 ns)

 <State 82>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_10', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [459]  (1.16 ns)

 <State 83>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_12', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [461]  (1.16 ns)

 <State 84>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_14', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [463]  (1.16 ns)

 <State 85>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_16', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [465]  (1.16 ns)

 <State 86>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_18', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [467]  (1.16 ns)

 <State 87>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_20', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [469]  (1.16 ns)

 <State 88>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_22', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [471]  (1.16 ns)

 <State 89>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_24', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [473]  (1.16 ns)

 <State 90>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_26', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [475]  (1.16 ns)

 <State 91>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_28', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [477]  (1.16 ns)

 <State 92>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_30', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [479]  (1.16 ns)

 <State 93>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_32', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [481]  (1.16 ns)

 <State 94>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_34', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [483]  (1.16 ns)

 <State 95>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_36', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [485]  (1.16 ns)

 <State 96>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_38', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [487]  (1.16 ns)

 <State 97>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_40', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [489]  (1.16 ns)

 <State 98>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_42', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [491]  (1.16 ns)

 <State 99>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_44', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [493]  (1.16 ns)

 <State 100>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_46', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [495]  (1.16 ns)

 <State 101>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_48', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [497]  (1.16 ns)

 <State 102>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_50', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [499]  (1.16 ns)

 <State 103>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_52', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [501]  (1.16 ns)

 <State 104>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_54', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [503]  (1.16 ns)

 <State 105>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_56', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [505]  (1.16 ns)

 <State 106>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_58', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [507]  (1.16 ns)

 <State 107>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_60', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [509]  (1.16 ns)

 <State 108>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_62', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [511]  (1.16 ns)

 <State 109>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_64', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [513]  (1.16 ns)

 <State 110>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_66', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [515]  (1.16 ns)

 <State 111>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_68', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [517]  (1.16 ns)

 <State 112>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_70', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [519]  (1.16 ns)

 <State 113>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_72', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [521]  (1.16 ns)

 <State 114>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_74', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [523]  (1.16 ns)

 <State 115>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_76', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [525]  (1.16 ns)

 <State 116>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_78', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [527]  (1.16 ns)

 <State 117>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_80', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [529]  (1.16 ns)

 <State 118>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_82', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [531]  (1.16 ns)

 <State 119>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_84', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [533]  (1.16 ns)

 <State 120>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_86', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [535]  (1.16 ns)

 <State 121>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_88', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [537]  (1.16 ns)

 <State 122>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_90', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [539]  (1.16 ns)

 <State 123>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_92', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [541]  (1.16 ns)

 <State 124>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_94', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [543]  (1.16 ns)

 <State 125>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_96', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [545]  (1.16 ns)

 <State 126>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_98', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [547]  (1.16 ns)

 <State 127>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_100', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [549]  (1.16 ns)

 <State 128>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_102', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [551]  (1.16 ns)

 <State 129>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_104', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [553]  (1.16 ns)

 <State 130>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_106', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [555]  (1.16 ns)

 <State 131>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_108', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [557]  (1.16 ns)

 <State 132>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_110', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [559]  (1.16 ns)

 <State 133>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_112', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [561]  (1.16 ns)

 <State 134>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_114', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [563]  (1.16 ns)

 <State 135>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_116', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [565]  (1.16 ns)

 <State 136>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_118', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [567]  (1.16 ns)

 <State 137>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_120', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [569]  (1.16 ns)

 <State 138>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_122', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [571]  (1.16 ns)

 <State 139>: 1.16ns
The critical path consists of the following:
	'load' operation ('text_load_124', action_uppercase.cpp:66) on array 'text', action_uppercase.cpp:48 [573]  (1.16 ns)

 <State 140>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('dout_gmem_V_addr_1', action_uppercase.cpp:66) [448]  (0 ns)
	bus request on port 'din_gmem_V' (action_uppercase.cpp:66) [578]  (4.38 ns)

 <State 141>: 4.38ns
The critical path consists of the following:
	bus write on port 'din_gmem_V' (action_uppercase.cpp:66) [579]  (4.38 ns)

 <State 142>: 4.38ns
The critical path consists of the following:
	bus access on port 'din_gmem_V' (action_uppercase.cpp:66) [580]  (4.38 ns)

 <State 143>: 4.38ns
The critical path consists of the following:
	bus access on port 'din_gmem_V' (action_uppercase.cpp:66) [580]  (4.38 ns)

 <State 144>: 4.38ns
The critical path consists of the following:
	bus access on port 'din_gmem_V' (action_uppercase.cpp:66) [580]  (4.38 ns)

 <State 145>: 4.38ns
The critical path consists of the following:
	bus access on port 'din_gmem_V' (action_uppercase.cpp:66) [580]  (4.38 ns)

 <State 146>: 4.38ns
The critical path consists of the following:
	bus access on port 'din_gmem_V' (action_uppercase.cpp:66) [580]  (4.38 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
