Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar  6 19:01:27 2023
| Host         : DESKTOP-LOLTF0F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Black_box_datapath_timing_summary_routed.rpt -pb Black_box_datapath_timing_summary_routed.pb -rpx Black_box_datapath_timing_summary_routed.rpx -warn_on_violation
| Design       : Black_box_datapath
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (384)
5. checking no_input_delay (36)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (384)
--------------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  404          inf        0.000                      0                  404           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           404 Endpoints
Min Delay           404 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            Z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.483ns  (logic 4.583ns (29.604%)  route 10.899ns (70.396%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.821     7.029    Reg16/Reg/RegisterR15[0].UR15/D_out1__0
    SLICE_X1Y129         LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  Reg16/Reg/RegisterR15[0].UR15/Z_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.816     7.969    Reg16/Reg/RegisterR15[2].UR15/cc_1
    SLICE_X1Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.093 r  Reg16/Reg/RegisterR15[2].UR15/Q_i_5__0/O
                         net (fo=1, routed)           0.729     8.822    Reg16/Reg/RegisterR15[4].UR15/cc_3
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.124     8.946 f  Reg16/Reg/RegisterR15[4].UR15/Q_i_2__3/O
                         net (fo=2, routed)           0.967     9.913    Reg16/Reg/RegisterR15[5].UR15/Z[3]
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.124    10.037 f  Reg16/Reg/RegisterR15[5].UR15/Z_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.574    10.611    Reg16/Reg/RegisterR15[5].UR15/Z_OBUF_inst_i_2_n_0
    SLICE_X0Y131         LUT6 (Prop_lut6_I0_O)        0.124    10.735 r  Reg16/Reg/RegisterR15[5].UR15/Z_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.114    12.848    Z_OBUF
    C14                  OBUF (Prop_obuf_I_O)         2.634    15.483 r  Z_OBUF_inst/O
                         net (fo=0)                   0.000    15.483    Z
    C14                                                               r  Z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            V
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.789ns  (logic 4.706ns (31.819%)  route 10.083ns (68.181%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.816     7.024    Reg16/Reg/RegisterR15[1].UR15/D_out1__0_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  Reg16/Reg/RegisterR15[1].UR15/V_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.405     7.553    Reg16/Reg/RegisterR15[3].UR15/C_out0__0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124     7.677 r  Reg16/Reg/RegisterR15[3].UR15/V_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.662     8.339    Reg16/Reg/RegisterR15[5].UR15/cc_4
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.463 r  Reg16/Reg/RegisterR15[5].UR15/V_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.246     9.709    Reg16/Reg/RegisterR15[7].UR15/cc_6
    SLICE_X0Y133         LUT5 (Prop_lut5_I4_O)        0.152     9.861 r  Reg16/Reg/RegisterR15[7].UR15/V_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.076    11.937    V_OBUF
    B13                  OBUF (Prop_obuf_I_O)         2.853    14.789 r  V_OBUF_inst/O
                         net (fo=0)                   0.000    14.789    V
    B13                                                               r  V (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            C
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.535ns  (logic 4.480ns (30.821%)  route 10.055ns (69.179%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.816     7.024    Reg16/Reg/RegisterR15[1].UR15/D_out1__0_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  Reg16/Reg/RegisterR15[1].UR15/V_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.405     7.553    Reg16/Reg/RegisterR15[3].UR15/C_out0__0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124     7.677 r  Reg16/Reg/RegisterR15[3].UR15/V_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.662     8.339    Reg16/Reg/RegisterR15[5].UR15/cc_4
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.463 r  Reg16/Reg/RegisterR15[5].UR15/V_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.246     9.709    Reg16/Reg/RegisterR15[7].UR15/cc_6
    SLICE_X0Y133         LUT5 (Prop_lut5_I0_O)        0.124     9.833 r  Reg16/Reg/RegisterR15[7].UR15/C_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.048    11.881    C_OBUF
    C12                  OBUF (Prop_obuf_I_O)         2.655    14.535 r  C_OBUF_inst/O
                         net (fo=0)                   0.000    14.535    C
    C12                                                               r  C (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.885ns  (logic 4.470ns (32.193%)  route 9.415ns (67.807%))
  Logic Levels:           9  (IBUF=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.816     7.024    Reg16/Reg/RegisterR15[1].UR15/D_out1__0_0
    SLICE_X1Y129         LUT6 (Prop_lut6_I4_O)        0.124     7.148 r  Reg16/Reg/RegisterR15[1].UR15/V_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.405     7.553    Reg16/Reg/RegisterR15[3].UR15/C_out0__0
    SLICE_X1Y130         LUT6 (Prop_lut6_I0_O)        0.124     7.677 r  Reg16/Reg/RegisterR15[3].UR15/V_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.662     8.339    Reg16/Reg/RegisterR15[5].UR15/cc_4
    SLICE_X2Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.463 r  Reg16/Reg/RegisterR15[5].UR15/V_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.582     9.046    Reg16/Reg/RegisterR15[7].UR15/cc_6
    SLICE_X0Y132         LUT6 (Prop_lut6_I2_O)        0.124     9.170 r  Reg16/Reg/RegisterR15[7].UR15/N_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.070    11.240    N_OBUF
    B14                  OBUF (Prop_obuf_I_O)         2.645    13.885 r  N_OBUF_inst/O
                         net (fo=0)                   0.000    13.885    N
    B14                                                               r  N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            Reg16/Reg/RegisterR6[3].UR6/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 1.825ns (15.563%)  route 9.902ns (84.437%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.821     7.029    Reg16/Reg/RegisterR15[0].UR15/D_out1__0
    SLICE_X1Y129         LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  Reg16/Reg/RegisterR15[0].UR15/Z_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.816     7.969    Reg16/Reg/RegisterR15[2].UR15/cc_1
    SLICE_X1Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.093 r  Reg16/Reg/RegisterR15[2].UR15/Z_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.973     9.066    Reg16/Reg/RegisterR15[3].UR15/cc_2
    SLICE_X0Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.190 r  Reg16/Reg/RegisterR15[3].UR15/Z_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.622     9.812    Reg16/Reg/RegisterR15[3].UR15/data_alu[0]
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.936 r  Reg16/Reg/RegisterR15[3].UR15/Q_i_1__3/O
                         net (fo=16, routed)          1.792    11.728    Reg16/Reg/RegisterR6[3].UR6/D_Data[0]
    SLICE_X4Y126         FDCE                                         r  Reg16/Reg/RegisterR6[3].UR6/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            Reg16/Reg/RegisterR7[4].UR7/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.699ns  (logic 1.949ns (16.661%)  route 9.750ns (83.339%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.821     7.029    Reg16/Reg/RegisterR15[0].UR15/D_out1__0
    SLICE_X1Y129         LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  Reg16/Reg/RegisterR15[0].UR15/Z_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.816     7.969    Reg16/Reg/RegisterR15[2].UR15/cc_1
    SLICE_X1Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.093 r  Reg16/Reg/RegisterR15[2].UR15/Z_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.816     8.909    Reg16/Reg/RegisterR15[3].UR15/cc_2
    SLICE_X0Y130         LUT6 (Prop_lut6_I4_O)        0.124     9.033 r  Reg16/Reg/RegisterR15[3].UR15/Z_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.433     9.466    Reg16/Reg/RegisterR15[4].UR15/alu_out[0]
    SLICE_X0Y130         LUT6 (Prop_lut6_I0_O)        0.124     9.590 r  Reg16/Reg/RegisterR15[4].UR15/Z_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.820    10.411    Reg16/Reg/RegisterR15[4].UR15/data_alu[0]
    SLICE_X0Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.535 r  Reg16/Reg/RegisterR15[4].UR15/Q_i_1__0/O
                         net (fo=16, routed)          1.164    11.699    Reg16/Reg/RegisterR7[4].UR7/D_Data[0]
    SLICE_X7Y126         FDCE                                         r  Reg16/Reg/RegisterR7[4].UR7/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            Reg16/Reg/RegisterR10[3].UR10/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.685ns  (logic 1.825ns (15.621%)  route 9.859ns (84.379%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.821     7.029    Reg16/Reg/RegisterR15[0].UR15/D_out1__0
    SLICE_X1Y129         LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  Reg16/Reg/RegisterR15[0].UR15/Z_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.816     7.969    Reg16/Reg/RegisterR15[2].UR15/cc_1
    SLICE_X1Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.093 r  Reg16/Reg/RegisterR15[2].UR15/Z_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.973     9.066    Reg16/Reg/RegisterR15[3].UR15/cc_2
    SLICE_X0Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.190 r  Reg16/Reg/RegisterR15[3].UR15/Z_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.622     9.812    Reg16/Reg/RegisterR15[3].UR15/data_alu[0]
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.936 r  Reg16/Reg/RegisterR15[3].UR15/Q_i_1__3/O
                         net (fo=16, routed)          1.749    11.685    Reg16/Reg/RegisterR10[3].UR10/D_Data[0]
    SLICE_X5Y126         FDCE                                         r  Reg16/Reg/RegisterR10[3].UR10/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            Reg16/Reg/RegisterR2[3].UR2/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.576ns  (logic 1.825ns (15.767%)  route 9.751ns (84.233%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.821     7.029    Reg16/Reg/RegisterR15[0].UR15/D_out1__0
    SLICE_X1Y129         LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  Reg16/Reg/RegisterR15[0].UR15/Z_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.816     7.969    Reg16/Reg/RegisterR15[2].UR15/cc_1
    SLICE_X1Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.093 r  Reg16/Reg/RegisterR15[2].UR15/Z_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.973     9.066    Reg16/Reg/RegisterR15[3].UR15/cc_2
    SLICE_X0Y129         LUT4 (Prop_lut4_I1_O)        0.124     9.190 r  Reg16/Reg/RegisterR15[3].UR15/Z_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.622     9.812    Reg16/Reg/RegisterR15[3].UR15/data_alu[0]
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     9.936 r  Reg16/Reg/RegisterR15[3].UR15/Q_i_1__3/O
                         net (fo=16, routed)          1.640    11.576    Reg16/Reg/RegisterR2[3].UR2/D_Data[0]
    SLICE_X6Y125         FDCE                                         r  Reg16/Reg/RegisterR2[3].UR2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BA[0]
                            (input port)
  Destination:            Reg16/Reg/RegisterR6[4].UR6/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.557ns  (logic 1.949ns (16.866%)  route 9.608ns (83.134%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  BA[0] (IN)
                         net (fo=0)                   0.000     0.000    BA[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  BA_IBUF[0]_inst/O
                         net (fo=32, routed)          2.884     3.842    Reg16/Reg/RegisterR7[0].UR7/BA_IBUF[0]
    SLICE_X8Y129         LUT6 (Prop_lut6_I2_O)        0.124     3.966 r  Reg16/Reg/RegisterR7[0].UR7/D_out_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           1.052     5.018    Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11_0[1]
    SLICE_X7Y128         LUT6 (Prop_lut6_I3_O)        0.124     5.142 r  Reg16/Reg/RegisterR15[0].UR15/D_out_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.942     6.084    Reg16/Reg/RegisterR15[0].UR15/B_data[0]
    SLICE_X0Y128         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  Reg16/Reg/RegisterR15[0].UR15/V_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.821     7.029    Reg16/Reg/RegisterR15[0].UR15/D_out1__0
    SLICE_X1Y129         LUT5 (Prop_lut5_I1_O)        0.124     7.153 r  Reg16/Reg/RegisterR15[0].UR15/Z_OBUF_inst_i_13/O
                         net (fo=3, routed)           0.816     7.969    Reg16/Reg/RegisterR15[2].UR15/cc_1
    SLICE_X1Y130         LUT5 (Prop_lut5_I0_O)        0.124     8.093 r  Reg16/Reg/RegisterR15[2].UR15/Z_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.816     8.909    Reg16/Reg/RegisterR15[3].UR15/cc_2
    SLICE_X0Y130         LUT6 (Prop_lut6_I4_O)        0.124     9.033 r  Reg16/Reg/RegisterR15[3].UR15/Z_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.433     9.466    Reg16/Reg/RegisterR15[4].UR15/alu_out[0]
    SLICE_X0Y130         LUT6 (Prop_lut6_I0_O)        0.124     9.590 r  Reg16/Reg/RegisterR15[4].UR15/Z_OBUF_inst_i_6/O
                         net (fo=2, routed)           0.820    10.411    Reg16/Reg/RegisterR15[4].UR15/data_alu[0]
    SLICE_X0Y128         LUT6 (Prop_lut6_I0_O)        0.124    10.535 r  Reg16/Reg/RegisterR15[4].UR15/Q_i_1__0/O
                         net (fo=16, routed)          1.023    11.557    Reg16/Reg/RegisterR6[4].UR6/D_Data[0]
    SLICE_X4Y126         FDCE                                         r  Reg16/Reg/RegisterR6[4].UR6/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AA[1]
                            (input port)
  Destination:            ADDR_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.539ns  (logic 3.893ns (33.741%)  route 7.646ns (66.259%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  AA[1] (IN)
                         net (fo=0)                   0.000     0.000    AA[1]
    D17                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  AA_IBUF[1]_inst/O
                         net (fo=32, routed)          3.743     4.709    Reg16/Reg/RegisterR11[2].UR11/AA_IBUF[1]
    SLICE_X7Y127         LUT6 (Prop_lut6_I4_O)        0.124     4.833 r  Reg16/Reg/RegisterR11[2].UR11/ADDR_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.520     5.353    Reg16/Reg/RegisterR15[2].UR15/ADDR_out[2][2]
    SLICE_X6Y127         LUT6 (Prop_lut6_I5_O)        0.124     5.477 r  Reg16/Reg/RegisterR15[2].UR15/ADDR_out_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           3.383     8.860    ADDR_out_OBUF[2]
    A10                  OBUF (Prop_obuf_I_O)         2.679    11.539 r  ADDR_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.539    ADDR_out[2]
    A10                                                               r  ADDR_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DA[2]
                            (input port)
  Destination:            Reg16/Reg/RegisterR9[3].UR9/Q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.242ns (35.447%)  route 0.441ns (64.553%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 f  DA[2] (IN)
                         net (fo=0)                   0.000     0.000    DA[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 f  DA_IBUF[2]_inst/O
                         net (fo=16, routed)          0.374     0.571    Reg16/Dec/D2/DA_IBUF[2]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.045     0.616 r  Reg16/Dec/D2/Q_i_1/O
                         net (fo=8, routed)           0.068     0.683    Reg16/Reg/RegisterR9[3].UR9/load[0]
    SLICE_X1Y126         FDCE                                         r  Reg16/Reg/RegisterR9[3].UR9/Q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA[2]
                            (input port)
  Destination:            Reg16/Reg/RegisterR9[4].UR9/Q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.242ns (35.447%)  route 0.441ns (64.553%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 f  DA[2] (IN)
                         net (fo=0)                   0.000     0.000    DA[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 f  DA_IBUF[2]_inst/O
                         net (fo=16, routed)          0.374     0.571    Reg16/Dec/D2/DA_IBUF[2]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.045     0.616 r  Reg16/Dec/D2/Q_i_1/O
                         net (fo=8, routed)           0.068     0.683    Reg16/Reg/RegisterR9[4].UR9/load[0]
    SLICE_X1Y126         FDCE                                         r  Reg16/Reg/RegisterR9[4].UR9/Q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA[2]
                            (input port)
  Destination:            Reg16/Reg/RegisterR9[6].UR9/Q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.242ns (35.447%)  route 0.441ns (64.553%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 f  DA[2] (IN)
                         net (fo=0)                   0.000     0.000    DA[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 f  DA_IBUF[2]_inst/O
                         net (fo=16, routed)          0.374     0.571    Reg16/Dec/D2/DA_IBUF[2]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.045     0.616 r  Reg16/Dec/D2/Q_i_1/O
                         net (fo=8, routed)           0.068     0.683    Reg16/Reg/RegisterR9[6].UR9/load[0]
    SLICE_X1Y126         FDCE                                         r  Reg16/Reg/RegisterR9[6].UR9/Q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Reg16/Reg/RegisterR10[7].UR10/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.206ns (29.033%)  route 0.503ns (70.967%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  Reset_IBUF_inst/O
                         net (fo=128, routed)         0.503     0.709    Reg16/Reg/RegisterR10[7].UR10/Reset_IBUF
    SLICE_X2Y129         FDCE                                         f  Reg16/Reg/RegisterR10[7].UR10/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Reg16/Reg/RegisterR1[2].UR1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.206ns (29.033%)  route 0.503ns (70.967%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  Reset_IBUF_inst/O
                         net (fo=128, routed)         0.503     0.709    Reg16/Reg/RegisterR1[2].UR1/Reset_IBUF
    SLICE_X3Y129         FDCE                                         f  Reg16/Reg/RegisterR1[2].UR1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Reg16/Reg/RegisterR1[3].UR1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.206ns (29.033%)  route 0.503ns (70.967%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  Reset_IBUF_inst/O
                         net (fo=128, routed)         0.503     0.709    Reg16/Reg/RegisterR1[3].UR1/Reset_IBUF
    SLICE_X3Y129         FDCE                                         f  Reg16/Reg/RegisterR1[3].UR1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Reg16/Reg/RegisterR1[5].UR1/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.206ns (29.033%)  route 0.503ns (70.967%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  Reset_IBUF_inst/O
                         net (fo=128, routed)         0.503     0.709    Reg16/Reg/RegisterR1[5].UR1/Reset_IBUF
    SLICE_X3Y129         FDCE                                         f  Reg16/Reg/RegisterR1[5].UR1/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DA[2]
                            (input port)
  Destination:            Reg16/Reg/RegisterR0[4].UR0/Q_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.242ns (32.862%)  route 0.495ns (67.138%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 f  DA[2] (IN)
                         net (fo=0)                   0.000     0.000    DA[2]
    D15                  IBUF (Prop_ibuf_I_O)         0.197     0.197 f  DA_IBUF[2]_inst/O
                         net (fo=16, routed)          0.373     0.570    Reg16/Dec/D0/DA_IBUF[2]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.045     0.615 r  Reg16/Dec/D0/Q_i_1__1/O
                         net (fo=8, routed)           0.122     0.737    Reg16/Reg/RegisterR0[4].UR0/load[0]
    SLICE_X0Y125         FDCE                                         r  Reg16/Reg/RegisterR0[4].UR0/Q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Reg16/Reg/RegisterR3[0].UR3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.206ns (26.971%)  route 0.557ns (73.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  Reset_IBUF_inst/O
                         net (fo=128, routed)         0.557     0.763    Reg16/Reg/RegisterR3[0].UR3/Reset_IBUF
    SLICE_X2Y127         FDCE                                         f  Reg16/Reg/RegisterR3[0].UR3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            Reg16/Reg/RegisterR3[1].UR3/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.206ns (26.971%)  route 0.557ns (73.029%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    B17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 f  Reset_IBUF_inst/O
                         net (fo=128, routed)         0.557     0.763    Reg16/Reg/RegisterR3[1].UR3/Reset_IBUF
    SLICE_X2Y127         FDCE                                         f  Reg16/Reg/RegisterR3[1].UR3/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





