
---------- Begin Simulation Statistics ----------
final_tick                               120006335500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134244                       # Simulator instruction rate (inst/s)
host_mem_usage                                 304300                       # Number of bytes of host memory used
host_op_rate                                   142691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   973.66                       # Real time elapsed on the host
host_tick_rate                              123253055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   130708092                       # Number of instructions simulated
sim_ops                                     138931936                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120006                       # Number of seconds simulated
sim_ticks                                120006335500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  80998335                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84801925                       # number of cc regfile writes
system.cpu.committedInsts                   130708092                       # Number of Instructions Simulated
system.cpu.committedOps                     138931936                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.836250                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.836250                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          127155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              5253168                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 38192138                       # Number of branches executed
system.cpu.iew.exec_nop                       2809963                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.743417                       # Inst execution rate
system.cpu.iew.exec_refs                     55419321                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20750239                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4642325                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38549044                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                464                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23750558                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           207224858                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34669082                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9438557                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             178429619                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               8995061                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4593935                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               9003863                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           2418                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2001572                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        3251596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 164193218                       # num instructions consuming a value
system.cpu.iew.wb_count                     172152994                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.478364                       # average fanout of values written-back
system.cpu.iew.wb_producers                  78544157                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.717266                       # insts written-back per cycle
system.cpu.iew.wb_sent                      173334057                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                220094295                       # number of integer regfile reads
system.cpu.int_regfile_writes               109992576                       # number of integer regfile writes
system.cpu.ipc                               0.544588                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.544588                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             125164321     66.62%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  660      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    80      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  60      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  9      0.00%     66.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          975964      0.52%     67.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     67.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                256      0.00%     67.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     67.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                16716      0.01%     67.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               504379      0.27%     67.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               492880      0.26%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5669      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            139      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38600588     20.55%     88.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22106381     11.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              187868176                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    15473049                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.082361                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7962147     51.46%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    526      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    11      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    5      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3554720     22.97%     74.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3955634     25.56%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              195375110                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          616756630                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    165258948                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         262940653                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  204414431                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 187868176                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 464                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        65482958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1016843                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            165                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     52587656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     239885517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.783158                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.105319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           145808895     60.78%     60.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            29452697     12.28%     73.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            38657241     16.11%     89.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            22774432      9.49%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3183559      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8693      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       239885517                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.782743                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                7966105                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           15355131                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      6894046                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           6958695                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4138117                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2510217                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38549044                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23750558                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               702790205                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 975469                       # number of misc regfile writes
system.cpu.numCycles                        240012672                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                 1500533                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                 514949                       # number of predicate regfile writes
system.cpu.timesIdled                            1791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  5430577                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 4458703                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6582561                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13450781                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9242880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       171914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18443170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         171914                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                60511437                       # Number of BP lookups
system.cpu.branchPred.condPredicted          46070349                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4588195                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             44234359                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                44217724                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.962393                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  226558                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 43                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            3801                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2398                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          478                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        57666604                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             299                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4585984                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    230650332                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.608984                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.409519                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       172158651     74.64%     74.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        23479380     10.18%     84.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16812101      7.29%     92.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9175971      3.98%     96.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2142864      0.93%     97.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1770825      0.77%     97.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1012484      0.44%     98.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          454035      0.20%     98.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3644021      1.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    230650332                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            132238549                       # Number of instructions committed
system.cpu.commit.opsCommitted              140462393                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    43256957                       # Number of memory references committed
system.cpu.commit.loads                      25992500                       # Number of loads committed
system.cpu.commit.amos                            184                       # Number of atomic instructions committed
system.cpu.commit.membars                         202                       # Number of memory barriers committed
system.cpu.commit.branches                   30968025                       # Number of branches committed
system.cpu.commit.vector                      6886967                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   108277285                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                110914                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     95214275     67.79%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          646      0.00%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           72      0.00%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     67.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc       974900      0.69%     68.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     68.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          216      0.00%     68.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     68.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        16715      0.01%     68.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       501851      0.36%     68.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp       490982      0.35%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         5542      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     69.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     25992500     18.50%     87.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     17264457     12.29%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    140462393                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3644021                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44238169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44238169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44239330                       # number of overall hits
system.cpu.dcache.overall_hits::total        44239330                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5700315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5700315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5700321                       # number of overall misses
system.cpu.dcache.overall_misses::total       5700321                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 180824687760                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 180824687760                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 180824687760                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 180824687760                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49938484                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49938484                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49939651                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49939651                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.114147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.114144                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114144                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31721.876381                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31721.876381                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31721.842991                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31721.842991                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     34770698                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       245627                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3087810                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           29068                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.260634                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.450083                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches           3600948                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      9164942                       # number of writebacks
system.cpu.dcache.writebacks::total           9164942                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       712648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       712648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       712648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       712648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      4987667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4987667                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      4987673                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      4178298                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9165971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 155832862316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155832862316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 155833153316                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 134310141389                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 290143294705                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.099876                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.099876                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.099874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.183541                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31243.638021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31243.638021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31243.658780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32144.701357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31654.398067                       # average overall mshr miss latency
system.cpu.dcache.replacements                9164942                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     29340234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        29340234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3331554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3331554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 107476158500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 107476158500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     32671788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32671788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.101970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.101970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32260.067974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32260.067974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       396829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       396829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2934725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2934725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  94980167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94980167000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.089824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.089824                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32364.247757                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32364.247757                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14897874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14897874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1056392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1056392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27563872078                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27563872078                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15954266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15954266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26092.465749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26092.465749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       299682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       299682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       756710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       756710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18610431134                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18610431134                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24593.874977                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24593.874977                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1161                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1161                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1167                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1167                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       291000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       291000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005141                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        48500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        48500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      4178298                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      4178298                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 134310141389                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 134310141389                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 32144.701357                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 32144.701357                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           61                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           61                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      1312369                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      1312369                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data  45784657182                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total  45784657182                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      1312430                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      1312430                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999954                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999954                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34887.030387                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34887.030387                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data        16137                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        16137                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      1296232                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      1296232                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data  42242264182                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total  42242264182                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.987658                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.987658                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32588.505902                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32588.505902                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       192500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       192500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             183                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          184                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005435                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65500                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        63500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        63500                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued       115025746                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified    192329419                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     53282824                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull     11603605                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       7425421                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.528737                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            53405542                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9165966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.826504                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   541.602628                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   481.926108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.470631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          843                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         109045720                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        109045720                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 13271946                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             111049047                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 103719448                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7251141                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4593935                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             38838390                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2352                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              234907946                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              18301096                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3590187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      245930947                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    60511437                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           44446680                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     231696203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 9192292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  635                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles             2                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2344                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  77766864                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1895                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          239885517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.100402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.223501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                112016395     46.70%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 48466906     20.20%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 22703077      9.46%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 56699139     23.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            239885517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.252118                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.024658                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     77762523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         77762523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     77762523                       # number of overall hits
system.cpu.icache.overall_hits::total        77762523                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4330                       # number of overall misses
system.cpu.icache.overall_misses::total          4330                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    161317956                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    161317956                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    161317956                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    161317956                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     77766853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     77766853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     77766853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     77766853                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37255.878984                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37255.878984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37255.878984                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37255.878984                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        46470                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               754                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.631300                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           12                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3109                       # number of writebacks
system.cpu.icache.writebacks::total              3109                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          708                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          708                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          708                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          708                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3622                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    136605465                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136605465                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    136605465                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136605465                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37715.479017                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37715.479017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37715.479017                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37715.479017                       # average overall mshr miss latency
system.cpu.icache.replacements                   3109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     77762523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        77762523                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4330                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    161317956                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    161317956                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     77766853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     77766853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37255.878984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37255.878984                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          708                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          708                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    136605465                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136605465                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37715.479017                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37715.479017                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.580275                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            77766144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3621                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21476.427506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.580275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         155537327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        155537327                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            16                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      801745                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                12556544                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                87044                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2418                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                6486101                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               127290                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                2225664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 120006335500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4593935                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 29264155                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                89044278                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          57722                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  93464646                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              23460781                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              216049461                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               9200227                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                394542                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    715                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2855                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               18586294                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          297813                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           254234039                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   396180398                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                258579139                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  5444384                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups              1007966                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             161870218                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 92363821                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2905                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 159                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14945777                       # count of insts added to the skid buffer
system.cpu.rob.reads                        425049508                       # The number of ROB reads
system.cpu.rob.writes                       405602734                       # The number of ROB writes
system.cpu.thread_0.numInsts                130708092                       # Number of Instructions committed
system.cpu.thread_0.numOps                  138931936                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2062984                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      2045774                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4110069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1311                       # number of overall hits
system.l2.overall_hits::.cpu.data             2062984                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      2045774                       # number of overall hits
system.l2.overall_hits::total                 4110069                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2311                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1628412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher      2132522                       # number of demand (read+write) misses
system.l2.demand_misses::total                3763245                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2311                       # number of overall misses
system.l2.overall_misses::.cpu.data           1628412                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher      2132522                       # number of overall misses
system.l2.overall_misses::total               3763245                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    124145326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  89928039934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher 116102962204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     206155147464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    124145326                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  89928039934                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher 116102962204                       # number of overall miss cycles
system.l2.overall_miss_latency::total    206155147464                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3691396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      4178296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7873314                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3691396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      4178296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7873314                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.638045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.441137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.510381                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.477975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.638045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.441137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.510381                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.477975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53719.310255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 55224.378065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 54443.969255                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54781.218726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53719.310255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 55224.378065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 54443.969255                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54781.218726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    475654                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3465584                       # number of writebacks
system.l2.writebacks::total                   3465584                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            1509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher        62883                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               64392                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher        62883                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              64392                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1626903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher      2069639                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3698853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1626903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher      2069639                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       648716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4347569                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110285326                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  80134430607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher 102168265675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182412981608                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110285326                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  80134430607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher 102168265675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  21142762794                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 203555744402                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.638045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.440728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.495331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.469796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.638045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.440728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.495331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.552190                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47721.906534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 49255.813412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49365.259195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49316.093829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47721.906534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 49255.813412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49365.259195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 32591.708535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46820.589714                       # average overall mshr miss latency
system.l2.replacements                        5385358                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6201657                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6201657                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6201657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6201657                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2966377                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2966377                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2966377                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2966377                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       648716                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         648716                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  21142762794                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  21142762794                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 32591.708535                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 32591.708535                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        22000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        22000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       128000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       128000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        16000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            520416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher          189                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                520605                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          236248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu.dcache.prefetcher           60                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              236308                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12980398218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu.dcache.prefetcher      3343500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12983741718                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        756664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher          249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            756913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.312223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu.dcache.prefetcher     0.240964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.312200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 54943.949655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu.dcache.prefetcher        55725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54944.147968                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          918                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              918                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       235330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.dcache.prefetcher           60                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         235390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11548259891                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.dcache.prefetcher      2983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11551243391                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.311010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.240964                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.310987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 49072.620962                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        49725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49072.787251                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    124145326                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    124145326                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.638045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53719.310255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53719.310255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110285326                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110285326                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.638045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.638045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47721.906534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47721.906534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1542568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      2045585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3588153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1392164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher      2132462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3524626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  76947641716                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 116099618704                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 193047260420                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2934732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      4178047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7112779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.474375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.510397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.495534                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 55271.966317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 54443.933211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54770.991424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          591                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher        62883                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        63474                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1391573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher      2069579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3461152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  68586170716                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 102165282175                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 170751452891                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.474174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.495346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.486610                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 49286.793230                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 49365.248766                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 49333.705336                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         56523                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             56523                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      1239749                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu.dcache.prefetcher            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         1239751                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       384000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       384000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data      1296272                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1296274                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.956396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.956396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data     0.309740                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total     0.309740                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data      1239735                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      1239737                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data  29711136131                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.dcache.prefetcher        40000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total  29711176131                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.956385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.956385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23965.715359                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23965.708962                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 2443173                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3537920                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               858470                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              26205                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                458448                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32156.684516                       # Cycle average of tags in use
system.l2.tags.total_refs                    13815166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9647674                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.431969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   31327.636560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   829.047956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.956044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.025301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981344                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         25767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2        22513                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.786346                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.196320                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 156348818                       # Number of tag accesses
system.l2.tags.data_accesses                156348818                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         147904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      104125376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher    132688256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     30517376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          267478912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    221797248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       221797248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1626959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher      2073254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       476834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4179358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3465582                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3465582                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1232468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         867665658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher   1105677092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    254298041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2228873258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1232468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1232468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1848212822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1848212822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1848212822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1232468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        867665658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher   1105677092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    254298041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4077086080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3943928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3465582                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1919757                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            235429                       # Transaction distribution
system.membus.trans_dist::ReadExResp           235429                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3943929                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1239737                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     14983799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               14983799                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    489276096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               489276096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6868251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6868251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6868251                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         29247877569                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20896785000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           7116400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9667241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2966394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1919774                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1329222                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           756913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          756913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3622                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7112779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1296274                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1296274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     27496917                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              27507269                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       430720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1090218304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1090649024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         6714607                       # Total snoops (count)
system.tol2bus.snoopTraffic                 221799104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15914878                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010802                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.103371                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15742960     98.92%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 171918      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15914878                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 120006335500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        19951936039                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5441979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12452679000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            40816                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
