{"Source Block": ["hdl/library/axi_dmac/2d_transfer.v@103:117@HdlStmProcess", "      req_eot <= 1'b0;\n    end\n  end\nend\n\nalways @(posedge req_aclk) begin\n  if (out_req_valid == 1'b1 && out_req_ready == 1'b1) begin\n    last_req[req_id] <= out_last;\n  end\nend\n\nalways @(posedge req_aclk) begin\n  if (req_ready == 1'b1 && req_valid == 1'b1) begin\n    dest_address <= req_dest_address;\n    src_address <= req_src_address;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[112, "always @(posedge req_aclk) begin\n"], [112, "  if (out_response_valid == 1'b1 && out_response_ready == 1'b1) begin\n"], [112, "    req_measured_burst_length <= out_measured_burst_length;\n"], [112, "    req_response_partial <= out_response_partial;\n"], [112, "  end\n"], [112, "end\n"], [112, "always @(posedge req_aclk) begin\n"], [112, "  if (out_response_valid == 1'b1 && out_response_ready == 1'b1) begin\n"], [112, "    req_response_valid <= 1'b1;\n"], [112, "  end else if (req_response_ready == 1'b1) begin\n"], [112, "    req_response_valid <= 1'b0;\n"], [112, "  end\n"], [112, "end\n"], [112, "always @(posedge req_aclk) begin\n"], [112, "  if (req_aresetn == 1'b0) begin\n"], [112, "    out_response_ready <= 1'b1;\n"], [112, "  end else if (out_response_ready == 1'b1) begin\n"], [112, "    out_response_ready <= ~out_response_valid;\n"], [112, "  end else if (req_response_ready == 1'b1) begin\n"], [112, "    out_response_ready <= 1'b1;\n"], [112, "  end\n"], [112, "end\n"]]}}