//-------------------------------------------------------------------------------------------
/** @file DOX_INTERNAL Ad361lte10_b13.h
 *
 * @brief
 * @author Mindspeed Technologies
 * @version $Revision: 1.3 $
 *
 * COPYRIGHT&copy; 2008-2011 Mindspeed Technologies.
 * ALL RIGHTS RESERVED
 *
 * This is Unpublished Proprietary Source Code of Mindspeed Technologies
 **/
//-------------------------------------------------------------------------------------------

#ifdef __cplusplus
extern "C"
{
#endif

#include "ad9361radio.h"

const ADRADPROFILE Ad261Rev2_Band13_Lte10Mhz[] = {
//************************************************************
// AD9361 R2 Auto Generated Initialization Script:  This script was
// generated using the AD9361 Customer software Version 2.0.8
//************************************************************
// Profile: LTE 10 MHz
// REFCLK_IN: 40.000 MHz
{SPIWR,0x3DF,0x01},
{SPIWR,0x295,0x14},// Power up XO path (Default)
{SPIWR,0x2A6,0x0E},// Enable Master Bias
{SPIWR,0x2A8,0x0E},// Set Bandgap Trim
{SPIWR,0x292,0x08},// Set DCXO Coarse Tune[5:0]
{SPIWR,0x293,0x80},// Set DCXO Fine Tune [12:5]
{SPIWR,0x294,0x00},// Set DCXO Fine Tune [4:0]
{SPIWR,0x2AB,0x06},// Set RF PLL reflclk scale to REFCLK /1
{SPIWR,0x2AC,0x73},// Set RF PLL reflclk scale to REFCLK /1
{SPIWR,0x009,0x17},// Enable Clocks
{DELAY,0,20},// waits 20 ms
//************************************************************
// Set BBPLL Frequency: 983.040000
//************************************************************
{SPIWR,0x045,0x00},// Set BBPLL reflclk scale to REFCLK /1
{SPIWR,0x046,0x03},// Set BBPLL Loop Filter Charge Pump current
{SPIWR,0x048,0xE8},// Set BBPLL Loop Filter C1, R1
{SPIWR,0x049,0x5B},// Set BBPLL Loop Filter R2, C2, C1
{SPIWR,0x04A,0x35},// Set BBPLL Loop Filter C3,R2
{SPIWR,0x04B,0xE0},// Allow calibration to occur and set cal count to 1024 for max accuracy
{SPIWR,0x04E,0x10},// Set calibration clock to REFCLK/4 for more accuracy
{SPIWR,0x043,0x29},// BBPLL Freq Word (Fractional[7:0])
{SPIWR,0x042,0x5C},// BBPLL Freq Word (Fractional[15:8])
{SPIWR,0x041,0x12},// BBPLL Freq Word (Fractional[23:16])
{SPIWR,0x044,0x18},// BBPLL Freq Word (Integer[7:0])
{SPIWR,0x03F,0x05},// Start BBPLL Calibration
{SPIWR,0x03F,0x01},// Clear BBPLL start calibration bit
{SPIWR,0x04C,0x86},// Increase BBPLL KV and phase margin
{SPIWR,0x04D,0x01},// Increase BBPLL KV and phase margin
{SPIWR,0x04D,0x05},// Increase BBPLL KV and phase margin
{WCALDONE,BBPLL,1000},// Wait for BBPLL to lock, Timeout 2sec, Max BBPLL VCO Cal Time: 345.600 us (Done when 0x05E[7]==1)
{SPIRD,0x05E,0x00},// Check BBPLL locked status  (0x05E[7]==1 is locked)
{SPIWR,0x002,0xDE},// Setup Tx Digital Filters/ Channels
{SPIWR,0x003,0xDE},// Setup Rx Digital Filters/ Channels
{SPIWR,0x004,0x03},// Select Rx input pin(A,B,C)/ Tx out pin (A,B)
{SPIWR,0x00A,0x02},// Set BBPLL post divide rate
//************************************************************
// Program Tx FIR: C:\Program Files\Analog Devices\AD9361R2
// Evaluation Software\DigitalFilters\LTE10_MHz.ftr
//************************************************************
{SPIWR,0x065,0xFA},// Enable clock to Tx FIR Filter and set Filter gain Setting
{DELAY,0,1},// waits 1 ms
{SPIWR,0x060,0x00},// Write FIR coefficient address
{SPIWR,0x061,0xFB},// Write FIR coefficient data[7:0]
{SPIWR,0x062,0xFF},// Write FIR coefficient data[15:8]
{SPIWR,0x065,0xFE},// Set Write EN to push data into FIR filter register map
{SPIWR,0x064,0x00},// Write to Read only register to delay ~1us
{SPIWR,0x064,0x00},// Write to Read only register to delay ~1us
{SPIWR,0x060,0x01},
{SPIWR,0x061,0x00},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x02},
{SPIWR,0x061,0x04},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x03},
{SPIWR,0x061,0x17},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x04},
{SPIWR,0x061,0x24},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x05},
{SPIWR,0x061,0x28},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x06},
{SPIWR,0x061,0x13},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x07},
{SPIWR,0x061,0xF3},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x08},
{SPIWR,0x061,0xDC},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x09},
{SPIWR,0x061,0xE5},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x0A},
{SPIWR,0x061,0x0B},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x0B},
{SPIWR,0x061,0x30},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x0C},
{SPIWR,0x061,0x2E},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x0D},
{SPIWR,0x061,0xFE},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x0E},
{SPIWR,0x061,0xC4},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x0F},
{SPIWR,0x061,0xB8},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x10},
{SPIWR,0x061,0xF0},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x11},
{SPIWR,0x061,0x45},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x12},
{SPIWR,0x061,0x68},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x13},
{SPIWR,0x061,0x2B},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x14},
{SPIWR,0x061,0xB6},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x15},
{SPIWR,0x061,0x72},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x16},
{SPIWR,0x061,0xAD},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x17},
{SPIWR,0x061,0x47},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x18},
{SPIWR,0x061,0xB8},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x19},
{SPIWR,0x061,0x88},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x1A},
{SPIWR,0x061,0xC8},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x1B},
{SPIWR,0x061,0x1C},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x1C},
{SPIWR,0x061,0x33},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x1D},
{SPIWR,0x061,0x1A},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x1E},
{SPIWR,0x061,0x10},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x1F},
{SPIWR,0x061,0x24},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x20},
{SPIWR,0x061,0x19},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x21},
{SPIWR,0x061,0xC8},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x22},
{SPIWR,0x061,0x74},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x23},
{SPIWR,0x061,0x9A},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x24},
{SPIWR,0x061,0x56},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x25},
{SPIWR,0x061,0x08},
{SPIWR,0x062,0x02},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x26},
{SPIWR,0x061,0xD3},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x27},
{SPIWR,0x061,0x9B},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x28},
{SPIWR,0x061,0x68},
{SPIWR,0x062,0xFD},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x29},
{SPIWR,0x061,0x96},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x2A},
{SPIWR,0x061,0x5D},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x2B},
{SPIWR,0x061,0x3F},
{SPIWR,0x062,0x03},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x2C},
{SPIWR,0x061,0x36},
{SPIWR,0x062,0x02},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x2D},
{SPIWR,0x061,0xCD},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x2E},
{SPIWR,0x061,0x00},
{SPIWR,0x062,0xFC},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x2F},
{SPIWR,0x061,0xB5},
{SPIWR,0x062,0xFC},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x30},
{SPIWR,0x061,0xD7},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x31},
{SPIWR,0x061,0xE5},
{SPIWR,0x062,0x04},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x32},
{SPIWR,0x061,0xCC},
{SPIWR,0x062,0x04},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x33},
{SPIWR,0x061,0xD5},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x34},
{SPIWR,0x061,0xFE},
{SPIWR,0x062,0xF9},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x35},
{SPIWR,0x061,0xFB},
{SPIWR,0x062,0xF8},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x36},
{SPIWR,0x061,0xF2},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x37},
{SPIWR,0x061,0x8C},
{SPIWR,0x062,0x07},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x38},
{SPIWR,0x061,0xAE},
{SPIWR,0x062,0x0A},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x39},
{SPIWR,0x061,0x6D},
{SPIWR,0x062,0x03},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x3A},
{SPIWR,0x061,0xC0},
{SPIWR,0x062,0xF5},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x3B},
{SPIWR,0x061,0x89},
{SPIWR,0x062,0xED},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x3C},
{SPIWR,0x061,0x85},
{SPIWR,0x062,0xF6},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x3D},
{SPIWR,0x061,0xAF},
{SPIWR,0x062,0x12},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x3E},
{SPIWR,0x061,0xA4},
{SPIWR,0x062,0x36},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x3F},
{SPIWR,0x061,0xAA},
{SPIWR,0x062,0x4F},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x40},
{SPIWR,0x061,0xAA},
{SPIWR,0x062,0x4F},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x41},
{SPIWR,0x061,0xA4},
{SPIWR,0x062,0x36},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x42},
{SPIWR,0x061,0xAF},
{SPIWR,0x062,0x12},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x43},
{SPIWR,0x061,0x85},
{SPIWR,0x062,0xF6},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x44},
{SPIWR,0x061,0x89},
{SPIWR,0x062,0xED},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x45},
{SPIWR,0x061,0xC0},
{SPIWR,0x062,0xF5},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x46},
{SPIWR,0x061,0x6D},
{SPIWR,0x062,0x03},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x47},
{SPIWR,0x061,0xAE},
{SPIWR,0x062,0x0A},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x48},
{SPIWR,0x061,0x8C},
{SPIWR,0x062,0x07},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x49},
{SPIWR,0x061,0xF2},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x4A},
{SPIWR,0x061,0xFB},
{SPIWR,0x062,0xF8},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x4B},
{SPIWR,0x061,0xFE},
{SPIWR,0x062,0xF9},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x4C},
{SPIWR,0x061,0xD5},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x4D},
{SPIWR,0x061,0xCC},
{SPIWR,0x062,0x04},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x4E},
{SPIWR,0x061,0xE5},
{SPIWR,0x062,0x04},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x4F},
{SPIWR,0x061,0xD7},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x50},
{SPIWR,0x061,0xB5},
{SPIWR,0x062,0xFC},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x51},
{SPIWR,0x061,0x00},
{SPIWR,0x062,0xFC},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x52},
{SPIWR,0x061,0xCD},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x53},
{SPIWR,0x061,0x36},
{SPIWR,0x062,0x02},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x54},
{SPIWR,0x061,0x3F},
{SPIWR,0x062,0x03},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x55},
{SPIWR,0x061,0x5D},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x56},
{SPIWR,0x061,0x96},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x57},
{SPIWR,0x061,0x68},
{SPIWR,0x062,0xFD},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x58},
{SPIWR,0x061,0x9B},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x59},
{SPIWR,0x061,0xD3},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x5A},
{SPIWR,0x061,0x08},
{SPIWR,0x062,0x02},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x5B},
{SPIWR,0x061,0x56},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x5C},
{SPIWR,0x061,0x9A},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x5D},
{SPIWR,0x061,0x74},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x5E},
{SPIWR,0x061,0xC8},
{SPIWR,0x062,0xFE},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x5F},
{SPIWR,0x061,0x19},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x60},
{SPIWR,0x061,0x24},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x61},
{SPIWR,0x061,0x10},
{SPIWR,0x062,0x01},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x62},
{SPIWR,0x061,0x1A},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x63},
{SPIWR,0x061,0x33},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x64},
{SPIWR,0x061,0x1C},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x65},
{SPIWR,0x061,0xC8},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x66},
{SPIWR,0x061,0x88},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x67},
{SPIWR,0x061,0xB8},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x68},
{SPIWR,0x061,0x47},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x69},
{SPIWR,0x061,0xAD},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x6A},
{SPIWR,0x061,0x72},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x6B},
{SPIWR,0x061,0xB6},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x6C},
{SPIWR,0x061,0x2B},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x6D},
{SPIWR,0x061,0x68},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x6E},
{SPIWR,0x061,0x45},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x6F},
{SPIWR,0x061,0xF0},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x70},
{SPIWR,0x061,0xB8},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x71},
{SPIWR,0x061,0xC4},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x72},
{SPIWR,0x061,0xFE},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x73},
{SPIWR,0x061,0x2E},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x74},
{SPIWR,0x061,0x30},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x75},
{SPIWR,0x061,0x0B},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x76},
{SPIWR,0x061,0xE5},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x77},
{SPIWR,0x061,0xDC},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x78},
{SPIWR,0x061,0xF3},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x79},
{SPIWR,0x061,0x13},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x7A},
{SPIWR,0x061,0x28},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x7B},
{SPIWR,0x061,0x24},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x7C},
{SPIWR,0x061,0x17},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x7D},
{SPIWR,0x061,0x04},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x7E},
{SPIWR,0x061,0x00},
{SPIWR,0x062,0x00},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x060,0x7F},
{SPIWR,0x061,0xFB},
{SPIWR,0x062,0xFF},
{SPIWR,0x065,0xFE},
{SPIWR,0x064,0x00},
{SPIWR,0x064,0x00},
{SPIWR,0x065,0xF8},// Disable clock to Tx Filter
//************************************************************
// Program Rx FIR: C:\Program Files\Analog Devices\AD9361R2
// Evaluation Software\DigitalFilters\LTE10_MHz.ftr
//************************************************************
{SPIWR,0x0F5,0xFA},// Enable clock to Rx FIR Filter
{SPIWR,0x0F6,0x02},// Write Filter Gain setting
{DELAY,0,1},// waits 1 ms
{SPIWR,0x0F0,0x00},// Write FIR coefficient address
{SPIWR,0x0F1,0xE2},// Write FIR coefficient data[7:0]
{SPIWR,0x0F2,0xFF},// Write FIR coefficient data[15:8]
{SPIWR,0x0F5,0xFE},// Set Write EN to push data into FIR filter register map
{SPIWR,0x0F4,0x00},// Dummy Write to Read only register to delay ~1us
{SPIWR,0x0F4,0x00},// Dummy Write to Read only register to delay ~1us
{SPIWR,0x0F0,0x01},
{SPIWR,0x0F1,0x42},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x02},
{SPIWR,0x0F1,0x24},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x03},
{SPIWR,0x0F1,0x95},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x04},
{SPIWR,0x0F1,0x56},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x05},
{SPIWR,0x0F1,0x4D},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x06},
{SPIWR,0x0F1,0xCF},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x07},
{SPIWR,0x0F1,0xB7},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x08},
{SPIWR,0x0F1,0xB1},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x09},
{SPIWR,0x0F1,0x19},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x0A},
{SPIWR,0x0F1,0x59},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x0B},
{SPIWR,0x0F1,0x6A},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x0C},
{SPIWR,0x0F1,0x04},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x0D},
{SPIWR,0x0F1,0x9D},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x0E},
{SPIWR,0x0F1,0x72},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x0F},
{SPIWR,0x0F1,0xD4},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x10},
{SPIWR,0x0F1,0x63},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x11},
{SPIWR,0x0F1,0xB7},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x12},
{SPIWR,0x0F1,0x62},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x13},
{SPIWR,0x0F1,0xAC},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x14},
{SPIWR,0x0F1,0x21},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x15},
{SPIWR,0x0F1,0x59},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x16},
{SPIWR,0x0F1,0x32},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x17},
{SPIWR,0x0F1,0x01},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x18},
{SPIWR,0x0F1,0xF8},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x19},
{SPIWR,0x0F1,0x08},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x1A},
{SPIWR,0x0F1,0xEA},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x1B},
{SPIWR,0x0F1,0xAC},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x1C},
{SPIWR,0x0F1,0xA3},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x1D},
{SPIWR,0x0F1,0x17},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x1E},
{SPIWR,0x0F1,0xB5},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x1F},
{SPIWR,0x0F1,0xD0},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x20},
{SPIWR,0x0F1,0x05},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x21},
{SPIWR,0x0F1,0xEA},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x22},
{SPIWR,0x0F1,0x9E},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x23},
{SPIWR,0x0F1,0xBA},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x24},
{SPIWR,0x0F1,0x6F},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x25},
{SPIWR,0x0F1,0x15},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x26},
{SPIWR,0x0F1,0xB5},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x27},
{SPIWR,0x0F1,0x4A},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x28},
{SPIWR,0x0F1,0x18},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x29},
{SPIWR,0x0F1,0xA0},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x2A},
{SPIWR,0x0F1,0xDE},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x2B},
{SPIWR,0x0F1,0xDC},
{SPIWR,0x0F2,0x03},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x2C},
{SPIWR,0x0F1,0x55},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x2D},
{SPIWR,0x0F1,0x2A},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x2E},
{SPIWR,0x0F1,0x0D},
{SPIWR,0x0F2,0xFB},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x2F},
{SPIWR,0x0F1,0x54},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x30},
{SPIWR,0x0F1,0x87},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x31},
{SPIWR,0x0F1,0x2F},
{SPIWR,0x0F2,0x06},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x32},
{SPIWR,0x0F1,0x8A},
{SPIWR,0x0F2,0x04},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x33},
{SPIWR,0x0F1,0x37},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x34},
{SPIWR,0x0F1,0x62},
{SPIWR,0x0F2,0xF8},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x35},
{SPIWR,0x0F1,0xC1},
{SPIWR,0x0F2,0xF8},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x36},
{SPIWR,0x0F1,0x4D},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x37},
{SPIWR,0x0F1,0x63},
{SPIWR,0x0F2,0x09},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x38},
{SPIWR,0x0F1,0x88},
{SPIWR,0x0F2,0x0B},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x39},
{SPIWR,0x0F1,0xA4},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x3A},
{SPIWR,0x0F1,0xE7},
{SPIWR,0x0F2,0xF3},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x3B},
{SPIWR,0x0F1,0xDD},
{SPIWR,0x0F2,0xEB},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x3C},
{SPIWR,0x0F1,0xF8},
{SPIWR,0x0F2,0xF5},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x3D},
{SPIWR,0x0F1,0x66},
{SPIWR,0x0F2,0x13},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x3E},
{SPIWR,0x0F1,0x30},
{SPIWR,0x0F2,0x38},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x3F},
{SPIWR,0x0F1,0x8B},
{SPIWR,0x0F2,0x51},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x40},
{SPIWR,0x0F1,0x8B},
{SPIWR,0x0F2,0x51},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x41},
{SPIWR,0x0F1,0x30},
{SPIWR,0x0F2,0x38},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x42},
{SPIWR,0x0F1,0x66},
{SPIWR,0x0F2,0x13},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x43},
{SPIWR,0x0F1,0xF8},
{SPIWR,0x0F2,0xF5},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x44},
{SPIWR,0x0F1,0xDD},
{SPIWR,0x0F2,0xEB},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x45},
{SPIWR,0x0F1,0xE7},
{SPIWR,0x0F2,0xF3},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x46},
{SPIWR,0x0F1,0xA4},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x47},
{SPIWR,0x0F1,0x88},
{SPIWR,0x0F2,0x0B},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x48},
{SPIWR,0x0F1,0x63},
{SPIWR,0x0F2,0x09},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x49},
{SPIWR,0x0F1,0x4D},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x4A},
{SPIWR,0x0F1,0xC1},
{SPIWR,0x0F2,0xF8},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x4B},
{SPIWR,0x0F1,0x62},
{SPIWR,0x0F2,0xF8},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x4C},
{SPIWR,0x0F1,0x37},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x4D},
{SPIWR,0x0F1,0x8A},
{SPIWR,0x0F2,0x04},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x4E},
{SPIWR,0x0F1,0x2F},
{SPIWR,0x0F2,0x06},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x4F},
{SPIWR,0x0F1,0x87},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x50},
{SPIWR,0x0F1,0x54},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x51},
{SPIWR,0x0F1,0x0D},
{SPIWR,0x0F2,0xFB},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x52},
{SPIWR,0x0F1,0x2A},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x53},
{SPIWR,0x0F1,0x55},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x54},
{SPIWR,0x0F1,0xDC},
{SPIWR,0x0F2,0x03},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x55},
{SPIWR,0x0F1,0xDE},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x56},
{SPIWR,0x0F1,0xA0},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x57},
{SPIWR,0x0F1,0x18},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x58},
{SPIWR,0x0F1,0x4A},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x59},
{SPIWR,0x0F1,0xB5},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x5A},
{SPIWR,0x0F1,0x15},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x5B},
{SPIWR,0x0F1,0x6F},
{SPIWR,0x0F2,0x02},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x5C},
{SPIWR,0x0F1,0xBA},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x5D},
{SPIWR,0x0F1,0x9E},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x5E},
{SPIWR,0x0F1,0xEA},
{SPIWR,0x0F2,0xFD},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x5F},
{SPIWR,0x0F1,0x05},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x60},
{SPIWR,0x0F1,0xD0},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x61},
{SPIWR,0x0F1,0xB5},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x62},
{SPIWR,0x0F1,0x17},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x63},
{SPIWR,0x0F1,0xA3},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x64},
{SPIWR,0x0F1,0xAC},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x65},
{SPIWR,0x0F1,0xEA},
{SPIWR,0x0F2,0xFE},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x66},
{SPIWR,0x0F1,0x08},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x67},
{SPIWR,0x0F1,0xF8},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x68},
{SPIWR,0x0F1,0x01},
{SPIWR,0x0F2,0x01},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x69},
{SPIWR,0x0F1,0x32},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x6A},
{SPIWR,0x0F1,0x59},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x6B},
{SPIWR,0x0F1,0x21},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x6C},
{SPIWR,0x0F1,0xAC},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x6D},
{SPIWR,0x0F1,0x62},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x6E},
{SPIWR,0x0F1,0xB7},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x6F},
{SPIWR,0x0F1,0x63},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x70},
{SPIWR,0x0F1,0xD4},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x71},
{SPIWR,0x0F1,0x72},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x72},
{SPIWR,0x0F1,0x9D},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x73},
{SPIWR,0x0F1,0x04},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x74},
{SPIWR,0x0F1,0x6A},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x75},
{SPIWR,0x0F1,0x59},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x76},
{SPIWR,0x0F1,0x19},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x77},
{SPIWR,0x0F1,0xB1},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x78},
{SPIWR,0x0F1,0xB7},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x79},
{SPIWR,0x0F1,0xCF},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x7A},
{SPIWR,0x0F1,0x4D},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x7B},
{SPIWR,0x0F1,0x56},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x7C},
{SPIWR,0x0F1,0x95},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x7D},
{SPIWR,0x0F1,0x24},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x7E},
{SPIWR,0x0F1,0x42},
{SPIWR,0x0F2,0x00},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F0,0x7F},
{SPIWR,0x0F1,0xE2},
{SPIWR,0x0F2,0xFF},
{SPIWR,0x0F5,0xFE},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F4,0x00},
{SPIWR,0x0F5,0xF8},// Disable clock to Rx Filter
//************************************************************
// Setup the Parallel Port (Digital Data Interface)
//************************************************************
{SPIWR,0x010,0xC0},// PPORT Config 1
{SPIWR,0x011,0x00},// PPORT Config 2
{SPIWR,0x012,0x00},// PPORT Config 3
{SPIWR,0x006,0x0F},// PPORT Rx Delay (adjusts Tco Dataclk->Data)
{SPIWR,0x007,0x0F},// PPORT TX Delay (adjusts setup/hold FBCLK->Data)
//************************************************************
// Setup AuxDAC
//************************************************************
{SPIWR,0x018,0x00},// AuxDAC1 Word[9:2]
{SPIWR,0x019,0x00},// AuxDAC2 Word[9:2]
{SPIWR,0x01A,0x00},// AuxDAC1 Config and Word[1:0]
{SPIWR,0x01B,0x00},// AuxDAC2 Config and Word[1:0]
{SPIWR,0x023,0xFF},// AuxDAC Manaul/Auto Control
{SPIWR,0x026,0x00},// AuxDAC Manual Select Bit/GPO Manual Select
{SPIWR,0x030,0x00},// AuxDAC1 Rx Delay
{SPIWR,0x031,0x00},// AuxDAC1 Tx Delay
{SPIWR,0x032,0x00},// AuxDAC2 Rx Delay
{SPIWR,0x033,0x00},// AuxDAC2 Tx Delay
//************************************************************
// Setup AuxADC
//************************************************************
{SPIWR,0x00B,0x00},// Temp Sensor Setup (Offset)
{SPIWR,0x00C,0x00},// Temp Sensor Setup (Temp Window)
{SPIWR,0x00D,0x03},// Temp Sensor Setup (Periodic Measure)
{SPIWR,0x00F,0x04},// Temp Sensor Setup (Decimation)
{SPIWR,0x01C,0x00},// AuxADC Setup (Clock Div)
{SPIWR,0x01D,0x01},// AuxADC Setup (Decimation/Enable)
//************************************************************
// Setup Control Outs
//************************************************************
{SPIWR,0x035,0x00},// Ctrl Out index
{SPIWR,0x036,0xFF},// Ctrl Out [7:0] output enable
//************************************************************
// Setup GPO
//************************************************************
{SPIWR,0x03A,0x27},// Set number of REFCLK cycles for 1us delay timer
{SPIWR,0x020,0x00},// GPO Auto Enable Setup in RX and TX
{SPIWR,0x027,0x00},// GPO Manual and GPO auto value in ALERT
{SPIWR,0x028,0x00},// GPO_0 RX Delay
{SPIWR,0x029,0x00},// GPO_1 RX Delay
{SPIWR,0x02A,0x00},// GPO_2 RX Delay
{SPIWR,0x02B,0x00},// GPO_3 RX Delay
{SPIWR,0x02C,0x00},// GPO_0 TX Delay
{SPIWR,0x02D,0x00},// GPO_1 TX Delay
{SPIWR,0x02E,0x00},// GPO_2 TX Delay
{SPIWR,0x02F,0x00},// GPO_3 TX Delay
{SPIWR,0x261,0x00},// Set Rx LO Power mode
{SPIWR,0x2A1,0x00},// Set Tx LO Power mode
{SPIWR,0x248,0x0B},// Enable Rx VCO LDO
{SPIWR,0x288,0x0B},// Enable Tx VCO LDO
{SPIWR,0x246,0x02},// Set VCO Power down TCF bits
{SPIWR,0x286,0x02},// Set VCO Power down TCF bits
{SPIWR,0x249,0x8E},// Set VCO cal length
{SPIWR,0x289,0x8E},// Set VCO cal length
{SPIWR,0x23B,0x80},// Enable Rx VCO cal
{SPIWR,0x27B,0x80},// Enable Tx VCO cal
{SPIWR,0x243,0x0D},// Set Rx prescaler bias
{SPIWR,0x283,0x0D},// Set Tx prescaler bias
{SPIWR,0x23D,0x00},// Clear Half VCO cal clock setting
{SPIWR,0x27D,0x00},// Clear Half VCO cal clock setting
{SPIWR,0x015,0x04},// Set Dual Synth mode bit
{SPIWR,0x014,0x0D},// Set Force ALERT State bit
{SPIWR,0x013,0x01},// Set ENSM FDD mode
{DELAY,0,1},// waits 1 ms
{SPIWR,0x23D,0x04},// Start RX CP cal
{WCALDONE,RXCP,1000},// Wait for CP cal to complete, Max RXCP Cal time: 921.600 (us)(Done when 0x244[7]==1)
{SPIWR,0x27D,0x04},// Start TX CP cal
{WCALDONE,TXCP,1000},// Wait for CP cal to complete, Max TXCP Cal time: 921.600 (us)(Done when 0x284[7]==1)
//************************************************************
// FDD RX/TX Synth Frequency: 782.000000,751.000000 MHz
//************************************************************
//************************************************************
// Setup Synthesizer
//************************************************************
{SPIWR,0x23A,0x4A},// Set VCO Output level[3:0]
{SPIWR,0x239,0xC3},// Set Init ALC Value[3:0] and VCO Varactor[3:0]
{SPIWR,0x242,0x1F},// Set VCO Bias Tcf[1:0] and VCO Bias Ref[2:0]
{SPIWR,0x238,0x78},// Set VCO Cal Offset[3:0]
{SPIWR,0x245,0x00},// Set VCO Cal Ref Tcf[2:0]
{SPIWR,0x251,0x0C},// Set VCO Varactor Reference[3:0]
{SPIWR,0x250,0x70},// Set VCO Varactor Ref Tcf[2:0] and VCO Varactor Ref[3:0]
{SPIWR,0x240,0x0F},// Set Rx Synth Loop filter R3
{SPIWR,0x23F,0xE7},// Set Rx Synth Loop filter R1 and C3
{SPIWR,0x23E,0xF3},// Set Rx Synth Loop filter C2 and C1
{SPIWR,0x23B,0x8C},// Set Rx Synth Loop filter Icp
//************************************************************
// Setup Synthesizer
//************************************************************
{SPIWR,0x27A,0x4A},// Set VCO Output level[3:0]
{SPIWR,0x279,0xC3},// Set Init ALC Value[3:0] and VCO Varactor[3:0]
{SPIWR,0x282,0x1F},// Set VCO Bias Tcf[1:0] and VCO Bias Ref[2:0]
{SPIWR,0x278,0x78},// Set VCO Cal Offset[3:0]
{SPIWR,0x285,0x00},// Set VCO Cal Ref Tcf[2:0]
{SPIWR,0x291,0x0C},// Set VCO Varactor Reference[3:0]
{SPIWR,0x290,0x70},// Set VCO Varactor Ref Tcf[2:0] and VCO Varactor Ref[3:0]
{SPIWR,0x280,0x0F},// Set Tx Synth Loop filter R3
{SPIWR,0x27F,0xE7},// Set Tx Synth Loop filter R1 and C3
{SPIWR,0x27E,0xF3},// Set Tx Synth Loop filter C2 and C1
{SPIWR,0x27B,0x8E},// Set Tx Synth Loop filter Icp
{SPIWR,0x233,0x2D},// Write Rx Synth Fractional Freq Word[7:0]
{SPIWR,0x234,0x33},// Write Rx Synth Fractional Freq Word[15:8]
{SPIWR,0x235,0x33},// Write Rx Synth Fractional Freq Word[22:16]
{SPIWR,0x232,0x00},// Write Rx Synth Integer Freq Word[10:8]
{SPIWR,0x231,0x9C},// Write Rx Synth Integer Freq Word[7:0]
{SPIWR,0x005,0x22},// Set LO divider setting
{SPIWR,0x273,0x97},// Write Tx Synth Fractional Freq Word[7:0]
{SPIWR,0x274,0x99},// Write Tx Synth Fractional Freq Word[15:8]
{SPIWR,0x275,0x19},// Write Tx Synth Fractional Freq Word[22:16]
{SPIWR,0x272,0x00},// Write Tx Synth Integer Freq Word[10:8]
{SPIWR,0x271,0x96},// Write Tx Synth Integer Freq Word[7:0] (starts VCO cal)
{SPIWR,0x005,0x22},// Set LO divider setting
{SPIRD,0x247,0x00},// Check RX RF PLL lock status (0x247[1]==1 is locked)
{SPIRD,0x287,0x00},// Check TX RF PLL lock status (0x287[1]==1 is locked)
//************************************************************
// Load Gm Subtable
//************************************************************
//************************************************************
// Program Mixer Sub-table
//************************************************************
{SPIWR,0x13F,0x02},// Start Clock
{SPIWR,0x138,0x0F},// Addr Table Index
{SPIWR,0x139,0x78},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x00},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x0E},// Addr Table Index
{SPIWR,0x139,0x74},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x0D},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x0D},// Addr Table Index
{SPIWR,0x139,0x70},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x15},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x0C},// Addr Table Index
{SPIWR,0x139,0x6C},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x1B},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x0B},// Addr Table Index
{SPIWR,0x139,0x68},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x21},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x0A},// Addr Table Index
{SPIWR,0x139,0x64},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x25},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x09},// Addr Table Index
{SPIWR,0x139,0x60},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x29},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x08},// Addr Table Index
{SPIWR,0x139,0x5C},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x2C},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x07},// Addr Table Index
{SPIWR,0x139,0x58},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x2F},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x06},// Addr Table Index
{SPIWR,0x139,0x54},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x31},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x05},// Addr Table Index
{SPIWR,0x139,0x50},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x33},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x04},// Addr Table Index
{SPIWR,0x139,0x4C},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x34},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x03},// Addr Table Index
{SPIWR,0x139,0x48},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x35},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x02},// Addr Table Index
{SPIWR,0x139,0x30},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x3A},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x01},// Addr Table Index
{SPIWR,0x139,0x18},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x3D},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x138,0x00},// Addr Table Index
{SPIWR,0x139,0x00},// Gain
{SPIWR,0x13A,0x00},// Bias
{SPIWR,0x13B,0x3E},// GM
{SPIWR,0x13F,0x06},// Write Words
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x13F,0x02},// Clear Write Bit
{SPIWR,0x13C,0x00},// Delay for 3 ADCCLK/16 clock cycles (Dummy Write)
{SPIWR,0x13C,0x00},// Delay ~1us (Dummy Write)
{SPIWR,0x13F,0x00},// Stop Clock
//************************************************************
// Program Rx Gain Tables with GainTable800MHz.csv
//************************************************************
{SPIWR,0x137,0x1A},// Start Gain Table Clock
{SPIWR,0x130,0x00},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x01},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x02},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x03},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x01},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x04},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x02},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x05},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x03},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x06},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x04},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x07},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x05},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x08},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x03},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x09},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x04},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x0A},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x05},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x0B},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x06},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x0C},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x07},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x0D},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x08},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x0E},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x09},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x0F},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0A},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x10},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0B},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x11},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0C},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x12},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0D},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x13},// Gain Table Index
{SPIWR,0x131,0x01},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0E},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x14},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x09},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x15},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0A},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x16},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0B},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x17},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0C},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x18},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0D},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x19},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0E},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x1A},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x0F},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x1B},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x10},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x1C},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2B},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x1D},// Gain Table Index
{SPIWR,0x131,0x02},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2C},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x1E},// Gain Table Index
{SPIWR,0x131,0x04},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x27},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x1F},// Gain Table Index
{SPIWR,0x131,0x04},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x28},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x20},// Gain Table Index
{SPIWR,0x131,0x04},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x29},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x21},// Gain Table Index
{SPIWR,0x131,0x04},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2A},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x22},// Gain Table Index
{SPIWR,0x131,0x04},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2B},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x23},// Gain Table Index
{SPIWR,0x131,0x24},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x21},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x24},// Gain Table Index
{SPIWR,0x131,0x24},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x22},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x25},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x20},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x26},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x21},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x27},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x22},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x28},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x23},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x29},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x24},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x2A},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x25},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x2B},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x26},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x2C},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x27},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x2D},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x28},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x2E},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x29},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x2F},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2A},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x30},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2B},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x31},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2C},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x32},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2D},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x33},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2E},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x34},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2F},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x35},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x30},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x36},// Gain Table Index
{SPIWR,0x131,0x44},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x31},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x37},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2E},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x38},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x2F},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x39},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x30},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x3A},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x31},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x3B},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x32},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x3C},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x33},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x3D},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x34},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x3E},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x35},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x3F},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x36},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x40},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x37},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x41},// Gain Table Index
{SPIWR,0x131,0x64},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x42},// Gain Table Index
{SPIWR,0x131,0x65},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x43},// Gain Table Index
{SPIWR,0x131,0x66},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x44},// Gain Table Index
{SPIWR,0x131,0x67},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x45},// Gain Table Index
{SPIWR,0x131,0x68},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x46},// Gain Table Index
{SPIWR,0x131,0x69},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x47},// Gain Table Index
{SPIWR,0x131,0x6A},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x48},// Gain Table Index
{SPIWR,0x131,0x6B},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x49},// Gain Table Index
{SPIWR,0x131,0x6C},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x4A},// Gain Table Index
{SPIWR,0x131,0x6D},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x4B},// Gain Table Index
{SPIWR,0x131,0x6E},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x4C},// Gain Table Index
{SPIWR,0x131,0x6F},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x38},// TIA & LPF Word
{SPIWR,0x133,0x20},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x4D},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x4E},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x4F},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x50},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x51},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x52},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x53},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x54},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x55},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x56},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x57},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x58},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x59},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x130,0x5A},// Gain Table Index
{SPIWR,0x131,0x00},// Ext LNA, Int LNA, & Mixer Gain Word
{SPIWR,0x132,0x00},// TIA & LPF Word
{SPIWR,0x133,0x00},// DC Cal bit & Dig Gain Word
{SPIWR,0x137,0x1E},// Write Words
{SPIWR,0x134,0x00},// Dummy Write to delay 3 ADCCLK/16 cycles
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x137,0x1A},// Clear Write Bit
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x134,0x00},// Dummy Write to delay ~1us
{SPIWR,0x137,0x00},// Stop Gain Table Clock
//************************************************************
// Setup Rx Manual Gain Registers
//************************************************************
{SPIWR,0x0FA,0xE0},// Gain Control Mode Select
{SPIWR,0x0FB,0x08},// Table, Digital Gain, Man Gain Ctrl
{SPIWR,0x0FC,0x03},// Incr Step Size, ADC Overrange Size
{SPIWR,0x0FD,0x4C},// Max Full/LMT Gain Table Index
{SPIWR,0x0FE,0x44},// Decr Step Size, Peak Overload Time
{SPIWR,0x100,0xAF},// Max Digital Gain
{SPIWR,0x104,0x2F},// ADC Small Overload Threshold
{SPIWR,0x105,0x3A},// ADC Large Overload Threshold
{SPIWR,0x107,0x08},// Large LMT Overload Threshold
{SPIWR,0x108,0x1F},// Small LMT Overload Threshold
{SPIWR,0x109,0x14},// Rx1 Full/LMT Gain Index
{SPIWR,0x10A,0x18},// Rx1 LPF Gain Index
{SPIWR,0x10B,0x00},// Rx1 Digital Gain Index
{SPIWR,0x10C,0x14},// Rx2 Full/LMT Gain Index
{SPIWR,0x10D,0x18},// Rx2 LPF Gain Index
{SPIWR,0x10E,0x00},// Rx2 Digital Gain Index
{SPIWR,0x114,0x30},// Low Power Threshold
{SPIWR,0x11A,0x1C},// Initial LMT Gain Limit
{SPIWR,0x081,0x00},// Tx Symbol Gain Control
//************************************************************
// RX Baseband Filter Tuning (Real BW: 4.500000 MHz) 3dB Filter
// Corner @ 6.300000 MHz)
//************************************************************
{SPIWR,0x1FB,0x04},// RX Freq Corner (MHz)
{SPIWR,0x1FC,0x40},// RX Freq Corner (Khz)
{SPIWR,0x1F8,0x12},// Rx BBF Tune Divider[7:0]
{SPIWR,0x1F9,0x1E},// RX BBF Tune Divider[8]
{SPIWR,0x1D5,0x3F},// Set Rx Mix LO CM
{SPIWR,0x1C0,0x03},// Set GM common mode
{SPIWR,0x1E2,0x02},// Enable Rx1 Filter Tuner
{SPIWR,0x1E3,0x02},// Enable Rx2 Filter Tuner
{SPIWR,0x016,0x80},// Start RX Filter Tune
{WCALDONE,RXFILTER,1000},// Wait for RX filter to tune, Max Cal Time: 11.169 us (Done when 0x016[7]==0)
{SPIWR,0x1E2,0x03},// Disable Rx Filter Tuner (Rx1)
{SPIWR,0x1E3,0x03},// Disable Rx Filter Tuner (Rx2)
//************************************************************
// TX Baseband Filter Tuning (Real BW: 4.500000 MHz) 3dB Filter
// Corner @ 7.200000 MHz)
//************************************************************
{SPIWR,0x0D6,0x10},// TX BBF Tune Divier[7:0]
{SPIWR,0x0D7,0x1E},// TX BBF Tune Divider[8]
{SPIWR,0x0D8,0x04},// TX BBF Tuner BW (MHz)
{SPIWR,0x0D9,0x40},// TX BBF Tuner BW (kHz) - 1 LSB = 7.8125 KHz.
{SPIWR,0x0CA,0x22},// Enable Tx Filter Tuner
{SPIWR,0x016,0x40},// Start Tx Filter Tune
{WCALDONE,TXFILTER,1000},// Wait for TX filter to tune, Max Cal Time: 5.778 us (Done when 0x016[6]==0)
{SPIWR,0x0CA,0x26},// Disable Tx Filter Tuner (Both Channels)
//************************************************************
// RX TIA Setup:  Setup values scale based on RxBBF calibration
// results.  See information in Calibration Guide.
//************************************************************
{SPIRD,0x1EB,0x00},// Read RXBBF C3(MSB)
{SPIRD,0x1EC,0x00},// Read RXBBF C3(LSB)
{SPIRD,0x1E6,0x00},// Read RXBBF R2346
{SPIWR,0x1DB,0x60},// Set TIA selcc[2:0]
{SPIWR,0x1DD,0x0A},// Set RX TIA1 C MSB[6:0]
{SPIWR,0x1DF,0x0A},// Set RX TIA2 C MSB[6:0]
{SPIWR,0x1DC,0x40},// Set RX TIA1 C LSB[5:0]
{SPIWR,0x1DE,0x40},// Set RX TIA2 C LSB[5:0]
//************************************************************
// TX Secondary Filter Calibration Setup:  Real Bandwidth
// 4.500000MHz, 3dB Corner @ 22.500000MHz
//************************************************************
{SPIWR,0x0D2,0x3B},// TX Secondary Filter PDF Cap cal[5:0]
{SPIWR,0x0D1,0x0C},// TX Secondary Filter PDF Res cal[3:0]
{SPIWR,0x0D0,0x59},// Pdampbias
//************************************************************
// ADC Setup:  Tune ADC Performance based on RX analog filter tune
// corner.  Real Bandwidth: 4.303445 MHz, ADC Clock Frequency:
// 245.760000 MHz.  The values in registers 0x200 - 0x227 need to be
// calculated using the equations in the Calibration Guide.
//************************************************************
{SPIRD,0x1EB,0x00},// Read RxBBF C3 MSB after calibration
{SPIRD,0x1EC,0x00},// Read RxBBF C3 LSB after calibration
{SPIRD,0x1E6,0x00},// Read RxBBF R3 after calibration
{SPIWR,0x200,0x00},
{SPIWR,0x201,0x00},
{SPIWR,0x202,0x00},
{SPIWR,0x203,0x24},
{SPIWR,0x204,0x24},
{SPIWR,0x205,0x00},
{SPIWR,0x206,0x00},
{SPIWR,0x207,0x7C},
{SPIWR,0x208,0x53},
{SPIWR,0x209,0x3C},
{SPIWR,0x20A,0x4B},
{SPIWR,0x20B,0x34},
{SPIWR,0x20C,0x4E},
{SPIWR,0x20D,0x32},
{SPIWR,0x20E,0x00},
{SPIWR,0x20F,0x7F},
{SPIWR,0x210,0x7E},
{SPIWR,0x211,0x7F},
{SPIWR,0x212,0x49},
{SPIWR,0x213,0x48},
{SPIWR,0x214,0x49},
{SPIWR,0x215,0x4C},
{SPIWR,0x216,0x4B},
{SPIWR,0x217,0x4C},
{SPIWR,0x218,0x2E},
{SPIWR,0x219,0x98},
{SPIWR,0x21A,0x1B},
{SPIWR,0x21B,0x13},
{SPIWR,0x21C,0x98},
{SPIWR,0x21D,0x1B},
{SPIWR,0x21E,0x13},
{SPIWR,0x21F,0x98},
{SPIWR,0x220,0x1B},
{SPIWR,0x221,0x27},
{SPIWR,0x222,0x27},
{SPIWR,0x223,0x40},
{SPIWR,0x224,0x40},
{SPIWR,0x225,0x2C},
{SPIWR,0x226,0x00},
{SPIWR,0x227,0x00},
//************************************************************
// Tx Quadrature Calibration Settings
//************************************************************
{SPIRD,0x0A3,0x00},// Masked Read:  Read lower 6 bits, overwrite [7:6] below
{SPIWR,0x0A0,0x15},// Set TxQuadcal NCO frequency
{SPIWR,0x0A3,0x00},// Set TxQuadcal NCO frequency (Only update bits [7:6])
{SPIWR,0x0A1,0x79},// Set TxQuadcal M[1:0]
{SPIWR,0x0A9,0xFF},// Set Tx Quad Cal Count
{SPIWR,0x0A2,0x4F},// Set Tx Quad Cal Kexp
{SPIWR,0x0A5,0x03},// Set Tx Quad Cal Magnitude Threshhold
{SPIWR,0x0A6,0x03},// Set Tx Quad Cal Magnitude Threshhold
{SPIWR,0x0AA,0x33},// Set Tx Quad Cal Gain Table index
{SPIWR,0x0A4,0x20},// Set Tx Quad Cal Setting Count
{SPIWR,0x193,0x3F},// BBDC Cal setting
{SPIWR,0x190,0x0F},// Set BBDC tracking shift M value, only applies when BB DC tracking enabled
{SPIWR,0x194,0x01},// BBDC Cal setting
{SPIWR,0x016,0x01},// Start BBDC offset cal
{WCALDONE,BBDC,1000},// BBDC Max Cal Time: 13151.042 us. Cal done when 0x016[0]==0
{SPIWR,0x185,0x20},// Set RF DC offset Wait Count
{SPIWR,0x186,0x10},// Set RF DC Offset Count[7:0]
{SPIWR,0x187,0x14},// Settings for RF DC cal
{SPIWR,0x18B,0x83},// Settings for RF DC cal
{SPIWR,0x188,0x64},// Settings for RF DC cal
{SPIWR,0x189,0x30},// Settings for RF DC cal
{SPIWR,0x016,0x02},// RFDC Max Cal Time: 59923.828 us
{WCALDONE,RFDC,1000},// Wait for cal to complete (Done when 0x016[1]==0)
{SPIWR,0x016,0x10},// TXQuad Max Cal Time: 1075.000 us
{WCALDONE,TXQUAD,1000},// Wait for cal to complete (Done when 0x016[4]==0)
{SPIWR,0x168,0x03},// Set RX Quadcal Tone Level
{SPIWR,0x16E,0x25},// Set Rx Gain index to use during RX Quadcal
{SPIWR,0x16A,0x75},// Set Kexp Phase
{SPIWR,0x16B,0x15},// Set Kexp Amplitude
{SPIWR,0x169,0xCF},
{SPIWR,0x18B,0xAD},
{SPIWR,0x012,0x00},// Cals done, Set PPORT Config
{SPIWR,0x013,0x01},// Set ENSM FDD/TDD bit
{SPIWR,0x015,0x04},// Set Dual Synth Mode, FDD External Control bits properly
//************************************************************
// Set Tx Attenuation: Tx1: 10.00 dB,  Tx2: 10.00 dB
//************************************************************
{SPIWR,0x073,0x28},
{SPIWR,0x074,0x00},
{SPIWR,0x075,0x28},
{SPIWR,0x076,0x00},
//************************************************************
// Setup RSSI and Power Measurement Duration Registers
//************************************************************
{SPIWR,0x150,0x0B},// RSSI Measurement Duration 0, 1
{SPIWR,0x151,0x00},// RSSI Measurement Duration 2, 3
{SPIWR,0x152,0xFF},// RSSI Weighted Multiplier 0
{SPIWR,0x153,0x00},// RSSI Weighted Multiplier 1
{SPIWR,0x154,0x00},// RSSI Weighted Multiplier 2
{SPIWR,0x155,0x00},// RSSI Weighted Multiplier 3
{SPIWR,0x156,0x00},// RSSI Delay
{SPIWR,0x157,0x00},// RSSI Wait
{SPIWR,0x158,0x0D},// RSSI Mode Select
{SPIWR,0x15C,0x67},// Power Measurement Duration
{SPIWR,0x002,0x5E},// Set # transmitters enabled
{SPIWR,0x003,0x5E},// Set # receivers enabled
{SPIWR,0x186,0x64},// Set RF DC tracking count
{SPIWR,0x188,0x63},// Set RF DC tracking attenuation

//************************************************************
// End AD9361 R2 Auto Generated Initialization Script
//************************************************************

//************************************************************
// Additional commands added by Mindspeed for running on
// Transcede EVMs needed to further bringup and enable
// AD9361 radio on Mindspeed Transcede EVMs
//************************************************************

{SPIWR, 0x014, 0x23},    // Set AD9361 to FDD TX/Rx State

//************************************************************
// End of AD9361 programming data table
//************************************************************

};
