{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631537998984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631537998984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 20:59:58 2021 " "Processing started: Mon Sep 13 20:59:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631537998984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631537998984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_sobel -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga_sobel -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631537998984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631537999538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631537999538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_char/timing_gen_xy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_char/timing_gen_xy.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing_gen_xy " "Found entity 1: timing_gen_xy" {  } { { "src/vga_char/timing_gen_xy.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/vga_char/timing_gen_xy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_char/osd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_char/osd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_display " "Found entity 1: osd_display" {  } { { "src/vga_char/osd_display.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/vga_char/osd_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/mark_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/mark_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mark_2 " "Found entity 1: mark_2" {  } { { "src/scale/mark_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "buzzer BUZZER buzzer_pwm_test.v(6) " "Verilog HDL Declaration information at buzzer_pwm_test.v(6): object \"buzzer\" differs only in case from object \"BUZZER\" in the same scope" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631538008238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/buzzer/buzzer_pwm_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/buzzer/buzzer_pwm_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_pwm_test " "Found entity 1: buzzer_pwm_test" {  } { { "src/scale/buzzer/buzzer_pwm_test.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/buzzer_pwm_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/buzzer/ax_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/buzzer/ax_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_pwm " "Found entity 1: ax_pwm" {  } { { "src/scale/buzzer/ax_pwm.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/buzzer/ax_pwm.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/scale/seg_scan.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/scale/seg_decoder.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "seg.v(34) " "Verilog HDL Module Instantiation warning at seg.v(34): ignored dangling comma in List of Port Connections" {  } { { "src/scale/seg.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1631538008254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "src/scale/seg.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/mark.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/mark.v" { { "Info" "ISGN_ENTITY_NAME" "1 mark " "Found entity 1: mark" {  } { { "src/scale/mark.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/mark.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scale/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scale/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "src/scale/BCD.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/scale/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008270 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 power_on_delay.v(25) " "Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits" {  } { { "src/power_on_delay.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/power_on_delay.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1631538008270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/power_on_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file src/power_on_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_delay " "Found entity 1: power_on_delay" {  } { { "src/power_on_delay.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/power_on_delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/lut_ov5640_rgb565_1024_768.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/lut_ov5640_rgb565_1024_768.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_ov5640_rgb565_1024_768 " "Found entity 1: lut_ov5640_rgb565_1024_768" {  } { { "src/i2c_master/lut_ov5640_rgb565_1024_768.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/lut_ov5640_rgb565_1024_768.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "src/i2c_master/i2c_com.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_16_512.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_512 " "Found entity 1: afifo_16_512" {  } { { "src/ip_core/afifo_16_512.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_512.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sobel/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "src/sobel/sobel.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/sobel.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/linebuffer_wapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sobel/linebuffer_wapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuffer_Wapper-rtl " "Found design unit 1: linebuffer_Wapper-rtl" {  } { { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008645 ""} { "Info" "ISGN_ENTITY_NAME" "1 linebuffer_Wapper " "Found entity 1: linebuffer_Wapper" {  } { { "src/sobel/linebuffer_Wapper.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/linebuffer_Wapper.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/imagexlib_utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/sobel/imagexlib_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imagexlib_utils " "Found design unit 1: imagexlib_utils" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 imagexlib_utils-body " "Found design unit 2: imagexlib_utils-body" {  } { { "src/sobel/ImageXlib_utils.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_utils.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008645 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style src/sobel/ImageXlib_arch.vhd(85) " "Unrecognized synthesis attribute \"ram_style\" at src/sobel/ImageXlib_arch.vhd(85)" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sobel/imagexlib_arch.vhd 14 7 " "Found 14 design units, including 7 entities, in source file src/sobel/imagexlib_arch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp_bram-rtl " "Found design unit 1: dp_bram-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 linebuffer-rtl " "Found design unit 2: linebuffer-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 base_single_linebuffer-rtl " "Found design unit 3: base_single_linebuffer-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 base_2d_linebuffer-rtl " "Found design unit 4: base_2d_linebuffer-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 h_pipe-rtl " "Found design unit 5: h_pipe-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mc_h_pipe-rtl " "Found design unit 6: mc_h_pipe-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 569 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 active_delay-rtl " "Found design unit 7: active_delay-rtl" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 674 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp_bram " "Found entity 1: dp_bram" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "2 linebuffer " "Found entity 2: linebuffer" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_single_linebuffer " "Found entity 3: base_single_linebuffer" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_2d_linebuffer " "Found entity 4: base_2d_linebuffer" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "5 h_pipe " "Found entity 5: h_pipe" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "6 mc_h_pipe " "Found entity 6: mc_h_pipe" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""} { "Info" "ISGN_ENTITY_NAME" "7 active_delay " "Found entity 7: active_delay" {  } { { "src/sobel/ImageXlib_arch.vhd" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sobel/ImageXlib_arch.vhd" 650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb_to_ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb_to_ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_to_ycbcr " "Found entity 1: rgb_to_ycbcr" {  } { { "src/rgb_to_ycbcr.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb_to_ycbcr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_define.v 0 0 " "Found 0 design units, including 0 entities, in source file src/video_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_read_write " "Found entity 1: frame_read_write" {  } { { "src/frame_read_write.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_read_write.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_256 " "Found entity 1: afifo_16_256" {  } { { "src/ip_core/afifo_16_256.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/afifo_16_256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/ip_core/video_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/video_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "src/ip_core/sys_pll.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_timing_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video_timing_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_timing_data " "Found entity 1: video_timing_data" {  } { { "src/video_timing_data.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/video_timing_data.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_write " "Found entity 1: frame_fifo_write" {  } { { "src/frame_fifo_write.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_write.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_read " "Found entity 1: frame_fifo_read" {  } { { "src/frame_fifo_read.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/frame_fifo_read.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(45) " "Verilog HDL Declaration information at color_bar.v(45): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631538008704 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(49) " "Verilog HDL Declaration information at color_bar.v(49): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1631538008704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "src/color_bar.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/color_bar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_write_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_write_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_write_req_gen " "Found entity 1: cmos_write_req_gen" {  } { { "src/cmos_write_req_gen.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_write_req_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmos_8_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmos_8_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_8_16bit " "Found entity 1: cmos_8_16bit" {  } { { "src/cmos_8_16bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/cmos_8_16bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_core " "Found entity 1: sdram_core" {  } { { "src/sdram/sdram_core.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sdram/sdram_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c_master/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Found entity 1: reg_config" {  } { { "src/i2c_master/i2c_config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/medianseletor.v 1 1 " "Found 1 design units, including 1 entities, in source file src/medianseletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MedianSeletor " "Found entity 1: MedianSeletor" {  } { { "src/MedianSeletor.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/MedianSeletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/erode.v 1 1 " "Found 1 design units, including 1 entities, in source file src/erode.v" { { "Info" "ISGN_ENTITY_NAME" "1 erode " "Found entity 1: erode" {  } { { "src/erode.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/erode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dilate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dilate.v" { { "Info" "ISGN_ENTITY_NAME" "1 dilate " "Found entity 1: dilate" {  } { { "src/dilate.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/dilate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "src/uart.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "src/uart/uart_tx.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/uart_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hc_sr04/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hc_sr04/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "src/hc_sr04/clk_div.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hc_sr04/sr04.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hc_sr04/sr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr04 " "Found entity 1: sr04" {  } { { "src/hc_sr04/sr04.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/sr04.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_13 " "Found entity 1: bin2bcd_13" {  } { { "src/uart/bin2bcd.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/bin2bcd_12.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/bin2bcd_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_12 " "Found entity 1: bin2bcd_12" {  } { { "src/uart/bin2bcd_12.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/uart/bin2bcd_12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb2hsv.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb2hsv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb2hsv " "Found entity 1: rgb2hsv" {  } { { "src/rgb2hsv.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/rgb2hsv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rgb565to888.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rgb565to888.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB565to888 " "Found entity 1: RGB565to888" {  } { { "src/RGB565to888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/RGB565to888.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/colordetect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/colordetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDetect " "Found entity 1: ColorDetect" {  } { { "src/ColorDetect.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ColorDetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/raw8_rgb888.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/raw8_rgb888.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW8_RGB888 " "Found entity 1: RAW8_RGB888" {  } { { "src/ar0135/RAW8_RGB888.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/RAW8_RGB888.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_Generate_3X3_8Bit " "Found entity 1: Matrix_Generate_3X3_8Bit" {  } { { "src/ar0135/Matrix_Generate_3X3_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Matrix_Generate_3X3_8Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "src/ar0135/Line_Shift_RAM_8Bit.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/Line_Shift_RAM_8Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/i2c_timing_ctrl_reg16_dat16.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/i2c_timing_ctrl_reg16_dat16.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl_reg16_dat16 " "Found entity 1: i2c_timing_ctrl_reg16_dat16" {  } { { "src/ar0135/i2c_timing_ctrl_reg16_dat16.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/i2c_timing_ctrl_reg16_dat16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/i2c_ar0135_1280720_config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/i2c_ar0135_1280720_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AR0135_1280720_Config " "Found entity 1: I2C_AR0135_1280720_Config" {  } { { "src/ar0135/I2C_AR0135_1280720_Config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/I2C_AR0135_1280720_Config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ar0135/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ar0135/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RAW_Gray " "Found entity 1: CMOS_Capture_RAW_Gray" {  } { { "src/ar0135/CMOS_Capture_RAW_Gray.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ar0135/CMOS_Capture_RAW_Gray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sys_pll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sys_pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_2 " "Found entity 1: sys_pll_2" {  } { { "src/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/sys_pll_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/sys_pll_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_3 " "Found entity 1: sys_pll_3" {  } { { "src/ip_core/sys_pll_2.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/ip_core/sys_pll_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mt9v034/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mt9v034/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_raw_gray " "Found entity 1: cmos_capture_raw_gray" {  } { { "src/mt9v034/cmos_capture_raw_gray.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/cmos_capture_raw_gray.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mt9v034/i2c_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mt9v034/i2c_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_cfg " "Found entity 1: i2c_cfg" {  } { { "src/mt9v034/i2c_cfg.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mt9v034/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mt9v034/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "src/mt9v034/i2c_dri.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/mt9v034/i2c_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Found entity 1: osd_rom" {  } { { "src/osd_rom/osd_rom.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_32 " "Found entity 1: osd_32" {  } { { "src/osd_rom/osd_32.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_31.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_31.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_31 " "Found entity 1: osd_31" {  } { { "src/osd_rom/osd_31.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_31.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_30.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_30.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_30 " "Found entity 1: osd_30" {  } { { "src/osd_rom/osd_30.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_30.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_29.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_29.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_29 " "Found entity 1: osd_29" {  } { { "src/osd_rom/osd_29.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_29.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/osd_rom/osd_28.v 1 1 " "Found 1 design units, including 1 entities, in source file src/osd_rom/osd_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_28 " "Found entity 1: osd_28" {  } { { "src/osd_rom/osd_28.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/osd_rom/osd_28.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631538008885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538008885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "switch_pose top.v(221) " "Verilog HDL Implicit Net warning at top.v(221): created implicit net for \"switch_pose\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_vsync top.v(528) " "Verilog HDL Implicit Net warning at top.v(528): created implicit net for \"cmos_frame_vsync\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 528 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_href top.v(529) " "Verilog HDL Implicit Net warning at top.v(529): created implicit net for \"cmos_frame_href\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 529 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_valid top.v(531) " "Verilog HDL Implicit Net warning at top.v(531): created implicit net for \"data_valid\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 531 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sobel_data top.v(678) " "Verilog HDL Implicit Net warning at top.v(678): created implicit net for \"sobel_data\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 678 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buzzer_3 top.v(769) " "Verilog HDL Implicit Net warning at top.v(769): created implicit net for \"buzzer_3\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 769 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_out_de top.v(874) " "Verilog HDL Implicit Net warning at top.v(874): created implicit net for \"vga_out_de\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 874 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack i2c_config.v(26) " "Verilog HDL Implicit Net warning at i2c_config.v(26): created implicit net for \"ack\"" {  } { { "src/i2c_master/i2c_config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end i2c_config.v(29) " "Verilog HDL Implicit Net warning at i2c_config.v(29): created implicit net for \"tr_end\"" {  } { { "src/i2c_master/i2c_config.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/i2c_master/i2c_config.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div sr04.v(63) " "Verilog HDL Implicit Net warning at sr04.v(63): created implicit net for \"clk_div\"" {  } { { "src/hc_sr04/sr04.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/hc_sr04/sr04.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008888 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "led00 top.v(186) " "Verilog HDL error at top.v(186): value cannot be assigned to input \"led00\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 186 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008902 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "led01 top.v(187) " "Verilog HDL error at top.v(187): value cannot be assigned to input \"led01\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 187 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008902 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "led02 top.v(188) " "Verilog HDL error at top.v(188): value cannot be assigned to input \"led02\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 188 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008902 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "led03 top.v(189) " "Verilog HDL error at top.v(189): value cannot be assigned to input \"led03\"" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 189 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631538008902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631538008967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vga_out_de top.v(874) " "Verilog HDL or VHDL warning at top.v(874): object \"vga_out_de\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 874 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538008967 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmos_rst_n top.v(102) " "Verilog HDL or VHDL warning at top.v(102): object \"cmos_rst_n\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538008967 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmos_24bit_wr top.v(106) " "Verilog HDL or VHDL warning at top.v(106): object \"cmos_24bit_wr\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538008967 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_init_done top.v(381) " "Verilog HDL or VHDL warning at top.v(381): object \"sys_init_done\" assigned a value but never read" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631538008967 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.v(271) " "Verilog HDL assignment warning at top.v(271): truncated value with size 32 to match size of target (2)" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631538008983 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.v(54) " "Output port \"buzzer\" at top.v(54) has no driver" {  } { { "src/top.v" "" { Text "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/src/top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1631538008983 "|top"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631538008983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.map.smsg " "Generated suppressed messages file C:/Internet+/20_sdram_ov5640_vga_sobel/20_sdram_ov5640_vga_sobel/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538009107 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631538009210 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 13 21:00:09 2021 " "Processing ended: Mon Sep 13 21:00:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631538009210 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631538009210 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631538009210 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538009210 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631538009819 ""}
