##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_SAR_Seq_1_intClock       | N/A                   | Target: 5.00 MHz    | 
Clock: ADC_SAR_Seq_1_intClock(FFB)  | N/A                   | Target: 5.00 MHz    | 
Clock: ClockBlock/ff_div_3          | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_2                      | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_PWM                    | N/A                   | Target: 20.00 MHz   | 
Clock: Clock_PWM(FFB)               | N/A                   | Target: 20.00 MHz   | 
Clock: CyExtClk                     | N/A                   | Target: 40.00 MHz   | 
Clock: CyHFClk                      | Frequency: 29.64 MHz  | Target: 40.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 48.00 MHz   | 
Clock: CyRouted1                    | N/A                   | Target: 40.00 MHz   | 
Clock: CySysClk                     | N/A                   | Target: 40.00 MHz   | 
Clock: UART_SCBCLK                  | N/A                   | Target: 1.38 MHz    | 
Clock: UART_SCBCLK(FFB)             | N/A                   | Target: 1.38 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk       CyHFClk        25000            -8733       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name             Setup to Clk  Clock Name:Phase  
--------------------  ------------  ----------------  
Pin_Encoder_A(0)_PAD  19091         CyHFClk:R         
Pin_Encoder_B(0)_PAD  18988         CyHFClk:R         
Pin_Limit_1(0)_PAD    19273         Clock_2:R         
Pin_Limit_2(0)_PAD    19090         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
Pin_Motor(0)_PAD  22130         Clock_PWM(FFB):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 29.64 MHz | Target: 40.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -8733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 19910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28643
-------------------------------------   ----- 
End-of-path arrival time (ps)           28643
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4173  12313  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3310  28643  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  28643  -8733  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock              datapathcell6           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -8733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 19910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28643
-------------------------------------   ----- 
End-of-path arrival time (ps)           28643
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4173  12313  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3310  28643  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  28643  -8733  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock              datapathcell6           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : -8733p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 19910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28643
-------------------------------------   ----- 
End-of-path arrival time (ps)           28643
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4173  12313  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3310  28643  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  28643  -8733  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock              datapathcell6           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : -5423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 19910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25333
-------------------------------------   ----- 
End-of-path arrival time (ps)           25333
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4173  12313  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3310  25333  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  25333  -5423  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock              datapathcell5           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -4366p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 19910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24276
-------------------------------------   ----- 
End-of-path arrival time (ps)           24276
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2555  14566  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   9710  24276  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  24276  -4366  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell2           0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : -2113p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 19910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22023
-------------------------------------   ----- 
End-of-path arrival time (ps)           22023
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4173  12313  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   9710  22023  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  22023  -2113  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock              datapathcell4           0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -1086p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14566
-------------------------------------   ----- 
End-of-path arrival time (ps)           14566
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2555  14566  -1086  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -1085p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14565
-------------------------------------   ----- 
End-of-path arrival time (ps)           14565
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/main_1                macrocell2      3382   8662  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  12012  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2554  14565  -1085  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell2           0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 1154p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12326
-------------------------------------   ----- 
End-of-path arrival time (ps)           12326
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell4   4186  12326   1154  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock              datapathcell4           0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 1167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12313
-------------------------------------   ----- 
End-of-path arrival time (ps)           12313
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   4173  12313   1167  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 2061p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11419
-------------------------------------   ----- 
End-of-path arrival time (ps)           11419
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell5   3279  11419   2061  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock              datapathcell5           0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 2077p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell6   3263  11403   2077  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock              datapathcell6           0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 2176p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11304
-------------------------------------   ----- 
End-of-path arrival time (ps)           11304
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock     controlcell1            0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    2580   2580  -1104  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2324   4904  -1104  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8254  -1104  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   3049  11304   2176  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 2177p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11303
-------------------------------------   ----- 
End-of-path arrival time (ps)           11303
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock     controlcell1            0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell1    2580   2580  -1104  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/main_0          macrocell6      2324   4904  -1104  RISE       1
\QuadDec:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   8254  -1104  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   3048  11303   2177  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell2           0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 5168p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell17     1250   1250   2421  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   7062   8312   5168  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell2           0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 5701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                                    macrocell17     1250   1250   2421  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   6529   7779   5701  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6349p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17081
-------------------------------------   ----- 
End-of-path arrival time (ps)           17081
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell3   2320   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell4      0   2320  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell4   1430   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell5      0   3750  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell5   1430   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell6      0   5180  -8733  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell6   2960   8140  -8733  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell9      3283  11423   6349  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell9      3350  14773   6349  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2308  17081   6349  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                statusicell4            0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 7042p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  -1599  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell5   3858   6438   7042  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock              datapathcell5           0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 7046p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  -1599  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell6   3854   6434   7046  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock              datapathcell6           0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_7
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 7863p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13627
-------------------------------------   ----- 
End-of-path arrival time (ps)           13627
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q             macrocell27   1250   1250     78  RISE       1
\QuadDec:Net_1251_split\/main_1  macrocell22   6728   7978   7863  RISE       1
\QuadDec:Net_1251_split\/q       macrocell22   3350  11328   7863  RISE       1
\QuadDec:Net_1251\/main_7        macrocell17   2299  13627   7863  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 8297p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  -1599  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell4   2603   5183   8297  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock              datapathcell4           0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 8301p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)    25000
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                  13480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell2            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580  -1599  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell3   2599   5179   8301  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock              datapathcell3           0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_5
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 8532p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12958
-------------------------------------   ----- 
End-of-path arrival time (ps)           12958
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell28   1250   1250   8532  RISE       1
\QuadDec:Net_1203_split\/main_4  macrocell1    6074   7324   8532  RISE       1
\QuadDec:Net_1203_split\/q       macrocell1    3350  10674   8532  RISE       1
\QuadDec:Net_1203\/main_5        macrocell24   2284  12958   8532  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14642
-------------------------------------   ----- 
End-of-path arrival time (ps)           14642
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/main_0            macrocell5      3756   9036   8788  RISE       1
\QuadDec:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  12386   8788  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2256  14642   8788  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1            0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 8833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14597
-------------------------------------   ----- 
End-of-path arrival time (ps)           14597
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2524   8984   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  12334   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2263  14597   8833  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1            0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9894p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13536
-------------------------------------   ----- 
End-of-path arrival time (ps)           13536
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2243   7933   9894  RISE       1
\QuadDec:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  11283   9894  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2253  13536   9894  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1            0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 11704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11726
-------------------------------------   ----- 
End-of-path arrival time (ps)           11726
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell17    1250   1250   2421  RISE       1
\QuadDec:Net_530\/main_0            macrocell7     4796   6046  11704  RISE       1
\QuadDec:Net_530\/q                 macrocell7     3350   9396  11704  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_0  statusicell2   2330  11726  11704  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                       statusicell2            0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 11732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9758
-------------------------------------   ---- 
End-of-path arrival time (ps)           9758
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   3510   3510   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   3510   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2950   6460   8833  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell21     3298   9758  11732  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell21             0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 11864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11566
-------------------------------------   ----- 
End-of-path arrival time (ps)           11566
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q                macrocell17    1250   1250   2421  RISE       1
\QuadDec:Net_611\/main_0            macrocell8     4653   5903  11864  RISE       1
\QuadDec:Net_611\/q                 macrocell8     3350   9253  11864  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_1  statusicell2   2313  11566  11864  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                       statusicell2            0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1260\/main_1
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 12150p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9340
-------------------------------------   ---- 
End-of-path arrival time (ps)           9340
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell28   1250   1250   8532  RISE       1
\QuadDec:Net_1260\/main_1   macrocell27   8090   9340  12150  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 12454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9036
-------------------------------------   ---- 
End-of-path arrival time (ps)           9036
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell19     3756   9036  12454  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell19             0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1203\/main_2
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 12627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell28   1250   1250   8532  RISE       1
\QuadDec:Net_1203\/main_2   macrocell24   7613   8863  12627  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Net_1275\/main_0
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 12828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8662
-------------------------------------   ---- 
End-of-path arrival time (ps)           8662
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Net_1275\/main_0                             macrocell20     3382   8662  12828  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                            macrocell20             0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 13076p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8414
-------------------------------------   ---- 
End-of-path arrival time (ps)           8414
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell28   1250   1250   8532  RISE       1
\QuadDec:bQuadDec:state_0\/main_3  macrocell30   7164   8414  13076  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1251\/main_1
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 13536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell27   1250   1250     78  RISE       1
\QuadDec:Net_1251\/main_1  macrocell17   6704   7954  13536  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 13557p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell18     2243   7933  13557  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell18             0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec:Net_1275\/main_1
Capture Clock  : \QuadDec:Net_1275\/clock_0
Path slack     : 13557p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1   2730   2730  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0   2730  -3638  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2960   5690  -3638  RISE       1
\QuadDec:Net_1275\/main_1                             macrocell20     2243   7933  13557  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1275\/clock_0                            macrocell20             0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1260\/main_2
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 13812p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell29   1250   1250   9614  RISE       1
\QuadDec:Net_1260\/main_2     macrocell27   6428   7678  13812  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 13864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9566
-------------------------------------   ---- 
End-of-path arrival time (ps)           9566
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell1           0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1   2320   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0   2320  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2960   5280  -4366  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4286   9566  13864  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1            0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 13974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9456
-------------------------------------   ---- 
End-of-path arrival time (ps)           9456
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q          macrocell28    1250   1250   8532  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_3  statusicell2   8206   9456  13974  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                       statusicell2            0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1251\/main_6
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 14481p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell30   1250   1250   8816  RISE       1
\QuadDec:Net_1251\/main_6     macrocell17   5759   7009  14481  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1203\/main_1
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 14544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250   9474  RISE       1
\QuadDec:Net_1203\/main_1         macrocell24   5696   6946  14544  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:Net_1251\/main_3
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 14573p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250   9474  RISE       1
\QuadDec:Net_1251\/main_3         macrocell17   5667   6917  14573  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:error\/main_0
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 14589p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q             macrocell27   1250   1250     78  RISE       1
\QuadDec:bQuadDec:error\/main_0  macrocell28   5651   6901  14589  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 14613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell27   1250   1250     78  RISE       1
\QuadDec:bQuadDec:state_1\/main_0  macrocell29   5627   6877  14613  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 14698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell29   1250   1250   9614  RISE       1
\QuadDec:bQuadDec:state_0\/main_4  macrocell30   5542   6792  14698  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1251\/main_5
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 14729p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell29   1250   1250   9614  RISE       1
\QuadDec:Net_1251\/main_5     macrocell17   5511   6761  14729  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:Net_1251\/main_4
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 14744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6746
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q  macrocell28   1250   1250   8532  RISE       1
\QuadDec:Net_1251\/main_4   macrocell17   5496   6746  14744  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1260\/main_3
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 14760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6730
-------------------------------------   ---- 
End-of-path arrival time (ps)           6730
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell30   1250   1250   8816  RISE       1
\QuadDec:Net_1260\/main_3     macrocell27   5480   6730  14760  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1203\/main_0
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 14801p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell25   1250   1250   9180  RISE       1
\QuadDec:Net_1203\/main_0         macrocell24   5439   6689  14801  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 14811p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell25   1250   1250   9180  RISE       1
\QuadDec:bQuadDec:state_0\/main_1  macrocell30   5429   6679  14811  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 15524p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell26   1250   1250   9474  RISE       1
\QuadDec:bQuadDec:state_0\/main_2  macrocell30   4716   5966  15524  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:error\/main_5
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 15542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q     macrocell30   1250   1250   8816  RISE       1
\QuadDec:bQuadDec:error\/main_5  macrocell28   4698   5948  15542  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 15558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell30   1250   1250   8816  RISE       1
\QuadDec:bQuadDec:state_1\/main_5  macrocell29   4682   5932  15558  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:Net_1203\/main_3
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 15645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q  macrocell29   1250   1250   9614  RISE       1
\QuadDec:Net_1203\/main_3     macrocell24   4595   5845  15645  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 15667p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q               macrocell27   1250   1250     78  RISE       1
\QuadDec:bQuadDec:state_0\/main_0  macrocell30   4573   5823  15667  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 16071p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q   macrocell25   1250   1250   9180  RISE       1
\QuadDec:bQuadDec:state_1\/main_1  macrocell29   4169   5419  16071  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_1
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 16084p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell25   1250   1250   9180  RISE       1
\QuadDec:bQuadDec:error\/main_1   macrocell28   4156   5406  16084  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec:bQuadDec:state_0\/clock_0
Path slack     : 16619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q       macrocell30   1250   1250   8816  RISE       1
\QuadDec:bQuadDec:state_0\/main_5  macrocell30   3621   4871  16619  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec:bQuadDec:Stsreg\/clock
Path slack     : 16627p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 23430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6803
-------------------------------------   ---- 
End-of-path arrival time (ps)           6803
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                macrocell27    1250   1250     78  RISE       1
\QuadDec:bQuadDec:Stsreg\/status_2  statusicell2   5553   6803  16627  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:Stsreg\/clock                       statusicell2            0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_0\/q
Path End       : \QuadDec:Net_1203\/main_4
Capture Clock  : \QuadDec:Net_1203\/clock_0
Path slack     : 16641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_0\/clock_0                    macrocell30             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_0\/q  macrocell30   1250   1250   8816  RISE       1
\QuadDec:Net_1203\/main_4     macrocell24   3599   4849  16641  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 16824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q       macrocell26   1250   1250   9474  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_3  macrocell26   3416   4666  16824  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 16824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q   macrocell26   1250   1250   9474  RISE       1
\QuadDec:bQuadDec:state_1\/main_2  macrocell29   3416   4666  16824  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec:bQuadDec:error\/main_2
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 16960p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_filt\/q  macrocell26   1250   1250   9474  RISE       1
\QuadDec:bQuadDec:error\/main_2   macrocell28   3280   4530  16960  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 17114p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q       macrocell29   1250   1250   9614  RISE       1
\QuadDec:bQuadDec:state_1\/main_4  macrocell29   3126   4376  17114  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec:bQuadDec:state_1\/clock_0
Path slack     : 17119p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q         macrocell28   1250   1250   8532  RISE       1
\QuadDec:bQuadDec:state_1\/main_3  macrocell29   3121   4371  17119  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1251\/q
Path End       : \QuadDec:Net_1251\/main_0
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 17121p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1251\/q       macrocell17   1250   1250   2421  RISE       1
\QuadDec:Net_1251\/main_0  macrocell17   3119   4369  17121  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:state_1\/q
Path End       : \QuadDec:bQuadDec:error\/main_4
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 17141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:state_1\/clock_0                    macrocell29             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:state_1\/q     macrocell29   1250   1250   9614  RISE       1
\QuadDec:bQuadDec:error\/main_4  macrocell28   3099   4349  17141  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:error\/q
Path End       : \QuadDec:bQuadDec:error\/main_3
Capture Clock  : \QuadDec:bQuadDec:error\/clock_0
Path slack     : 17144p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:error\/q       macrocell28   1250   1250   8532  RISE       1
\QuadDec:bQuadDec:error\/main_3  macrocell28   3096   4346  17144  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:error\/clock_0                      macrocell28             0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 17164p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q       macrocell25   1250   1250   9180  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_3  macrocell25   3076   4326  17164  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Net_1260\/main_0
Capture Clock  : \QuadDec:Net_1260\/clock_0
Path slack     : 17270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q       macrocell27   1250   1250     78  RISE       1
\QuadDec:Net_1260\/main_0  macrocell27   2970   4220  17270  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec:Net_1251\/main_2
Capture Clock  : \QuadDec:Net_1251\/clock_0
Path slack     : 17295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_filt\/q  macrocell25   1250   1250   9180  RISE       1
\QuadDec:Net_1251\/main_2         macrocell17   2945   4195  17295  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1251\/clock_0                            macrocell17             0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 17644p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell15             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q       macrocell15   1250   1250  17644  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/main_0  macrocell16   2596   3846  17644  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell16             0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1203\/q
Path End       : \QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 17647p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1203\/clock_0                            macrocell24             0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:Net_1203\/q                              macrocell24   1250   1250    -42  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell23   2593   3843  17647  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell23             0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 17650p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell15             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_1\/q  macrocell15   1250   1250  17644  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_1  macrocell26   2590   3840  17650  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 17656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell12             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q  macrocell12   1250   1250  17656  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_1  macrocell25   2584   3834  17656  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 17659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell12             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_1\/q       macrocell12   1250   1250  17656  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/main_0  macrocell13   2581   3831  17659  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell13             0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 17951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_2\/clock_0           macrocell16             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_2\/q  macrocell16   1250   1250  17951  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_2  macrocell26   2289   3539  17951  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 17951p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_2\/clock_0           macrocell13             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_2\/q  macrocell13   1250   1250  17951  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_2  macrocell25   2289   3539  17951  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 17952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell11             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q       macrocell11   1250   1250  17952  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/main_0  macrocell12   2288   3538  17952  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_1\/clock_0           macrocell12             0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 17952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_delayed_0\/clock_0           macrocell11             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_A_delayed_0\/q  macrocell11   1250   1250  17952  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/main_0  macrocell25   2288   3538  17952  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_A_filt\/clock_0                macrocell25             0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 17953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell14             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q       macrocell14   1250   1250  17953  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/main_0  macrocell15   2287   3537  17953  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_1\/clock_0           macrocell15             0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 17953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 21490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_delayed_0\/clock_0           macrocell14             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec:bQuadDec:quad_B_delayed_0\/q  macrocell14   1250   1250  17953  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/main_0  macrocell26   2287   3537  17953  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:bQuadDec:quad_B_filt\/clock_0                macrocell26             0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec:Net_1260\/q
Path End       : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 20886p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   25000
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 25000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Net_1260\/clock_0                            macrocell27             0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec:Net_1260\/q                             macrocell27    1250   1250     78  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   2864   4114  20886  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\QuadDec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell1            0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

