INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/reports/unary
	Log files: /home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/logs/unary
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/unary.xo.compile_summary, at Thu Jan 30 20:05:34 2025
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/reports/unary/v++_compile_unary_guidance.html', at Thu Jan 30 20:05:34 2025
INFO: [v++ 60-895]   Target platform: /opt/Xilinx/Vitis/2024.1/platforms/xilinx_aws-vu47p-f2_202410_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/Xilinx/Vitis/2024.1/platforms/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2024.1
INFO: [v++ 60-585] Compiling for hardware emulation target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu47p-f2_202410_1
INFO: [v++ 60-242] Creating kernel: 'unary'

===>The following messages were generated while  performing high-level synthesis for kernel: unary Log file: /home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/unary/unary/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_88_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 604.71 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/reports/unary/system_estimate_unary.xtxt
INFO: [v++ 60-586] Created _x.hw_emu.xilinx_aws-vu47p-f2_202410_1/unary.xo
INFO: [v++ 60-2343] Use the Vitis Unified IDE to visualize and navigate the reports. Run the following command. 
    vitis -a/ --analyze /home/ubuntu/samml_fpga/hw/_x.hw_emu.xilinx_aws-vu47p-f2_202410_1/unary.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 28s
INFO: [v++ 60-1653] Closing dispatch client.
