// Seed: 3773815257
module module_0 ();
  always @(posedge id_1) begin
    wait (id_1);
  end
  wire id_2;
  initial forever @(1);
endmodule
module module_0 (
    output logic   id_0,
    output supply1 id_1,
    inout  logic   id_2
);
  reg id_4, id_5;
  timeunit 1ps / 1ps;
  assign id_1 = id_2 == 1'h0;
  module_0();
  initial begin
    $display(1'h0, 1);
    id_4 <= 1 * 1;
    $display(1);
    if (id_4) begin
      id_0 <= 1 ? 1 == 1 : id_4;
      $display(id_4);
      module_1 <= id_2;
    end else begin
      $display;
    end
  end
endmodule
