--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ALU_1bit.twx ALU_1bit.ncd -o ALU_1bit.twr ALU_1bit.pcf

Design file:              ALU_1bit.ncd
Physical constraint file: ALU_1bit.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock op<0>
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
Binv        |    0.915(F)|      SLOW  |    0.610(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
Cin         |    1.074(F)|      SLOW  |    0.470(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
a_in        |    1.416(F)|      SLOW  |    0.136(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
b_in        |    1.108(F)|      SLOW  |    0.432(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock op<1>
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
Binv        |    0.968(F)|      SLOW  |    0.556(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
Cin         |    1.127(F)|      SLOW  |    0.416(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
a_in        |    1.469(F)|      SLOW  |    0.082(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
b_in        |    1.161(F)|      SLOW  |    0.378(F)|      SLOW  |op[1]_op[1]_AND_14_o|   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Clock op<0> to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
Cout        |         8.171(F)|      SLOW  |         3.512(F)|      FAST  |op[1]_op[1]_AND_14_o|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock op<1> to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
Cout        |         8.117(F)|      SLOW  |         3.438(F)|      FAST  |op[1]_op[1]_AND_14_o|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock op<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
op<0>          |         |         |    0.755|    0.755|
op<1>          |         |         |    0.584|    0.584|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock op<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
op<0>          |         |         |    0.808|    0.808|
op<1>          |         |         |    0.637|    0.637|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Cin            |result         |    8.923|
a_in           |result         |    9.452|
b_in           |result         |    9.466|
op<0>          |result         |    8.868|
op<1>          |result         |    8.814|
---------------+---------------+---------+


Analysis completed Mon Apr 26 19:05:10 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



