
*** Running vivado
    with args -log test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source test.tcl -notrace
Command: synth_design -top test -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 822.375 ; gain = 235.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test' [D:/FPGA/homework/ping_pong/ping_pong.srcs/sources_1/new/pang.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'test' (1#1) [D:/FPGA/homework/ping_pong/ping_pong.srcs/sources_1/new/pang.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 894.555 ; gain = 307.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 894.555 ; gain = 307.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 894.555 ; gain = 307.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 894.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[0]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[0]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[1]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[1]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[4]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[4]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[5]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[5]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[6]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[6]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[7]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[7]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[8]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[8]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[9]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[9]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[10]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[10]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[11]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[11]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[12]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[12]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[13]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[13]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[14]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[14]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[15]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data[15]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data_e'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_data_e'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_hsync'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_hsync'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_vsync'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_vsync'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[4]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[5]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[6]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_8bits_tri_i[7]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_5bits_tri_i[0]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_5bits_tri_i[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_5bits_tri_i[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[16]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[15]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[14]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[13]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[12]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[11]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[10]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[9]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[8]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[7]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[6]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[5]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[4]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[1]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_in_p[0]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[16]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[15]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[14]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[13]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[12]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[11]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[10]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[9]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[8]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[7]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[6]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[5]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[4]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[1]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[0]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[0]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[1]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[2]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[3]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[4]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[5]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[6]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[7]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[8]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[9]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[10]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[11]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'la_out_p[12]'. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:130]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property PACKAGE_PIN W10  [get_ports {CAM_GPIO}}]' found in constraint file. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:190]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property PACKAGE_PIN V9   [get_ports {CAM_D0_N}}]' found in constraint file. [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc:197]
Finished Parsing XDC File [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/homework/ping_pong/ping_pong.srcs/constrs_1/new/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 992.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                standing |                               00 |                               10
                    left |                               01 |                               01
                   right |                               10 |                               00
                   score |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 5     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  62 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 5     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  62 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'h_reg[3]' (FDCE) to 'h_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 992.820 ; gain = 405.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 995.680 ; gain = 408.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |    20|
|5     |LUT3   |     6|
|6     |LUT4   |    10|
|7     |LUT5   |    18|
|8     |LUT6   |    23|
|9     |FDCE   |    23|
|10    |FDPE   |     1|
|11    |FDRE   |    15|
|12    |FDSE   |    12|
|13    |IBUF   |     5|
|14    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   153|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1001.477 ; gain = 315.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.477 ; gain = 414.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 100 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.590 ; gain = 709.336
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/homework/ping_pong/ping_pong.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 14:08:24 2023...
