

================================================================
== Vivado HLS Report for 'MadgwickAHRSupdate'
================================================================
* Date:           Tue Dec  5 11:38:03 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.58|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  232|  831|  233|  832|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_MadgwickAHRSupdateIM_fu_382  |MadgwickAHRSupdateIM  |  226|  601|  226|  601|   none  |
        |grp_normalise_1_fu_394           |normalise_1           |  113|  113|  113|  113|   none  |
        |grp_normalise_fu_402             |normalise             |  118|  118|  118|  118|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loopfeedbackStep    |   64|   64|        16|          -|          -|     4|    no    |
        |- loop_integrateQdot  |   64|   64|        16|          -|          -|     4|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 268
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (tmp_232)
	16  / (!tmp_232)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_237)
	16  / (!tmp_237)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!tmp_232) | (!tmp_237) | (!tmp_242)
	268  / (tmp_232 & tmp_237 & tmp_242)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / (tmp_247)
	57  / (!tmp_247)
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / (tmp_252)
	57  / (!tmp_252)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / (!tmp_247) | (!tmp_252) | (!tmp_257)
	235  / (tmp_247 & tmp_252 & tmp_257)
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / (!tmp_247 & !exitcond_i) | (!tmp_252 & !exitcond_i) | (!tmp_257 & !exitcond_i)
	251  / (exitcond_i) | (tmp_247 & tmp_252 & tmp_257)
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	235  / true
251 --> 
	252  / (!exitcond_i2)
	267  / (exitcond_i2)
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	251  / true
267 --> 
268 --> 
	267  / true

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [4 x float]* %m, i64 0, i64 1" [MadgwickAHRS.cpp:46]
ST_1 : Operation 270 [2/2] (2.32ns)   --->   "%m_load = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 2> : 2.32ns
ST_2 : Operation 271 [1/2] (2.32ns)   --->   "%m_load = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 3> : 2.73ns
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%m_load_to_int = bitcast float %m_load to i32" [MadgwickAHRS.cpp:46]
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_load_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:46]
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i32 %m_load_to_int to i23" [MadgwickAHRS.cpp:46]
ST_3 : Operation 275 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_86, 0" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [4/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 2.73ns
ST_4 : Operation 278 [3/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.73ns
ST_5 : Operation 279 [2/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.66ns
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %g) nounwind, !map !43"
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %a) nounwind, !map !47"
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x float]* %m) nounwind, !map !51"
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [4 x float]* %m, i64 0, i64 0"
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [4 x float]* %a, i64 0, i64 0"
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%g_addr = getelementptr [4 x float]* %g, i64 0, i64 0"
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @MadgwickAHRSupdate_s) nounwind"
ST_6 : Operation 287 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %g_addr, align 4" [MadgwickAHRS.cpp:37]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 288 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %a_addr, align 4" [MadgwickAHRS.cpp:38]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 289 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %m_addr, align 4" [MadgwickAHRS.cpp:39]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_232)   --->   "%tmp_87 = or i1 %notrhs, %notlhs" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/4] (2.73ns)   --->   "%tmp_88 = fcmp oeq float %m_load, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_232 = and i1 %tmp_87, %tmp_88" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %tmp_232, label %1, label %._crit_edge" [MadgwickAHRS.cpp:46]
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [4 x float]* %m, i64 0, i64 2" [MadgwickAHRS.cpp:46]
ST_6 : Operation 295 [2/2] (2.32ns)   --->   "%m_load_1 = load float* %m_addr_2, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 7> : 2.32ns
ST_7 : Operation 296 [1/2] (2.32ns)   --->   "%m_load_1 = load float* %m_addr_2, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 8> : 2.73ns
ST_8 : Operation 297 [1/1] (0.00ns)   --->   "%m_load_1_to_int = bitcast float %m_load_1 to i32" [MadgwickAHRS.cpp:46]
ST_8 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_233 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_load_1_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:46]
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_234 = trunc i32 %m_load_1_to_int to i23" [MadgwickAHRS.cpp:46]
ST_8 : Operation 300 [1/1] (1.55ns)   --->   "%notlhs3 = icmp ne i8 %tmp_233, -1" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (2.44ns)   --->   "%notrhs3 = icmp eq i23 %tmp_234, 0" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 302 [4/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 2.73ns
ST_9 : Operation 303 [3/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.73ns
ST_10 : Operation 304 [2/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.66ns
ST_11 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp_237)   --->   "%tmp_235 = or i1 %notrhs3, %notlhs3" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/4] (2.73ns)   --->   "%tmp_236 = fcmp oeq float %m_load_1, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_237 = and i1 %tmp_235, %tmp_236" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %tmp_237, label %2, label %._crit_edge" [MadgwickAHRS.cpp:46]
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr [4 x float]* %m, i64 0, i64 3" [MadgwickAHRS.cpp:46]
ST_11 : Operation 310 [2/2] (2.32ns)   --->   "%m_load_2 = load float* %m_addr_3, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 12> : 2.32ns
ST_12 : Operation 311 [1/2] (2.32ns)   --->   "%m_load_2 = load float* %m_addr_3, align 4" [MadgwickAHRS.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 13> : 2.73ns
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%m_load_2_to_int = bitcast float %m_load_2 to i32" [MadgwickAHRS.cpp:46]
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_238 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_load_2_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:46]
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_239 = trunc i32 %m_load_2_to_int to i23" [MadgwickAHRS.cpp:46]
ST_13 : Operation 315 [1/1] (1.55ns)   --->   "%notlhs4 = icmp ne i8 %tmp_238, -1" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (2.44ns)   --->   "%notrhs4 = icmp eq i23 %tmp_239, 0" [MadgwickAHRS.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [4/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 2.73ns
ST_14 : Operation 318 [3/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 2.73ns
ST_15 : Operation 319 [2/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.66ns
ST_16 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_242)   --->   "%tmp_240 = or i1 %notrhs4, %notlhs4" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/4] (2.73ns)   --->   "%tmp_241 = fcmp oeq float %m_load_2, 0.000000e+00" [MadgwickAHRS.cpp:46]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 322 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_242 = and i1 %tmp_240, %tmp_241" [MadgwickAHRS.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "br i1 %tmp_242, label %3, label %._crit_edge" [MadgwickAHRS.cpp:46]
ST_16 : Operation 324 [2/2] (2.32ns)   --->   "%q_load = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%g_addr_3 = getelementptr [4 x float]* %g, i64 0, i64 1" [MadgwickAHRS.cpp:52]
ST_16 : Operation 326 [2/2] (2.32ns)   --->   "%g_load = load float* %g_addr_3, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 327 [2/2] (0.00ns)   --->   "call fastcc void @MadgwickAHRSupdateIM([4 x float]* %g, [4 x float]* %a) nounwind" [MadgwickAHRS.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 17> : 2.32ns
ST_17 : Operation 328 [1/2] (2.32ns)   --->   "%q_load = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 329 [1/2] (2.32ns)   --->   "%g_load = load float* %g_addr_3, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 330 [2/2] (2.32ns)   --->   "%q_load_8 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 331 [1/1] (0.00ns)   --->   "%g_addr_4 = getelementptr [4 x float]* %g, i64 0, i64 2" [MadgwickAHRS.cpp:52]
ST_17 : Operation 332 [2/2] (2.32ns)   --->   "%g_load_3 = load float* %g_addr_4, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 333 [1/1] (0.00ns)   --->   "%g_addr_5 = getelementptr [4 x float]* %g, i64 0, i64 3" [MadgwickAHRS.cpp:52]
ST_17 : Operation 334 [2/2] (2.32ns)   --->   "%g_load_4 = load float* %g_addr_5, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 335 [2/2] (2.32ns)   --->   "%q_load_10 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 18> : 2.32ns
ST_18 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_82_to_int = bitcast float %q_load to i32" [MadgwickAHRS.cpp:52]
ST_18 : Operation 337 [1/1] (0.86ns)   --->   "%tmp_82_neg = xor i32 %tmp_82_to_int, -2147483648" [MadgwickAHRS.cpp:52]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [1/2] (2.32ns)   --->   "%q_load_8 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 339 [1/2] (2.32ns)   --->   "%g_load_3 = load float* %g_addr_4, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 340 [1/2] (2.32ns)   --->   "%g_load_4 = load float* %g_addr_5, align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 341 [1/2] (2.32ns)   --->   "%q_load_10 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 19> : 6.56ns
ST_19 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_s = bitcast i32 %tmp_82_neg to float" [MadgwickAHRS.cpp:52]
ST_19 : Operation 343 [5/5] (6.55ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 344 [5/5] (5.44ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [5/5] (5.52ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [5/5] (5.46ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [5/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [5/5] (5.52ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [5/5] (5.49ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [5/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.35ns
ST_20 : Operation 351 [4/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [4/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 353 [4/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 354 [4/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [4/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [4/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [4/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [4/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 4.35ns
ST_21 : Operation 359 [3/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 360 [3/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [3/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [3/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [3/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [3/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [3/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [3/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 4.35ns
ST_22 : Operation 367 [2/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [2/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [2/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [2/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [2/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [2/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [2/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 374 [2/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 4.35ns
ST_23 : Operation 375 [1/5] (4.35ns)   --->   "%tmp_64 = fmul float %g_load, %tmp_s" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/5] (4.35ns)   --->   "%tmp_65 = fmul float %q_load_8, %g_load_3" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 377 [1/5] (4.35ns)   --->   "%tmp_69 = fmul float %q_load, %g_load" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/5] (4.35ns)   --->   "%tmp_70 = fmul float %q_load_8, %g_load_4" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/5] (4.35ns)   --->   "%tmp_74 = fmul float %q_load, %g_load_3" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 380 [1/5] (4.35ns)   --->   "%tmp_75 = fmul float %q_load_10, %g_load_4" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/5] (4.35ns)   --->   "%tmp_79 = fmul float %q_load, %g_load_4" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 382 [1/5] (4.35ns)   --->   "%tmp_80 = fmul float %q_load_10, %g_load_3" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 6.58ns
ST_24 : Operation 383 [9/9] (6.58ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 384 [9/9] (6.55ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 385 [9/9] (5.49ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [9/9] (5.40ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 4.35ns
ST_25 : Operation 387 [8/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 388 [8/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 389 [8/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 390 [8/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 4.35ns
ST_26 : Operation 391 [7/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 392 [2/2] (2.32ns)   --->   "%q_load_9 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_26 : Operation 393 [7/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [7/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 395 [7/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 4.35ns
ST_27 : Operation 396 [6/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [1/2] (2.32ns)   --->   "%q_load_9 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_27 : Operation 398 [6/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [6/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [6/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 6.56ns
ST_28 : Operation 401 [5/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 402 [5/5] (6.55ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [5/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 404 [5/5] (5.44ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [5/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [5/5] (5.52ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [5/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [5/5] (5.46ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 4.35ns
ST_29 : Operation 409 [4/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [4/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 411 [4/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [4/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 413 [4/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [4/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 415 [4/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 416 [4/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 30> : 4.35ns
ST_30 : Operation 417 [3/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [3/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 419 [3/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [3/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 421 [3/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [3/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 423 [3/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [3/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 31> : 4.35ns
ST_31 : Operation 425 [2/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 426 [2/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 427 [2/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [2/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 429 [2/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 430 [2/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 431 [2/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 432 [2/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 32> : 4.35ns
ST_32 : Operation 433 [1/9] (4.34ns)   --->   "%tmp_66 = fsub float %tmp_64, %tmp_65" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 434 [1/5] (4.35ns)   --->   "%tmp_67 = fmul float %q_load_9, %g_load_4" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 435 [1/9] (4.34ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 436 [1/5] (4.35ns)   --->   "%tmp_72 = fmul float %q_load_9, %g_load_3" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 437 [1/9] (4.34ns)   --->   "%tmp_76 = fsub float %tmp_74, %tmp_75" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 438 [1/5] (4.35ns)   --->   "%tmp_77 = fmul float %q_load_9, %g_load" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 439 [1/9] (4.34ns)   --->   "%tmp_81 = fadd float %tmp_79, %tmp_80" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 440 [1/5] (4.35ns)   --->   "%tmp_82 = fmul float %q_load_8, %g_load" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 33> : 6.58ns
ST_33 : Operation 441 [9/9] (6.58ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 442 [9/9] (6.55ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 443 [9/9] (5.49ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 444 [9/9] (5.40ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 34> : 4.35ns
ST_34 : Operation 445 [8/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 446 [8/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 447 [8/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 448 [8/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 35> : 4.35ns
ST_35 : Operation 449 [7/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 450 [7/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 451 [7/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 452 [7/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 4.35ns
ST_36 : Operation 453 [6/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 454 [6/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 455 [6/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 456 [6/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 4.35ns
ST_37 : Operation 457 [5/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 458 [5/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 459 [5/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 460 [5/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 4.35ns
ST_38 : Operation 461 [4/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 462 [4/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 463 [4/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 464 [4/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 4.35ns
ST_39 : Operation 465 [3/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 466 [3/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 467 [3/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 468 [3/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 4.35ns
ST_40 : Operation 469 [2/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 470 [2/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 471 [2/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 472 [2/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 4.35ns
ST_41 : Operation 473 [1/9] (4.34ns)   --->   "%tmp_68 = fsub float %tmp_66, %tmp_67" [MadgwickAHRS.cpp:52]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 474 [1/9] (4.34ns)   --->   "%tmp_73 = fsub float %tmp_71, %tmp_72" [MadgwickAHRS.cpp:54]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 475 [1/9] (4.34ns)   --->   "%tmp_78 = fadd float %tmp_76, %tmp_77" [MadgwickAHRS.cpp:56]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 476 [1/9] (4.34ns)   --->   "%tmp_83 = fsub float %tmp_81, %tmp_82" [MadgwickAHRS.cpp:58]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 477 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [4 x float]* %a, i64 0, i64 1" [MadgwickAHRS.cpp:62]
ST_41 : Operation 478 [2/2] (2.32ns)   --->   "%a_load = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 42> : 6.56ns
ST_42 : Operation 479 [5/5] (6.55ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 480 [5/5] (5.44ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 481 [5/5] (5.52ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 482 [5/5] (5.46ns)   --->   "%qDot_3_2 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 483 [1/2] (2.32ns)   --->   "%a_load = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 43> : 4.35ns
ST_43 : Operation 484 [4/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 485 [4/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 486 [4/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 487 [4/5] (4.35ns)   --->   "%qDot_3_2 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 488 [1/1] (0.00ns)   --->   "%a_load_to_int = bitcast float %a_load to i32" [MadgwickAHRS.cpp:62]
ST_43 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_243 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_load_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:62]
ST_43 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_244 = trunc i32 %a_load_to_int to i23" [MadgwickAHRS.cpp:62]
ST_43 : Operation 491 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_243, -1" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 492 [1/1] (2.44ns)   --->   "%notrhs5 = icmp eq i23 %tmp_244, 0" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 493 [4/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 4.35ns
ST_44 : Operation 494 [3/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 495 [3/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 496 [3/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 497 [3/5] (4.35ns)   --->   "%qDot_3_2 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 498 [3/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 4.35ns
ST_45 : Operation 499 [2/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 500 [2/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 501 [2/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 502 [2/5] (4.35ns)   --->   "%qDot_3_2 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 503 [2/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 4.35ns
ST_46 : Operation 504 [1/5] (4.35ns)   --->   "%qDot_0 = fmul float %tmp_68, 5.000000e-01" [MadgwickAHRS.cpp:52]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 505 [1/5] (4.35ns)   --->   "%qDot_1 = fmul float %tmp_73, 5.000000e-01" [MadgwickAHRS.cpp:54]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 506 [1/5] (4.35ns)   --->   "%qDot_2 = fmul float %tmp_78, 5.000000e-01" [MadgwickAHRS.cpp:56]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 507 [1/5] (4.35ns)   --->   "%qDot_3_2 = fmul float %tmp_83, 5.000000e-01" [MadgwickAHRS.cpp:58]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp_247)   --->   "%tmp_245 = or i1 %notrhs5, %notlhs5" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 509 [1/4] (2.73ns)   --->   "%tmp_246 = fcmp oeq float %a_load, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 510 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_247 = and i1 %tmp_245, %tmp_246" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 511 [1/1] (0.00ns)   --->   "br i1 %tmp_247, label %4, label %._crit_edge3" [MadgwickAHRS.cpp:62]
ST_46 : Operation 512 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [4 x float]* %a, i64 0, i64 2" [MadgwickAHRS.cpp:62]
ST_46 : Operation 513 [2/2] (2.32ns)   --->   "%a_load_6 = load float* %a_addr_6, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 47> : 2.32ns
ST_47 : Operation 514 [1/2] (2.32ns)   --->   "%a_load_6 = load float* %a_addr_6, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 48> : 2.73ns
ST_48 : Operation 515 [1/1] (0.00ns)   --->   "%a_load_6_to_int = bitcast float %a_load_6 to i32" [MadgwickAHRS.cpp:62]
ST_48 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_248 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_load_6_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:62]
ST_48 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_249 = trunc i32 %a_load_6_to_int to i23" [MadgwickAHRS.cpp:62]
ST_48 : Operation 518 [1/1] (1.55ns)   --->   "%notlhs6 = icmp ne i8 %tmp_248, -1" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 519 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_249, 0" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 520 [4/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 2.73ns
ST_49 : Operation 521 [3/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 2.73ns
ST_50 : Operation 522 [2/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 3.66ns
ST_51 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node tmp_252)   --->   "%tmp_250 = or i1 %notrhs6, %notlhs6" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 524 [1/4] (2.73ns)   --->   "%tmp_251 = fcmp oeq float %a_load_6, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 525 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_252 = and i1 %tmp_250, %tmp_251" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 526 [1/1] (0.00ns)   --->   "br i1 %tmp_252, label %5, label %._crit_edge3" [MadgwickAHRS.cpp:62]
ST_51 : Operation 527 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [4 x float]* %a, i64 0, i64 3" [MadgwickAHRS.cpp:62]
ST_51 : Operation 528 [2/2] (2.32ns)   --->   "%a_load_7 = load float* %a_addr_7, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 52> : 2.32ns
ST_52 : Operation 529 [1/2] (2.32ns)   --->   "%a_load_7 = load float* %a_addr_7, align 4" [MadgwickAHRS.cpp:62]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 53> : 2.73ns
ST_53 : Operation 530 [1/1] (0.00ns)   --->   "%a_load_7_to_int = bitcast float %a_load_7 to i32" [MadgwickAHRS.cpp:62]
ST_53 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_253 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_load_7_to_int, i32 23, i32 30)" [MadgwickAHRS.cpp:62]
ST_53 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_254 = trunc i32 %a_load_7_to_int to i23" [MadgwickAHRS.cpp:62]
ST_53 : Operation 533 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_253, -1" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 534 [1/1] (2.44ns)   --->   "%notrhs7 = icmp eq i23 %tmp_254, 0" [MadgwickAHRS.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 535 [4/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 2.73ns
ST_54 : Operation 536 [3/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 2.73ns
ST_55 : Operation 537 [2/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 3.66ns
ST_56 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node tmp_257)   --->   "%tmp_255 = or i1 %notrhs7, %notlhs7" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 539 [1/4] (2.73ns)   --->   "%tmp_256 = fcmp oeq float %a_load_7, 0.000000e+00" [MadgwickAHRS.cpp:62]   --->   Core 103 'FCmp' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 540 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp_257 = and i1 %tmp_255, %tmp_256" [MadgwickAHRS.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 2.32ns
ST_57 : Operation 541 [1/1] (1.76ns)   --->   "br i1 %tmp_257, label %._crit_edge5, label %._crit_edge3" [MadgwickAHRS.cpp:62]
ST_57 : Operation 542 [2/2] (2.32ns)   --->   "%q_load_11 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 58> : 2.32ns
ST_58 : Operation 543 [1/2] (2.32ns)   --->   "%q_load_11 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 0), align 16" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 59> : 6.56ns
ST_59 : Operation 544 [5/5] (6.55ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 4.35ns
ST_60 : Operation 545 [2/2] (1.81ns)   --->   "call fastcc void @normalise([4 x float]* %m) nounwind" [MadgwickAHRS.cpp:68]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 546 [4/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 4.35ns
ST_61 : Operation 547 [1/2] (0.00ns)   --->   "call fastcc void @normalise([4 x float]* %m) nounwind" [MadgwickAHRS.cpp:68]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 548 [3/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 4.35ns
ST_62 : Operation 549 [2/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 550 [2/2] (2.32ns)   --->   "%m_load_3 = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_62 : Operation 551 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr [4 x float]* %m, i64 0, i64 2" [MadgwickAHRS.cpp:72]
ST_62 : Operation 552 [2/2] (2.32ns)   --->   "%m_load_4 = load float* %m_addr_4, align 4" [MadgwickAHRS.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 63> : 4.35ns
ST_63 : Operation 553 [1/5] (4.35ns)   --->   "%p_2q0 = fmul float %q_load_11, 2.000000e+00" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 554 [1/2] (2.32ns)   --->   "%m_load_3 = load float* %m_addr_1, align 4" [MadgwickAHRS.cpp:71]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_63 : Operation 555 [1/2] (2.32ns)   --->   "%m_load_4 = load float* %m_addr_4, align 4" [MadgwickAHRS.cpp:72]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 64> : 6.56ns
ST_64 : Operation 556 [5/5] (6.55ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 557 [5/5] (5.44ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 558 [5/5] (5.52ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 65> : 4.35ns
ST_65 : Operation 559 [4/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 560 [4/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 561 [4/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 66> : 4.35ns
ST_66 : Operation 562 [3/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 563 [3/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 564 [3/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 67> : 4.35ns
ST_67 : Operation 565 [2/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 566 [2/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 567 [2/2] (2.32ns)   --->   "%q_load_14 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:78]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_67 : Operation 568 [2/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 68> : 4.35ns
ST_68 : Operation 569 [1/5] (4.35ns)   --->   "%p_2q0mx = fmul float %p_2q0, %m_load_3" [MadgwickAHRS.cpp:71]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 570 [1/5] (4.35ns)   --->   "%p_2q0my = fmul float %p_2q0, %m_load_4" [MadgwickAHRS.cpp:72]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 571 [2/2] (2.32ns)   --->   "%q_load_12 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_68 : Operation 572 [2/2] (2.32ns)   --->   "%q_load_13 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_68 : Operation 573 [1/2] (2.32ns)   --->   "%q_load_14 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 3), align 4" [MadgwickAHRS.cpp:78]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_68 : Operation 574 [1/5] (4.35ns)   --->   "%q0q0 = fmul float %q_load_11, %q_load_11" [MadgwickAHRS.cpp:81]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 69> : 6.56ns
ST_69 : Operation 575 [1/2] (2.32ns)   --->   "%q_load_12 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 1), align 4" [MadgwickAHRS.cpp:74]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_69 : Operation 576 [1/2] (2.32ns)   --->   "%q_load_13 = load float* getelementptr inbounds ([4 x float]* @q, i64 0, i64 2), align 8" [MadgwickAHRS.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_69 : Operation 577 [5/5] (6.55ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 578 [5/5] (5.44ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 579 [5/5] (5.52ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 580 [5/5] (5.46ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_144_to_int = bitcast float %p_2q0mx to i32" [MadgwickAHRS.cpp:99]
ST_69 : Operation 582 [1/1] (0.86ns)   --->   "%tmp_144_neg = xor i32 %tmp_144_to_int, -2147483648" [MadgwickAHRS.cpp:99]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 70> : 6.56ns
ST_70 : Operation 583 [4/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 584 [4/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 585 [4/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 586 [4/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_121 = bitcast i32 %tmp_144_neg to float" [MadgwickAHRS.cpp:99]
ST_70 : Operation 588 [5/5] (6.55ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 589 [5/5] (5.44ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 71> : 4.35ns
ST_71 : Operation 590 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr [4 x float]* %m, i64 0, i64 3" [MadgwickAHRS.cpp:73]
ST_71 : Operation 591 [2/2] (2.32ns)   --->   "%m_load_5 = load float* %m_addr_5, align 4" [MadgwickAHRS.cpp:73]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_71 : Operation 592 [3/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 593 [3/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 594 [3/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 595 [3/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 596 [4/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 597 [4/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 72> : 4.35ns
ST_72 : Operation 598 [1/2] (2.32ns)   --->   "%m_load_5 = load float* %m_addr_5, align 4" [MadgwickAHRS.cpp:73]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_72 : Operation 599 [2/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 600 [2/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 601 [2/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 602 [2/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 603 [3/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 604 [3/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 73> : 6.56ns
ST_73 : Operation 605 [5/5] (6.55ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 606 [1/5] (4.35ns)   --->   "%tmp_84 = fmul float %m_load_3, %q0q0" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 607 [1/5] (4.35ns)   --->   "%tmp_85 = fmul float %p_2q0my, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 608 [1/5] (4.35ns)   --->   "%tmp_103 = fmul float %p_2q0mx, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 609 [1/5] (4.35ns)   --->   "%tmp_104 = fmul float %m_load_4, %q0q0" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 610 [2/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 611 [2/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 74> : 6.58ns
ST_74 : Operation 612 [4/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 613 [9/9] (6.58ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 614 [9/9] (6.55ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 615 [1/5] (4.35ns)   --->   "%tmp_122 = fmul float %q_load_13, %tmp_121" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 616 [1/5] (4.35ns)   --->   "%tmp_123 = fmul float %p_2q0my, %q_load_12" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 75> : 6.58ns
ST_75 : Operation 617 [3/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 618 [8/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 619 [8/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 620 [9/9] (6.58ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 76> : 4.35ns
ST_76 : Operation 621 [2/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 622 [7/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 623 [7/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 624 [8/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 77> : 6.56ns
ST_77 : Operation 625 [1/5] (4.35ns)   --->   "%p_2q0mz = fmul float %p_2q0, %m_load_5" [MadgwickAHRS.cpp:73]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 626 [5/5] (6.55ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 627 [6/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 628 [6/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 629 [7/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 78> : 6.56ns
ST_78 : Operation 630 [4/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 631 [5/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 632 [5/5] (6.55ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 633 [5/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 634 [5/5] (5.44ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 635 [6/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 79> : 6.56ns
ST_79 : Operation 636 [3/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 637 [4/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 638 [4/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 639 [4/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 640 [4/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 641 [5/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 642 [5/5] (6.55ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 80> : 4.35ns
ST_80 : Operation 643 [2/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 644 [3/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 645 [3/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 646 [3/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 647 [3/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 648 [4/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 649 [4/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 81> : 4.35ns
ST_81 : Operation 650 [1/5] (4.35ns)   --->   "%p_2q1 = fmul float %q_load_12, 2.000000e+00" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 651 [2/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 652 [2/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 653 [2/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 654 [2/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 655 [3/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 656 [3/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 82> : 6.56ns
ST_82 : Operation 657 [5/5] (6.55ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 658 [5/5] (5.44ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 659 [1/9] (4.34ns)   --->   "%tmp_89 = fsub float %tmp_84, %tmp_85" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 660 [1/5] (4.35ns)   --->   "%tmp_90 = fmul float %p_2q0mz, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 661 [1/9] (4.34ns)   --->   "%tmp_105 = fadd float %tmp_103, %tmp_104" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 662 [1/5] (4.35ns)   --->   "%tmp_106 = fmul float %p_2q0mz, %q_load_12" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 663 [2/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 664 [2/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 83> : 6.58ns
ST_83 : Operation 665 [4/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 666 [4/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 667 [9/9] (6.58ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 668 [9/9] (6.55ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 669 [1/9] (4.34ns)   --->   "%tmp_124 = fadd float %tmp_122, %tmp_123" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 670 [1/5] (4.35ns)   --->   "%tmp_125 = fmul float %m_load_5, %q0q0" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 84> : 6.58ns
ST_84 : Operation 671 [3/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 672 [3/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 673 [8/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 674 [8/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 675 [9/9] (6.58ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 85> : 4.35ns
ST_85 : Operation 676 [2/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 677 [2/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 678 [7/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 679 [7/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 680 [8/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 86> : 4.35ns
ST_86 : Operation 681 [1/5] (4.35ns)   --->   "%p_2q1mx = fmul float %p_2q1, %m_load_3" [MadgwickAHRS.cpp:74]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 682 [1/5] (4.35ns)   --->   "%q1q1 = fmul float %q_load_12, %q_load_12" [MadgwickAHRS.cpp:85]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 683 [6/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 684 [6/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 685 [7/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 87> : 6.56ns
ST_87 : Operation 686 [5/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 687 [5/5] (6.55ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 688 [5/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 689 [5/5] (5.44ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 690 [6/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 88> : 6.56ns
ST_88 : Operation 691 [4/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 692 [4/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 693 [4/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 694 [4/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 695 [5/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 696 [5/5] (6.55ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 89> : 4.35ns
ST_89 : Operation 697 [3/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 698 [3/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 699 [3/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 700 [3/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 701 [4/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 702 [4/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 90> : 4.35ns
ST_90 : Operation 703 [2/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 704 [2/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 705 [2/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 706 [2/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 707 [3/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 708 [3/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 91> : 6.56ns
ST_91 : Operation 709 [1/9] (4.34ns)   --->   "%tmp_91 = fadd float %tmp_89, %tmp_90" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 710 [1/5] (4.35ns)   --->   "%tmp_92 = fmul float %m_load_3, %q1q1" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 711 [5/5] (6.55ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 712 [1/9] (4.34ns)   --->   "%tmp_107 = fsub float %tmp_105, %tmp_106" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 713 [1/5] (4.35ns)   --->   "%tmp_108 = fmul float %p_2q1mx, %q_load_13" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 714 [2/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 715 [2/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 92> : 6.58ns
ST_92 : Operation 716 [9/9] (6.58ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 717 [4/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 718 [9/9] (6.55ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 719 [1/9] (4.34ns)   --->   "%tmp_126 = fadd float %tmp_124, %tmp_125" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 720 [1/5] (4.35ns)   --->   "%tmp_127 = fmul float %p_2q1mx, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 93> : 6.58ns
ST_93 : Operation 721 [8/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 722 [3/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 723 [8/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 724 [9/9] (6.58ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 94> : 4.35ns
ST_94 : Operation 725 [7/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 726 [2/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 727 [7/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 728 [8/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 95> : 4.35ns
ST_95 : Operation 729 [6/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 730 [1/5] (4.35ns)   --->   "%tmp_94 = fmul float %p_2q1, %m_load_4" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 731 [6/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 732 [7/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 96> : 6.56ns
ST_96 : Operation 733 [5/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 734 [5/5] (6.55ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 735 [5/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 736 [5/5] (5.44ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 737 [6/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 97> : 4.35ns
ST_97 : Operation 738 [4/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 739 [4/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 740 [4/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 741 [4/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 742 [5/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 98> : 4.35ns
ST_98 : Operation 743 [3/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 744 [3/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 745 [3/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 746 [3/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 747 [4/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 99> : 4.35ns
ST_99 : Operation 748 [2/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 749 [2/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 750 [2/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 751 [2/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 752 [3/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 100> : 6.56ns
ST_100 : Operation 753 [5/5] (6.55ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 754 [1/9] (4.34ns)   --->   "%tmp_93 = fadd float %tmp_91, %tmp_92" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 755 [1/5] (4.35ns)   --->   "%tmp_95 = fmul float %tmp_94, %q_load_13" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 756 [5/5] (5.44ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 757 [1/9] (4.34ns)   --->   "%tmp_109 = fadd float %tmp_107, %tmp_108" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 758 [1/5] (4.35ns)   --->   "%tmp_110 = fmul float %m_load_4, %q1q1" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 759 [2/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 101> : 6.58ns
ST_101 : Operation 760 [4/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 761 [9/9] (6.58ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 762 [4/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 763 [9/9] (6.55ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 764 [1/9] (4.34ns)   --->   "%tmp_128 = fadd float %tmp_126, %tmp_127" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 102> : 4.35ns
ST_102 : Operation 765 [3/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 766 [8/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 767 [3/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 768 [8/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 103> : 4.35ns
ST_103 : Operation 769 [2/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 770 [7/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 771 [2/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 772 [7/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 104> : 6.56ns
ST_104 : Operation 773 [5/5] (6.55ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 774 [1/5] (4.35ns)   --->   "%q2q2 = fmul float %q_load_13, %q_load_13" [MadgwickAHRS.cpp:88]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 775 [6/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 776 [1/5] (4.35ns)   --->   "%tmp_97 = fmul float %p_2q1, %m_load_5" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 777 [6/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 6.56ns
ST_105 : Operation 778 [4/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 779 [5/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 780 [5/5] (6.55ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 781 [5/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 782 [5/5] (5.44ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 4.35ns
ST_106 : Operation 783 [3/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 784 [4/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 785 [4/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 786 [4/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 787 [4/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 107> : 4.35ns
ST_107 : Operation 788 [2/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 789 [3/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 790 [3/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 791 [3/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 792 [3/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 108> : 4.35ns
ST_108 : Operation 793 [1/5] (4.35ns)   --->   "%p_2q2 = fmul float %q_load_13, 2.000000e+00" [MadgwickAHRS.cpp:77]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 794 [2/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 795 [2/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 796 [2/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 797 [2/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 109> : 6.56ns
ST_109 : Operation 798 [1/9] (4.34ns)   --->   "%tmp_96 = fadd float %tmp_93, %tmp_95" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 799 [1/5] (4.35ns)   --->   "%tmp_98 = fmul float %tmp_97, %q_load_14" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 800 [1/9] (4.34ns)   --->   "%tmp_111 = fsub float %tmp_109, %tmp_110" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 801 [1/5] (4.35ns)   --->   "%tmp_112 = fmul float %m_load_4, %q2q2" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 802 [5/5] (6.55ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 110> : 6.58ns
ST_110 : Operation 803 [9/9] (6.58ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 804 [9/9] (6.55ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 805 [4/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 111> : 4.35ns
ST_111 : Operation 806 [8/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 807 [8/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 808 [3/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 112> : 4.35ns
ST_112 : Operation 809 [7/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 810 [7/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 811 [2/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 113> : 4.35ns
ST_113 : Operation 812 [6/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 813 [6/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 814 [1/5] (4.35ns)   --->   "%tmp_114 = fmul float %p_2q2, %m_load_5" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 114> : 6.56ns
ST_114 : Operation 815 [5/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 816 [5/5] (6.55ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 817 [5/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 818 [5/5] (5.44ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 115> : 4.35ns
ST_115 : Operation 819 [4/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 820 [4/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 821 [4/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 822 [4/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 116> : 4.35ns
ST_116 : Operation 823 [3/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 824 [3/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 825 [3/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 826 [3/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 117> : 4.35ns
ST_117 : Operation 827 [2/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 828 [2/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 829 [2/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 830 [2/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 118> : 6.56ns
ST_118 : Operation 831 [5/5] (6.55ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 832 [1/9] (4.34ns)   --->   "%tmp_99 = fadd float %tmp_96, %tmp_98" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 833 [1/5] (4.35ns)   --->   "%tmp_100 = fmul float %m_load_3, %q2q2" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 834 [1/9] (4.34ns)   --->   "%tmp_113 = fadd float %tmp_111, %tmp_112" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 835 [1/5] (4.35ns)   --->   "%tmp_115 = fmul float %tmp_114, %q_load_14" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 119> : 6.58ns
ST_119 : Operation 836 [4/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 837 [9/9] (6.58ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 838 [9/9] (6.55ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 120> : 4.35ns
ST_120 : Operation 839 [3/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 840 [8/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 841 [8/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 121> : 4.35ns
ST_121 : Operation 842 [2/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 843 [7/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 844 [7/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 122> : 4.35ns
ST_122 : Operation 845 [1/5] (4.35ns)   --->   "%q3q3 = fmul float %q_load_14, %q_load_14" [MadgwickAHRS.cpp:90]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 846 [6/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 847 [6/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 123> : 6.56ns
ST_123 : Operation 848 [5/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 849 [5/5] (6.55ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 850 [5/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 851 [5/5] (5.44ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 124> : 4.35ns
ST_124 : Operation 852 [4/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 853 [4/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 854 [4/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 855 [4/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 125> : 4.35ns
ST_125 : Operation 856 [3/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 857 [3/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 858 [3/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 859 [3/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 126> : 4.35ns
ST_126 : Operation 860 [2/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 861 [2/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 862 [2/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 863 [2/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 127> : 4.35ns
ST_127 : Operation 864 [1/9] (4.34ns)   --->   "%tmp_101 = fsub float %tmp_99, %tmp_100" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 865 [1/5] (4.35ns)   --->   "%tmp_102 = fmul float %m_load_3, %q3q3" [MadgwickAHRS.cpp:94]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 866 [1/9] (4.34ns)   --->   "%tmp_116 = fadd float %tmp_113, %tmp_115" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 867 [1/5] (4.35ns)   --->   "%tmp_117 = fmul float %m_load_4, %q3q3" [MadgwickAHRS.cpp:96]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 128> : 6.58ns
ST_128 : Operation 868 [9/9] (6.58ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 869 [9/9] (6.55ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 129> : 4.35ns
ST_129 : Operation 870 [8/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 871 [8/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 130> : 4.35ns
ST_130 : Operation 872 [7/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 873 [7/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 131> : 4.35ns
ST_131 : Operation 874 [6/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 875 [6/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 132> : 4.35ns
ST_132 : Operation 876 [5/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 877 [5/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 133> : 4.35ns
ST_133 : Operation 878 [4/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 879 [4/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 134> : 4.35ns
ST_134 : Operation 880 [3/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 881 [3/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 135> : 4.35ns
ST_135 : Operation 882 [2/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 883 [2/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 136> : 4.35ns
ST_136 : Operation 884 [1/9] (4.34ns)   --->   "%hx = fsub float %tmp_101, %tmp_102" [MadgwickAHRS.cpp:94]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 885 [1/9] (4.34ns)   --->   "%hy = fsub float %tmp_116, %tmp_117" [MadgwickAHRS.cpp:96]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 137> : 6.56ns
ST_137 : Operation 886 [5/5] (6.55ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 887 [5/5] (5.44ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 138> : 6.56ns
ST_138 : Operation 888 [4/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 889 [4/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 890 [5/5] (6.55ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 139> : 4.35ns
ST_139 : Operation 891 [3/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 892 [3/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 893 [4/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 140> : 4.35ns
ST_140 : Operation 894 [2/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 895 [2/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 896 [3/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 141> : 4.35ns
ST_141 : Operation 897 [1/5] (4.35ns)   --->   "%tmp_118 = fmul float %hx, %hx" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 898 [1/5] (4.35ns)   --->   "%tmp_119 = fmul float %hy, %hy" [MadgwickAHRS.cpp:97]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 899 [2/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 142> : 6.58ns
ST_142 : Operation 900 [9/9] (6.58ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 901 [1/5] (4.35ns)   --->   "%tmp_129 = fmul float %m_load_5, %q1q1" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 902 [5/5] (6.55ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 143> : 6.58ns
ST_143 : Operation 903 [8/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 904 [9/9] (6.58ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 905 [4/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 144> : 4.35ns
ST_144 : Operation 906 [7/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 907 [8/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 908 [3/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 145> : 4.35ns
ST_145 : Operation 909 [6/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 910 [7/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 911 [2/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 146> : 4.35ns
ST_146 : Operation 912 [5/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 913 [6/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 914 [1/5] (4.35ns)   --->   "%tmp_131 = fmul float %p_2q2, %m_load_4" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 147> : 6.56ns
ST_147 : Operation 915 [4/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 916 [5/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 917 [5/5] (6.55ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 148> : 4.35ns
ST_148 : Operation 918 [3/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 919 [4/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 920 [4/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 149> : 4.35ns
ST_149 : Operation 921 [2/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 922 [3/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 923 [3/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 150> : 4.35ns
ST_150 : Operation 924 [1/9] (4.34ns)   --->   "%tmp_120 = fadd float %tmp_118, %tmp_119" [MadgwickAHRS.cpp:97]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 925 [2/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 926 [2/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 151> : 4.35ns
ST_151 : Operation 927 [28/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_151 : Operation 928 [1/9] (4.34ns)   --->   "%tmp_130 = fsub float %tmp_128, %tmp_129" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 929 [1/5] (4.35ns)   --->   "%tmp_132 = fmul float %tmp_131, %q_load_14" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 152> : 6.58ns
ST_152 : Operation 930 [27/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_152 : Operation 931 [9/9] (6.58ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 153> : 4.35ns
ST_153 : Operation 932 [26/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_153 : Operation 933 [8/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 154> : 4.35ns
ST_154 : Operation 934 [25/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_154 : Operation 935 [7/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 155> : 4.35ns
ST_155 : Operation 936 [24/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_155 : Operation 937 [6/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 156> : 6.56ns
ST_156 : Operation 938 [5/5] (6.55ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 939 [5/5] (5.44ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 940 [23/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 941 [5/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 942 [5/5] (5.52ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 157> : 4.35ns
ST_157 : Operation 943 [4/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 944 [4/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 945 [22/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_157 : Operation 946 [4/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 947 [4/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 158> : 4.35ns
ST_158 : Operation 948 [3/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 949 [3/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 950 [21/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_158 : Operation 951 [3/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 952 [3/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 159> : 4.35ns
ST_159 : Operation 953 [2/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 954 [2/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 955 [20/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_159 : Operation 956 [2/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 957 [2/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 160> : 4.35ns
ST_160 : Operation 958 [1/5] (4.35ns)   --->   "%q0q1 = fmul float %q_load_11, %q_load_12" [MadgwickAHRS.cpp:82]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 959 [1/5] (4.35ns)   --->   "%q1q3 = fmul float %q_load_12, %q_load_14" [MadgwickAHRS.cpp:87]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 960 [19/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_160 : Operation 961 [1/9] (4.34ns)   --->   "%tmp_133 = fadd float %tmp_130, %tmp_132" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 962 [1/5] (4.35ns)   --->   "%tmp_134 = fmul float %m_load_5, %q2q2" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 161> : 6.58ns
ST_161 : Operation 963 [5/5] (6.55ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 964 [5/5] (5.44ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 965 [18/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_161 : Operation 966 [9/9] (6.58ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 967 [5/5] (5.52ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 968 [5/5] (5.46ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 969 [9/9] (6.55ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 970 [9/9] (5.49ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 971 [5/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 162> : 4.35ns
ST_162 : Operation 972 [4/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 973 [4/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 974 [17/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 975 [8/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 976 [4/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 977 [4/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 978 [8/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 979 [8/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 980 [4/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 163> : 4.35ns
ST_163 : Operation 981 [3/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 982 [3/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 983 [16/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_163 : Operation 984 [7/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 985 [3/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 986 [3/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 987 [7/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 988 [7/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 989 [3/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 164> : 4.35ns
ST_164 : Operation 990 [2/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 991 [2/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 992 [15/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_164 : Operation 993 [6/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 994 [2/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 995 [2/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 996 [6/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 997 [6/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 998 [2/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 165> : 6.56ns
ST_165 : Operation 999 [1/5] (4.35ns)   --->   "%p_2q0q2 = fmul float %p_2q0, %q_load_13" [MadgwickAHRS.cpp:79]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1000 [1/5] (4.35ns)   --->   "%p_2q2q3 = fmul float %p_2q2, %q_load_14" [MadgwickAHRS.cpp:80]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1001 [5/5] (6.55ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1002 [5/5] (5.44ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1003 [5/5] (5.52ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1004 [5/5] (5.46ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1005 [14/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_165 : Operation 1006 [5/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1007 [5/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1008 [1/5] (4.35ns)   --->   "%tmp_138 = fmul float %q1q3, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1009 [1/5] (4.35ns)   --->   "%tmp_142 = fmul float %q0q1, 2.000000e+00" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1010 [5/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1011 [5/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1012 [1/5] (4.35ns)   --->   "%tmp_182 = fmul float %q1q1, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 166> : 6.58ns
ST_166 : Operation 1013 [4/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1014 [4/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1015 [4/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1016 [4/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1017 [13/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_166 : Operation 1018 [4/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1019 [4/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1020 [9/9] (6.58ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1021 [9/9] (6.55ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1022 [4/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1023 [4/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1024 [9/9] (5.49ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 167> : 4.35ns
ST_167 : Operation 1025 [3/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1026 [3/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1027 [3/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1028 [3/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1029 [12/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_167 : Operation 1030 [3/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1031 [3/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1032 [8/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1033 [8/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1034 [3/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1035 [3/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1036 [8/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 168> : 4.35ns
ST_168 : Operation 1037 [2/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1038 [2/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1039 [2/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1040 [2/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1041 [11/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_168 : Operation 1042 [2/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1043 [2/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1044 [7/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1045 [7/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1046 [2/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1047 [2/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1048 [7/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 169> : 4.35ns
ST_169 : Operation 1049 [1/5] (4.35ns)   --->   "%q0q2 = fmul float %q_load_11, %q_load_13" [MadgwickAHRS.cpp:83]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1050 [1/5] (4.35ns)   --->   "%q0q3 = fmul float %q_load_11, %q_load_14" [MadgwickAHRS.cpp:84]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1051 [1/5] (4.35ns)   --->   "%q1q2 = fmul float %q_load_12, %q_load_13" [MadgwickAHRS.cpp:86]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1052 [1/5] (4.35ns)   --->   "%q2q3 = fmul float %q_load_13, %q_load_14" [MadgwickAHRS.cpp:89]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1053 [10/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_169 : Operation 1054 [1/9] (4.34ns)   --->   "%tmp_135 = fsub float %tmp_133, %tmp_134" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1055 [1/5] (4.35ns)   --->   "%tmp_136 = fmul float %m_load_5, %q3q3" [MadgwickAHRS.cpp:99]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1056 [6/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1057 [6/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1058 [1/9] (4.34ns)   --->   "%tmp_148 = fsub float 5.000000e-01, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1059 [1/9] (4.34ns)   --->   "%tmp_172 = fsub float 5.000000e-01, %q1q1" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1060 [6/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 170> : 6.58ns
ST_170 : Operation 1061 [9/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_170 : Operation 1062 [9/9] (6.58ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1063 [5/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1064 [5/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1065 [9/9] (6.55ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1066 [9/9] (5.49ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1067 [9/9] (5.40ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1068 [9/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1069 [9/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1070 [9/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1071 [5/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1072 [5/5] (6.55ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 171> : 4.35ns
ST_171 : Operation 1073 [2/2] (1.81ns)   --->   "call fastcc void @normalise([4 x float]* %a) nounwind" [MadgwickAHRS.cpp:65]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_171 : Operation 1074 [8/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_171 : Operation 1075 [8/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1076 [4/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1077 [4/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1078 [8/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1079 [8/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1080 [8/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1081 [8/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1082 [8/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1083 [8/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1084 [4/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1085 [4/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 172> : 4.35ns
ST_172 : Operation 1086 [1/2] (0.00ns)   --->   "call fastcc void @normalise([4 x float]* %a) nounwind" [MadgwickAHRS.cpp:65]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 1087 [7/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_172 : Operation 1088 [7/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1089 [3/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1090 [3/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1091 [7/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1092 [7/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1093 [7/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1094 [7/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1095 [7/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1096 [7/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1097 [3/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1098 [3/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 173> : 4.35ns
ST_173 : Operation 1099 [6/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_173 : Operation 1100 [6/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1101 [2/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1102 [2/2] (2.32ns)   --->   "%a_load_8 = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_173 : Operation 1103 [2/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1104 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [4 x float]* %a, i64 0, i64 2" [MadgwickAHRS.cpp:105]
ST_173 : Operation 1105 [2/2] (2.32ns)   --->   "%a_load_9 = load float* %a_addr_8, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_173 : Operation 1106 [6/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1107 [6/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1108 [6/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1109 [6/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1110 [6/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1111 [6/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1112 [2/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1113 [2/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 174> : 4.35ns
ST_174 : Operation 1114 [5/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_174 : Operation 1115 [5/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1116 [1/9] (4.34ns)   --->   "%tmp_139 = fsub float %tmp_138, %p_2q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1117 [1/2] (2.32ns)   --->   "%a_load_8 = load float* %a_addr_5, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_174 : Operation 1118 [1/9] (4.34ns)   --->   "%tmp_143 = fadd float %tmp_142, %p_2q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1119 [1/2] (2.32ns)   --->   "%a_load_9 = load float* %a_addr_8, align 4" [MadgwickAHRS.cpp:105]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_174 : Operation 1120 [5/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1121 [5/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1122 [5/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1123 [5/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1124 [5/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1125 [5/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1126 [1/9] (4.34ns)   --->   "%tmp_183 = fsub float 1.000000e+00, %tmp_182" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1127 [1/5] (4.35ns)   --->   "%tmp_184 = fmul float %q2q2, 2.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 175> : 6.58ns
ST_175 : Operation 1128 [4/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_175 : Operation 1129 [4/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1130 [9/9] (6.58ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1131 [9/9] (6.55ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1132 [4/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1133 [4/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1134 [4/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1135 [4/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1136 [4/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1137 [4/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1138 [9/9] (5.49ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 176> : 4.35ns
ST_176 : Operation 1139 [3/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_176 : Operation 1140 [3/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1141 [8/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1142 [8/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1143 [3/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1144 [3/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1145 [3/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1146 [3/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1147 [3/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1148 [3/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1149 [8/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 177> : 4.35ns
ST_177 : Operation 1150 [2/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_177 : Operation 1151 [2/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1152 [7/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1153 [7/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1154 [2/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1155 [2/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1156 [2/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1157 [2/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1158 [2/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1159 [2/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1160 [7/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 178> : 4.35ns
ST_178 : Operation 1161 [1/28] (3.38ns)   --->   "%p_2bx = call float @llvm.sqrt.f32(float %tmp_120)" [MadgwickAHRS.cpp:97]   --->   Core 100 'FSqrt' <Latency = 27> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_178 : Operation 1162 [1/9] (4.34ns)   --->   "%p_2bz = fadd float %tmp_135, %tmp_136" [MadgwickAHRS.cpp:99]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1163 [6/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1164 [6/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1165 [1/9] (4.34ns)   --->   "%tmp_149 = fsub float %tmp_148, %q3q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1166 [1/9] (4.34ns)   --->   "%tmp_151 = fsub float %q1q3, %q0q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1167 [1/9] (4.34ns)   --->   "%tmp_161 = fsub float %q1q2, %q0q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1168 [1/9] (4.34ns)   --->   "%tmp_163 = fadd float %q0q1, %q2q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1169 [1/9] (4.34ns)   --->   "%tmp_170 = fadd float %q0q2, %q1q3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1170 [1/9] (4.34ns)   --->   "%tmp_173 = fsub float %tmp_172, %q2q2" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1171 [6/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 179> : 6.56ns
ST_179 : Operation 1172 [5/5] (6.55ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1173 [5/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1174 [5/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1175 [5/5] (5.44ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1176 [5/5] (5.52ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1177 [5/5] (5.46ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1178 [5/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1179 [5/5] (5.52ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1180 [5/5] (5.49ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1181 [5/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 180> : 4.35ns
ST_180 : Operation 1182 [4/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1183 [4/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1184 [4/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1185 [4/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1186 [4/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1187 [4/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1188 [4/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1189 [4/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1190 [4/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1191 [4/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 181> : 4.35ns
ST_181 : Operation 1192 [3/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1193 [3/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1194 [3/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1195 [3/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1196 [3/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1197 [3/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1198 [3/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1199 [3/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1200 [3/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1201 [3/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 182> : 6.56ns
ST_182 : Operation 1202 [2/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1203 [5/5] (6.55ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1204 [2/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1205 [2/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1206 [2/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1207 [2/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1208 [2/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1209 [2/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1210 [2/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1211 [2/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1212 [2/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1213 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [4 x float]* %a, i64 0, i64 3" [MadgwickAHRS.cpp:107]
ST_182 : Operation 1214 [2/2] (2.32ns)   --->   "%a_load_10 = load float* %a_addr_9, align 4" [MadgwickAHRS.cpp:107]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 183> : 4.35ns
ST_183 : Operation 1215 [1/5] (4.35ns)   --->   "%p_2q3 = fmul float %q_load_14, 2.000000e+00" [MadgwickAHRS.cpp:78]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1216 [4/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1217 [1/1] (0.00ns)   --->   "%tmp_160_to_int = bitcast float %p_2q2 to i32" [MadgwickAHRS.cpp:105]
ST_183 : Operation 1218 [1/1] (0.86ns)   --->   "%tmp_160_neg = xor i32 %tmp_160_to_int, -2147483648" [MadgwickAHRS.cpp:105]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1219 [1/9] (4.34ns)   --->   "%tmp_140 = fsub float %tmp_139, %a_load_8" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1220 [1/9] (4.34ns)   --->   "%tmp_144 = fsub float %tmp_143, %a_load_9" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1221 [1/5] (4.35ns)   --->   "%tmp_150 = fmul float %p_2bx, %tmp_149" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1222 [1/5] (4.35ns)   --->   "%tmp_152 = fmul float %p_2bz, %tmp_151" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1223 [1/5] (4.35ns)   --->   "%tmp_162 = fmul float %p_2bx, %tmp_161" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1224 [1/5] (4.35ns)   --->   "%tmp_164 = fmul float %p_2bz, %tmp_163" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1225 [1/5] (4.35ns)   --->   "%tmp_171 = fmul float %p_2bx, %tmp_170" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1226 [1/5] (4.35ns)   --->   "%tmp_174 = fmul float %p_2bz, %tmp_173" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1227 [1/9] (4.34ns)   --->   "%tmp_185 = fsub float %tmp_183, %tmp_184" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1228 [1/2] (2.32ns)   --->   "%a_load_10 = load float* %a_addr_9, align 4" [MadgwickAHRS.cpp:107]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_183 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_225_to_int = bitcast float %p_2q0 to i32" [MadgwickAHRS.cpp:109]
ST_183 : Operation 1230 [1/1] (0.86ns)   --->   "%tmp_225_neg = xor i32 %tmp_225_to_int, -2147483648" [MadgwickAHRS.cpp:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 184> : 6.58ns
ST_184 : Operation 1231 [3/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_137 = bitcast i32 %tmp_160_neg to float" [MadgwickAHRS.cpp:105]
ST_184 : Operation 1233 [5/5] (6.55ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1234 [5/5] (5.44ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1235 [9/9] (6.58ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1236 [9/9] (6.55ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1237 [9/9] (5.49ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1238 [5/5] (5.52ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1239 [5/5] (5.46ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1240 [9/9] (5.40ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_200 = bitcast i32 %tmp_225_neg to float" [MadgwickAHRS.cpp:109]
ST_184 : Operation 1242 [5/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1243 [5/5] (5.52ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1244 [5/5] (5.49ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1245 [5/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 185> : 4.35ns
ST_185 : Operation 1246 [2/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1247 [4/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1248 [4/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1249 [8/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1250 [8/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1251 [8/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1252 [4/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1253 [4/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1254 [8/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1255 [4/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1256 [4/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1257 [4/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1258 [4/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 186> : 4.35ns
ST_186 : Operation 1259 [1/5] (4.35ns)   --->   "%p_4bx = fmul float %p_2bx, 2.000000e+00" [MadgwickAHRS.cpp:100]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1260 [3/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1261 [3/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1262 [7/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1263 [7/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1264 [7/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1265 [3/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1266 [3/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1267 [7/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1268 [3/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1269 [3/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1270 [3/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1271 [3/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 187> : 4.35ns
ST_187 : Operation 1272 [2/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1273 [2/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1274 [6/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1275 [6/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1276 [6/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1277 [2/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1278 [2/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1279 [6/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1280 [2/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1281 [2/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1282 [1/1] (0.00ns)   --->   "%tmp_232_to_int = bitcast float %p_4bx to i32" [MadgwickAHRS.cpp:109]
ST_187 : Operation 1283 [1/1] (0.86ns)   --->   "%tmp_232_neg = xor i32 %tmp_232_to_int, -2147483648" [MadgwickAHRS.cpp:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1284 [2/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1285 [2/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 188> : 6.56ns
ST_188 : Operation 1286 [1/5] (4.35ns)   --->   "%tmp_141 = fmul float %tmp_140, %tmp_137" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1287 [1/5] (4.35ns)   --->   "%tmp_145 = fmul float %p_2q1, %tmp_144" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1288 [5/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1289 [5/5] (6.55ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1290 [5/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1291 [5/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1292 [1/5] (4.35ns)   --->   "%tmp_178 = fmul float %p_2q3, %tmp_140" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1293 [1/5] (4.35ns)   --->   "%tmp_179 = fmul float %p_2q0, %tmp_144" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1294 [5/5] (5.44ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1295 [5/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1296 [5/5] (5.52ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1297 [1/5] (4.35ns)   --->   "%tmp_201 = fmul float %tmp_140, %tmp_200" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1298 [1/5] (4.35ns)   --->   "%tmp_202 = fmul float %p_2q3, %tmp_144" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1299 [5/5] (5.46ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_207 = bitcast i32 %tmp_232_neg to float" [MadgwickAHRS.cpp:109]
ST_188 : Operation 1301 [5/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1302 [1/5] (4.35ns)   --->   "%tmp_220 = fmul float %p_2q1, %tmp_140" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1303 [1/5] (4.35ns)   --->   "%tmp_221 = fmul float %p_2q2, %tmp_144" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1304 [5/5] (5.52ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 189> : 6.58ns
ST_189 : Operation 1305 [9/9] (6.58ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1306 [4/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1307 [4/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1308 [4/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1309 [4/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1310 [9/9] (6.55ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1311 [4/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1312 [4/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1313 [4/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1314 [9/9] (5.49ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1315 [4/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1316 [4/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1317 [9/9] (5.40ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1318 [4/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 190> : 4.35ns
ST_190 : Operation 1319 [8/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1320 [3/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1321 [3/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1322 [3/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1323 [3/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1324 [8/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1325 [3/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1326 [3/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1327 [3/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1328 [8/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1329 [3/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1330 [3/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1331 [8/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1332 [3/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 191> : 4.35ns
ST_191 : Operation 1333 [7/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1334 [2/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1335 [2/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1336 [2/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1337 [2/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1338 [7/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1339 [2/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1340 [2/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1341 [2/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1342 [7/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1343 [2/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1344 [2/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1345 [7/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1346 [2/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 192> : 6.56ns
ST_192 : Operation 1347 [5/5] (6.55ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1348 [6/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1349 [1/9] (4.34ns)   --->   "%tmp_153 = fadd float %tmp_150, %tmp_152" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1350 [1/5] (4.35ns)   --->   "%tmp_159 = fmul float %p_2bz, %q_load_12" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1351 [1/9] (4.34ns)   --->   "%tmp_165 = fadd float %tmp_162, %tmp_164" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1352 [1/9] (4.34ns)   --->   "%tmp_175 = fadd float %tmp_171, %tmp_174" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1353 [6/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1354 [1/5] (4.35ns)   --->   "%tmp_181 = fmul float %q_load_12, 4.000000e+00" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1355 [1/9] (4.34ns)   --->   "%tmp_186 = fsub float %tmp_185, %a_load_10" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1356 [1/5] (4.35ns)   --->   "%tmp_192 = fmul float %p_2bz, %q_load_11" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1357 [6/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1358 [1/5] (4.35ns)   --->   "%tmp_204 = fmul float %q_load_13, 4.000000e+00" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1359 [1/5] (4.35ns)   --->   "%tmp_208 = fmul float %q_load_13, %tmp_207" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1360 [6/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1361 [1/5] (4.35ns)   --->   "%tmp_223 = fmul float %q_load_14, %tmp_207" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 193> : 6.58ns
ST_193 : Operation 1362 [4/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1363 [5/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1364 [9/9] (6.58ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1365 [9/9] (6.55ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1366 [9/9] (5.49ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1367 [5/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1368 [5/5] (6.55ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1369 [5/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1370 [5/5] (5.44ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1371 [9/9] (5.40ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1372 [5/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1373 [9/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 194> : 4.35ns
ST_194 : Operation 1374 [3/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1375 [4/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1376 [8/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1377 [8/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1378 [8/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1379 [4/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1380 [4/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1381 [4/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1382 [4/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1383 [8/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1384 [4/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1385 [8/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 195> : 4.35ns
ST_195 : Operation 1386 [2/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1387 [3/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1388 [7/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1389 [7/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1390 [7/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1391 [3/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1392 [3/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1393 [3/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1394 [3/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1395 [7/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1396 [3/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1397 [7/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 196> : 4.35ns
ST_196 : Operation 1398 [1/5] (4.35ns)   --->   "%p_4bz = fmul float %p_2bz, 2.000000e+00" [MadgwickAHRS.cpp:101]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1399 [2/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1400 [6/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1401 [1/1] (0.00ns)   --->   "%tmp_180_to_int = bitcast float %p_2bx to i32" [MadgwickAHRS.cpp:105]
ST_196 : Operation 1402 [1/1] (0.86ns)   --->   "%tmp_180_neg = xor i32 %tmp_180_to_int, -2147483648" [MadgwickAHRS.cpp:105]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1403 [6/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1404 [6/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1405 [2/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1406 [2/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1407 [2/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1408 [2/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1409 [6/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1410 [2/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1411 [6/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 197> : 6.56ns
ST_197 : Operation 1412 [1/9] (4.34ns)   --->   "%tmp_146 = fadd float %tmp_141, %tmp_145" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1413 [5/5] (6.55ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1414 [5/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_157 = bitcast i32 %tmp_180_neg to float" [MadgwickAHRS.cpp:105]
ST_197 : Operation 1416 [5/5] (5.44ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1417 [5/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1418 [5/5] (5.52ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1419 [5/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1420 [1/9] (4.34ns)   --->   "%tmp_180 = fadd float %tmp_178, %tmp_179" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1421 [1/5] (4.35ns)   --->   "%tmp_187 = fmul float %tmp_181, %tmp_186" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1422 [5/5] (5.46ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1423 [5/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1424 [5/5] (5.52ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1425 [1/9] (4.34ns)   --->   "%tmp_203 = fadd float %tmp_201, %tmp_202" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1426 [1/5] (4.35ns)   --->   "%tmp_205 = fmul float %tmp_204, %tmp_186" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1427 [5/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1428 [5/5] (5.49ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1429 [5/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1430 [5/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1431 [1/9] (4.34ns)   --->   "%tmp_222 = fadd float %tmp_220, %tmp_221" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1432 [5/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1433 [5/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 198> : 6.58ns
ST_198 : Operation 1434 [4/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1435 [4/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1436 [4/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1437 [4/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1438 [4/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1439 [4/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1440 [9/9] (6.58ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1441 [4/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1442 [4/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1443 [4/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1444 [9/9] (6.55ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1445 [4/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1446 [4/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1447 [4/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1448 [4/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1449 [4/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1450 [4/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 199> : 4.35ns
ST_199 : Operation 1451 [3/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1452 [3/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1453 [3/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1454 [3/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1455 [3/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1456 [3/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1457 [8/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1458 [3/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1459 [3/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1460 [3/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1461 [8/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1462 [3/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1463 [3/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1464 [3/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1465 [3/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1466 [3/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1467 [3/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 200> : 4.35ns
ST_200 : Operation 1468 [2/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1469 [2/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1470 [2/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1471 [2/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1472 [2/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1473 [2/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1474 [7/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1475 [2/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1476 [2/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1477 [2/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1478 [7/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1479 [2/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1480 [2/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1481 [2/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1482 [2/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1483 [2/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1484 [2/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 201> : 4.35ns
ST_201 : Operation 1485 [1/5] (4.35ns)   --->   "%tmp_147 = fmul float %p_2bz, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1486 [1/9] (4.34ns)   --->   "%tmp_154 = fsub float %tmp_153, %m_load_3" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1487 [1/5] (4.35ns)   --->   "%tmp_158 = fmul float %q_load_14, %tmp_157" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1488 [1/9] (4.34ns)   --->   "%tmp_166 = fsub float %tmp_165, %m_load_4" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1489 [1/5] (4.35ns)   --->   "%tmp_169 = fmul float %p_2bx, %q_load_13" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1490 [1/9] (4.34ns)   --->   "%tmp_176 = fsub float %tmp_175, %m_load_5" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1491 [6/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1492 [1/5] (4.35ns)   --->   "%tmp_189 = fmul float %p_2bz, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1493 [1/5] (4.35ns)   --->   "%tmp_196 = fmul float %p_2bx, %q_load_14" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1494 [1/5] (4.35ns)   --->   "%tmp_197 = fmul float %p_4bz, %q_load_12" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1495 [6/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1496 [1/9] (4.34ns)   --->   "%tmp_209 = fsub float %tmp_208, %tmp_192" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1497 [1/5] (4.35ns)   --->   "%tmp_212 = fmul float %p_2bx, %q_load_12" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1498 [1/5] (4.35ns)   --->   "%tmp_216 = fmul float %p_2bx, %q_load_11" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1499 [1/5] (4.35ns)   --->   "%tmp_217 = fmul float %p_4bz, %q_load_13" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1500 [1/9] (4.34ns)   --->   "%tmp_224 = fadd float %tmp_223, %tmp_159" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1501 [1/5] (4.35ns)   --->   "%tmp_227 = fmul float %q_load_11, %tmp_157" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 202> : 6.58ns
ST_202 : Operation 1502 [5/5] (6.55ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1503 [9/9] (6.58ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1504 [5/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1505 [5/5] (5.44ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1506 [9/9] (6.55ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1507 [9/9] (5.49ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1508 [5/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1509 [5/5] (5.52ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1510 [9/9] (5.40ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1511 [9/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1512 [5/5] (5.46ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1513 [9/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 203> : 4.35ns
ST_203 : Operation 1514 [4/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1515 [8/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1516 [4/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1517 [4/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1518 [8/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1519 [8/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1520 [4/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1521 [4/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1522 [8/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1523 [8/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1524 [4/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1525 [8/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 204> : 4.35ns
ST_204 : Operation 1526 [3/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1527 [7/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1528 [3/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1529 [3/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1530 [7/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1531 [7/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1532 [3/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1533 [3/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1534 [7/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1535 [7/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1536 [3/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1537 [7/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 205> : 4.35ns
ST_205 : Operation 1538 [2/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1539 [6/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1540 [2/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1541 [2/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1542 [6/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1543 [6/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1544 [2/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1545 [2/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1546 [6/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1547 [6/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1548 [2/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1549 [6/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 206> : 4.35ns
ST_206 : Operation 1550 [1/5] (4.35ns)   --->   "%tmp_155 = fmul float %tmp_147, %tmp_154" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1551 [5/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1552 [1/9] (4.34ns)   --->   "%tmp_188 = fsub float %tmp_180, %tmp_187" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1553 [1/5] (4.35ns)   --->   "%tmp_190 = fmul float %tmp_189, %tmp_154" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1554 [5/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1555 [5/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1556 [1/9] (4.34ns)   --->   "%tmp_206 = fsub float %tmp_203, %tmp_205" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1557 [1/5] (4.35ns)   --->   "%tmp_210 = fmul float %tmp_209, %tmp_154" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1558 [5/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1559 [5/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1560 [1/5] (4.35ns)   --->   "%tmp_225 = fmul float %tmp_224, %tmp_154" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1561 [5/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 207> : 6.58ns
ST_207 : Operation 1562 [9/9] (6.58ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1563 [4/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1564 [9/9] (6.55ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1565 [4/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1566 [4/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1567 [9/9] (5.49ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1568 [4/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1569 [4/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1570 [9/9] (5.40ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1571 [4/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 208> : 4.35ns
ST_208 : Operation 1572 [8/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1573 [3/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1574 [8/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1575 [3/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1576 [3/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1577 [8/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1578 [3/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1579 [3/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1580 [8/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1581 [3/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 209> : 4.35ns
ST_209 : Operation 1582 [7/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1583 [2/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1584 [7/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1585 [2/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1586 [2/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1587 [7/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1588 [2/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1589 [2/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1590 [7/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1591 [2/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 210> : 4.35ns
ST_210 : Operation 1592 [6/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1593 [1/9] (4.34ns)   --->   "%tmp_160 = fadd float %tmp_158, %tmp_159" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1594 [6/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1595 [1/9] (4.34ns)   --->   "%tmp_193 = fadd float %tmp_169, %tmp_192" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1596 [1/9] (4.34ns)   --->   "%tmp_198 = fsub float %tmp_196, %tmp_197" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1597 [6/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1598 [1/9] (4.34ns)   --->   "%tmp_213 = fadd float %tmp_212, %tmp_189" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1599 [1/9] (4.34ns)   --->   "%tmp_218 = fsub float %tmp_216, %tmp_217" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1600 [6/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1601 [1/9] (4.34ns)   --->   "%tmp_228 = fadd float %tmp_227, %tmp_147" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 211> : 6.56ns
ST_211 : Operation 1602 [5/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1603 [5/5] (6.55ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1604 [5/5] (5.44ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1605 [5/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1606 [5/5] (5.52ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1607 [5/5] (5.46ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1608 [5/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1609 [5/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1610 [5/5] (5.52ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1611 [5/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1612 [5/5] (5.49ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1613 [5/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 212> : 4.35ns
ST_212 : Operation 1614 [4/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1615 [4/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1616 [4/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1617 [4/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1618 [4/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1619 [4/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1620 [4/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1621 [4/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1622 [4/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1623 [4/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1624 [4/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1625 [4/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 213> : 4.35ns
ST_213 : Operation 1626 [3/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1627 [3/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1628 [3/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1629 [3/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1630 [3/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1631 [3/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1632 [3/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1633 [3/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1634 [3/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1635 [3/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1636 [3/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1637 [3/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 214> : 4.35ns
ST_214 : Operation 1638 [2/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1639 [2/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1640 [2/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1641 [2/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1642 [2/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1643 [2/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1644 [2/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1645 [2/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1646 [2/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1647 [2/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1648 [2/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1649 [2/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 215> : 4.35ns
ST_215 : Operation 1650 [1/9] (4.34ns)   --->   "%tmp_156 = fsub float %tmp_146, %tmp_155" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1651 [1/5] (4.35ns)   --->   "%tmp_167 = fmul float %tmp_160, %tmp_166" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1652 [1/5] (4.35ns)   --->   "%tmp_177 = fmul float %tmp_169, %tmp_176" [MadgwickAHRS.cpp:105]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1653 [1/9] (4.34ns)   --->   "%tmp_191 = fadd float %tmp_188, %tmp_190" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1654 [1/5] (4.35ns)   --->   "%tmp_194 = fmul float %tmp_193, %tmp_166" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1655 [1/5] (4.35ns)   --->   "%tmp_199 = fmul float %tmp_198, %tmp_176" [MadgwickAHRS.cpp:107]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1656 [1/9] (4.34ns)   --->   "%tmp_211 = fadd float %tmp_206, %tmp_210" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1657 [1/5] (4.35ns)   --->   "%tmp_214 = fmul float %tmp_213, %tmp_166" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1658 [1/5] (4.35ns)   --->   "%tmp_219 = fmul float %tmp_218, %tmp_176" [MadgwickAHRS.cpp:109]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1659 [1/9] (4.34ns)   --->   "%tmp_226 = fadd float %tmp_222, %tmp_225" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1660 [1/5] (4.35ns)   --->   "%tmp_229 = fmul float %tmp_228, %tmp_166" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1661 [1/5] (4.35ns)   --->   "%tmp_231 = fmul float %tmp_212, %tmp_176" [MadgwickAHRS.cpp:111]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 216> : 6.58ns
ST_216 : Operation 1662 [9/9] (6.58ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1663 [9/9] (6.55ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1664 [9/9] (5.49ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1665 [9/9] (5.40ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 217> : 4.35ns
ST_217 : Operation 1666 [8/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1667 [8/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1668 [8/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1669 [8/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 218> : 4.35ns
ST_218 : Operation 1670 [7/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1671 [7/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1672 [7/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1673 [7/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 219> : 4.35ns
ST_219 : Operation 1674 [6/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1675 [6/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1676 [6/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1677 [6/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 220> : 4.35ns
ST_220 : Operation 1678 [5/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1679 [5/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1680 [5/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1681 [5/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 221> : 4.35ns
ST_221 : Operation 1682 [4/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1683 [4/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1684 [4/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1685 [4/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 222> : 4.35ns
ST_222 : Operation 1686 [3/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1687 [3/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1688 [3/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1689 [3/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 223> : 4.35ns
ST_223 : Operation 1690 [2/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1691 [2/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1692 [2/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1693 [2/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 224> : 4.35ns
ST_224 : Operation 1694 [1/9] (4.34ns)   --->   "%tmp_168 = fadd float %tmp_156, %tmp_167" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1695 [1/9] (4.34ns)   --->   "%tmp_195 = fadd float %tmp_191, %tmp_194" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1696 [1/9] (4.34ns)   --->   "%tmp_215 = fadd float %tmp_211, %tmp_214" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1697 [1/9] (4.34ns)   --->   "%tmp_230 = fadd float %tmp_226, %tmp_229" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 225> : 6.58ns
ST_225 : Operation 1698 [9/9] (6.58ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1699 [9/9] (6.55ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1700 [9/9] (5.49ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1701 [9/9] (5.40ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 226> : 4.35ns
ST_226 : Operation 1702 [8/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1703 [8/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1704 [8/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1705 [8/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 227> : 4.35ns
ST_227 : Operation 1706 [7/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1707 [7/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1708 [7/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1709 [7/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 228> : 4.35ns
ST_228 : Operation 1710 [6/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1711 [6/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1712 [6/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1713 [6/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 229> : 4.35ns
ST_229 : Operation 1714 [5/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1715 [5/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1716 [5/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1717 [5/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 230> : 4.35ns
ST_230 : Operation 1718 [4/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1719 [4/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1720 [4/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1721 [4/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 231> : 4.35ns
ST_231 : Operation 1722 [3/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1723 [3/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1724 [3/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1725 [3/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 232> : 4.35ns
ST_232 : Operation 1726 [2/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1727 [2/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1728 [2/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1729 [2/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 233> : 4.35ns
ST_233 : Operation 1730 [1/9] (4.34ns)   --->   "%s_0 = fadd float %tmp_168, %tmp_177" [MadgwickAHRS.cpp:105]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1731 [1/9] (4.34ns)   --->   "%s_1 = fadd float %tmp_195, %tmp_199" [MadgwickAHRS.cpp:107]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1732 [1/9] (4.34ns)   --->   "%s_2 = fadd float %tmp_215, %tmp_219" [MadgwickAHRS.cpp:109]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1733 [1/9] (4.34ns)   --->   "%s_3 = fadd float %tmp_230, %tmp_231" [MadgwickAHRS.cpp:111]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1734 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { float, float, float } @normalise.1(float %s_0, float %s_1, float %s_2, float %s_3) nounwind" [MadgwickAHRS.cpp:114]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 234> : 1.77ns
ST_234 : Operation 1735 [1/2] (1.37ns)   --->   "%call_ret = call fastcc { float, float, float } @normalise.1(float %s_0, float %s_1, float %s_2, float %s_3) nounwind" [MadgwickAHRS.cpp:114]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_234 : Operation 1736 [1/1] (0.00ns)   --->   "%s_2_2 = extractvalue { float, float, float } %call_ret, 1" [MadgwickAHRS.cpp:114]
ST_234 : Operation 1737 [1/1] (0.00ns)   --->   "%s_1_2 = extractvalue { float, float, float } %call_ret, 0" [MadgwickAHRS.cpp:114]
ST_234 : Operation 1738 [1/1] (0.00ns)   --->   "%s_0_2 = extractvalue { float, float, float } %call_ret, 2" [MadgwickAHRS.cpp:114]
ST_234 : Operation 1739 [1/1] (0.00ns)   --->   "%beta_load = load float* @beta, align 4" [MadgwickAHRS.cpp:117]
ST_234 : Operation 1740 [1/1] (1.76ns)   --->   "br label %6" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]

 <State 235> : 1.96ns
ST_235 : Operation 1741 [1/1] (0.00ns)   --->   "%qDot_3_3 = phi float [ %qDot_0, %._crit_edge3 ], [ %qDot_3_6, %_ifconv ]"
ST_235 : Operation 1742 [1/1] (0.00ns)   --->   "%qDot_3_4 = phi float [ %qDot_1, %._crit_edge3 ], [ %qDot_3_8, %_ifconv ]"
ST_235 : Operation 1743 [1/1] (0.00ns)   --->   "%qDot_2_3 = phi float [ %qDot_2, %._crit_edge3 ], [ %qDot_3_11, %_ifconv ]"
ST_235 : Operation 1744 [1/1] (0.00ns)   --->   "%qDot_3 = phi float [ %qDot_3_2, %._crit_edge3 ], [ %qDot_3_1, %_ifconv ]"
ST_235 : Operation 1745 [1/1] (0.00ns)   --->   "%i_i = phi i3 [ 0, %._crit_edge3 ], [ %i, %_ifconv ]"
ST_235 : Operation 1746 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %i_i, -4" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1747 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_235 : Operation 1748 [1/1] (1.65ns)   --->   "%i = add i3 %i_i, 1" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1749 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %._crit_edge5.loopexit, label %_ifconv" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]
ST_235 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_261 = trunc i3 %i_i to i2" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]
ST_235 : Operation 1751 [1/1] (1.95ns)   --->   "%tmp_258 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %s_0_2, float %s_1_2, float %s_2_2, float %s_3, i2 %tmp_261) nounwind" [MadgwickAHRS.cpp:114]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1752 [1/1] (1.76ns)   --->   "br label %._crit_edge5"
ST_235 : Operation 1753 [1/1] (0.00ns)   --->   "%qDot_0_s = phi float [ %qDot_0, %5 ], [ %qDot_3_3, %._crit_edge5.loopexit ]"
ST_235 : Operation 1754 [1/1] (0.00ns)   --->   "%qDot_1_s = phi float [ %qDot_1, %5 ], [ %qDot_3_4, %._crit_edge5.loopexit ]"
ST_235 : Operation 1755 [1/1] (0.00ns)   --->   "%qDot_2_3_2 = phi float [ %qDot_2, %5 ], [ %qDot_2_3, %._crit_edge5.loopexit ]"
ST_235 : Operation 1756 [1/1] (0.00ns)   --->   "%qDot_3_s = phi float [ %qDot_3_2, %5 ], [ %qDot_3, %._crit_edge5.loopexit ]"
ST_235 : Operation 1757 [1/1] (1.76ns)   --->   "br label %7" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]

 <State 236> : 6.56ns
ST_236 : Operation 1758 [5/5] (6.55ns)   --->   "%tmp_i = fmul float %tmp_258, %beta_load" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 237> : 4.35ns
ST_237 : Operation 1759 [4/5] (4.35ns)   --->   "%tmp_i = fmul float %tmp_258, %beta_load" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 238> : 4.35ns
ST_238 : Operation 1760 [3/5] (4.35ns)   --->   "%tmp_i = fmul float %tmp_258, %beta_load" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 239> : 4.35ns
ST_239 : Operation 1761 [2/5] (4.35ns)   --->   "%tmp_i = fmul float %tmp_258, %beta_load" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 240> : 4.35ns
ST_240 : Operation 1762 [1/5] (4.35ns)   --->   "%tmp_i = fmul float %tmp_258, %beta_load" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1763 [1/1] (1.95ns)   --->   "%tmp_259 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %qDot_3_3, float %qDot_3_4, float %qDot_2_3, float %qDot_3, i2 %tmp_261) nounwind" [MadgwickAHRS.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 241> : 6.58ns
ST_241 : Operation 1764 [9/9] (6.58ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 242> : 4.35ns
ST_242 : Operation 1765 [8/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 243> : 4.35ns
ST_243 : Operation 1766 [7/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 244> : 4.35ns
ST_244 : Operation 1767 [6/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 245> : 4.35ns
ST_245 : Operation 1768 [5/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 246> : 4.35ns
ST_246 : Operation 1769 [4/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 247> : 4.35ns
ST_247 : Operation 1770 [3/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 248> : 4.35ns
ST_248 : Operation 1771 [2/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 249> : 4.35ns
ST_249 : Operation 1772 [1/9] (4.34ns)   --->   "%qDot_3_15 = fsub float %tmp_259, %tmp_i" [MadgwickAHRS.cpp:231->MadgwickAHRS.cpp:117]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 250> : 3.70ns
ST_250 : Operation 1773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]
ST_250 : Operation 1774 [1/1] (0.95ns)   --->   "%sel_tmp7 = icmp eq i2 %tmp_261, 0" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1775 [1/1] (1.37ns)   --->   "%qDot_3_6 = select i1 %sel_tmp7, float %qDot_3_15, float %qDot_3_3" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1776 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %tmp_261, 1" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node qDot_3_8)   --->   "%qDot_3_7 = select i1 %sel_tmp, float %qDot_3_15, float %qDot_3_4" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1778 [1/1] (1.37ns) (out node of the LUT)   --->   "%qDot_3_8 = select i1 %sel_tmp7, float %qDot_3_4, float %qDot_3_7" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1779 [1/1] (0.95ns)   --->   "%sel_tmp9 = icmp eq i2 %tmp_261, -2" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node qDot_3_10)   --->   "%qDot_3_9 = select i1 %sel_tmp9, float %qDot_3_15, float %qDot_2_3" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1781 [1/1] (1.37ns) (out node of the LUT)   --->   "%qDot_3_10 = select i1 %sel_tmp, float %qDot_2_3, float %qDot_3_9" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1782 [1/1] (1.37ns) (out node of the LUT)   --->   "%qDot_3_11 = select i1 %sel_tmp7, float %qDot_2_3, float %qDot_3_10" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node qDot_3_13)   --->   "%qDot_3_12 = select i1 %sel_tmp9, float %qDot_3, float %qDot_3_15" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1784 [1/1] (1.37ns) (out node of the LUT)   --->   "%qDot_3_13 = select i1 %sel_tmp, float %qDot_3, float %qDot_3_12" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1785 [1/1] (1.37ns) (out node of the LUT)   --->   "%qDot_3_1 = select i1 %sel_tmp7, float %qDot_3, float %qDot_3_13" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_250 : Operation 1786 [1/1] (0.00ns)   --->   "br label %6" [MadgwickAHRS.cpp:230->MadgwickAHRS.cpp:117]

 <State 251> : 1.96ns
ST_251 : Operation 1787 [1/1] (0.00ns)   --->   "%i_i2 = phi i3 [ 0, %._crit_edge5 ], [ %i_4, %8 ]"
ST_251 : Operation 1788 [1/1] (1.13ns)   --->   "%exitcond_i2 = icmp eq i3 %i_i2, -4" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1789 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"
ST_251 : Operation 1790 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i_i2, 1" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1791 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %integrateQdot.exit, label %8" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]
ST_251 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i3 %i_i2 to i64" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]
ST_251 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_262 = trunc i3 %i_i2 to i2" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]
ST_251 : Operation 1794 [1/1] (1.95ns)   --->   "%tmp_260 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %qDot_0_s, float %qDot_1_s, float %qDot_2_3_2, float %qDot_3_s, i2 %tmp_262) nounwind" [MadgwickAHRS.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1795 [1/1] (0.00ns)   --->   "%q_addr = getelementptr [4 x float]* @q, i64 0, i64 %tmp_i2" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]
ST_251 : Operation 1796 [2/2] (1.81ns)   --->   "call fastcc void @normalise([4 x float]* @q) nounwind" [MadgwickAHRS.cpp:124]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 252> : 6.56ns
ST_252 : Operation 1797 [5/5] (6.55ns)   --->   "%tmp_i2_13 = fmul float %tmp_260, 1.953125e-03" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 253> : 4.35ns
ST_253 : Operation 1798 [4/5] (4.35ns)   --->   "%tmp_i2_13 = fmul float %tmp_260, 1.953125e-03" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 254> : 4.35ns
ST_254 : Operation 1799 [3/5] (4.35ns)   --->   "%tmp_i2_13 = fmul float %tmp_260, 1.953125e-03" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 255> : 4.35ns
ST_255 : Operation 1800 [2/5] (4.35ns)   --->   "%tmp_i2_13 = fmul float %tmp_260, 1.953125e-03" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1801 [2/2] (2.32ns)   --->   "%q_load_15 = load float* %q_addr, align 4" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 256> : 4.35ns
ST_256 : Operation 1802 [1/5] (4.35ns)   --->   "%tmp_i2_13 = fmul float %tmp_260, 1.953125e-03" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1803 [1/2] (2.32ns)   --->   "%q_load_15 = load float* %q_addr, align 4" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 257> : 6.58ns
ST_257 : Operation 1804 [9/9] (6.58ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 258> : 4.35ns
ST_258 : Operation 1805 [8/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 259> : 4.35ns
ST_259 : Operation 1806 [7/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 260> : 4.35ns
ST_260 : Operation 1807 [6/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 261> : 4.35ns
ST_261 : Operation 1808 [5/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 262> : 4.35ns
ST_262 : Operation 1809 [4/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 263> : 4.35ns
ST_263 : Operation 1810 [3/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 264> : 4.35ns
ST_264 : Operation 1811 [2/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 265> : 4.35ns
ST_265 : Operation 1812 [1/9] (4.34ns)   --->   "%tmp_8_i = fadd float %q_load_15, %tmp_i2_13" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 266> : 2.32ns
ST_266 : Operation 1813 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str3) nounwind" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]
ST_266 : Operation 1814 [1/1] (2.32ns)   --->   "store float %tmp_8_i, float* %q_addr, align 4" [MadgwickAHRS.cpp:240->MadgwickAHRS.cpp:121]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_266 : Operation 1815 [1/1] (0.00ns)   --->   "br label %7" [MadgwickAHRS.cpp:239->MadgwickAHRS.cpp:121]

 <State 267> : 0.00ns
ST_267 : Operation 1816 [1/2] (0.00ns)   --->   "call fastcc void @normalise([4 x float]* @q) nounwind" [MadgwickAHRS.cpp:124]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_267 : Operation 1817 [1/1] (0.00ns)   --->   "br label %9" [MadgwickAHRS.cpp:125]
ST_267 : Operation 1818 [1/1] (0.00ns)   --->   "ret void" [MadgwickAHRS.cpp:125]

 <State 268> : 0.00ns
ST_268 : Operation 1819 [1/2] (0.00ns)   --->   "call fastcc void @MadgwickAHRSupdateIM([4 x float]* %g, [4 x float]* %a) nounwind" [MadgwickAHRS.cpp:47]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_268 : Operation 1820 [1/1] (0.00ns)   --->   "br label %9" [MadgwickAHRS.cpp:48]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ q]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_addr_1        (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load          (load             ) [ 00011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_to_int   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs          (icmp             ) [ 00001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs          (icmp             ) [ 00001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_280    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_281    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_282    (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_286    (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_287    (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_288    (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_289    (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_87          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88          (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_232         (and              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_293    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_addr_2        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_1        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_1_to_int (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_233         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_234         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs3         (icmp             ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs3         (icmp             ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_235         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_236         (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_237         (and              ) [ 00000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_308    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_addr_3        (getelementptr    ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_2        (load             ) [ 00000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_2_to_int (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_238         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_239         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs4         (icmp             ) [ 00000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs4         (icmp             ) [ 00000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_240         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_241         (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_242         (and              ) [ 00000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_323    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_addr_3        (getelementptr    ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_load          (load             ) [ 00000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_load          (load             ) [ 00000000000000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_addr_4        (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_addr_5        (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_82_to_int   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_82_neg      (xor              ) [ 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_load_8        (load             ) [ 00000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_load_3        (load             ) [ 00000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
g_load_4        (load             ) [ 00000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_load_10       (load             ) [ 00000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s           (bitcast          ) [ 00000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_64          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_69          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_70          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_74          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_75          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_79          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_80          (fmul             ) [ 00000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_load_9        (load             ) [ 00000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66          (fsub             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_67          (fmul             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_71          (fadd             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_72          (fmul             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_76          (fsub             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77          (fmul             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_81          (fadd             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_82          (fmul             ) [ 00000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_68          (fsub             ) [ 00000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_73          (fsub             ) [ 00000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_78          (fadd             ) [ 00000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_83          (fsub             ) [ 00000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr_5        (getelementptr    ) [ 00000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load          (load             ) [ 00000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_to_int   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_243         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_244         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs5         (icmp             ) [ 00000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs5         (icmp             ) [ 00000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_0          (fmul             ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
qDot_1          (fmul             ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
qDot_2          (fmul             ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
qDot_3_2        (fmul             ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
tmp_245         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_246         (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_247         (and              ) [ 00000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
StgValue_511    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr_6        (getelementptr    ) [ 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_6        (load             ) [ 00000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_6_to_int (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_248         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_249         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs6         (icmp             ) [ 00000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs6         (icmp             ) [ 00000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_250         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_251         (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_252         (and              ) [ 00000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
StgValue_526    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr_7        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_7        (load             ) [ 00000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_7_to_int (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_253         (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_254         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs7         (icmp             ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs7         (icmp             ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_255         (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_256         (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_257         (and              ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
StgValue_541    (br               ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000]
q_load_11       (load             ) [ 00000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
StgValue_547    (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_addr_4        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q0           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_3        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
m_load_4        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
p_2q0mx         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q0my         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_load_14       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
q0q0            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000011111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_load_12       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
q_load_13       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_144_to_int  (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_144_neg     (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_121         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_addr_5        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_load_5        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_84          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_103         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_104         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_122         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_123         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q0mz         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q1           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_89          (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_90          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_105         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_106         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_124         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_125         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q1mx         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q1q1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_91          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_92          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_107         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_108         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_126         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_127         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_94          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_93          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_95          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_109         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_110         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_128         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q2q2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_97          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q2           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_96          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_98          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_111         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_112         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_114         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_99          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_100         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_113         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_115         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q3q3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_101         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_102         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_116         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_117         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
hx              (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
hy              (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_118         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_119         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_129         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_131         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_120         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_130         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_132         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q0q1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q1q3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_133         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_134         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q0q2         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q2q3         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_138         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_142         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_182         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q0q2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q0q3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q1q2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q2q3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_135         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_136         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_148         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_172         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1086   (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr_8        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_139         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_8        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_143         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_9        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_183         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_184         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2bx           (fsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
p_2bz           (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_149         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_151         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_161         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_163         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_170         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_173         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
a_addr_9        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_2q3           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_160_to_int  (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_160_neg     (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_140         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_144         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_150         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_152         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_162         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_164         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_171         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_174         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_185         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
a_load_10       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_225_to_int  (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_225_neg     (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_137         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_200         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4bx           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_232_to_int  (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_232_neg     (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_141         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_145         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_178         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_179         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_201         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_202         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_207         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_220         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_221         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_153         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_159         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000]
tmp_165         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_175         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_181         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_186         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_192         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000]
tmp_204         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_208         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_223         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000]
p_4bz           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
tmp_180_to_int  (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_180_neg     (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
tmp_146         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000]
tmp_157         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000]
tmp_180         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
tmp_187         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
tmp_203         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
tmp_205         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000]
tmp_222         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000000000000000000000]
tmp_147         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_154         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
tmp_158         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_166         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000]
tmp_169         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000]
tmp_176         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000]
tmp_189         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_196         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_197         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_209         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
tmp_212         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000000000000000000000000000000000000000000000000000]
tmp_216         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_217         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_224         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
tmp_227         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000000000000000000000]
tmp_155         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
tmp_188         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
tmp_190         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
tmp_206         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
tmp_210         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
tmp_225         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000]
tmp_160         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_193         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_198         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_213         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_218         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_228         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
tmp_156         (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_167         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_177         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000]
tmp_191         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_194         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_199         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000]
tmp_211         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_214         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_219         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000]
tmp_226         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_229         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000]
tmp_231         (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000000000000000000]
tmp_168         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000]
tmp_195         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000]
tmp_215         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000]
tmp_230         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000]
s_0             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
s_1             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
s_2             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
s_3             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
call_ret        (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_2_2           (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
s_1_2           (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
s_0_2           (extractvalue     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
beta_load       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
StgValue_1740   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
qDot_3_3        (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
qDot_3_4        (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
qDot_2_3        (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
qDot_3          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
i_i             (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000]
exitcond_i      (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000]
empty           (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
StgValue_1749   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_261         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111000000000000000000]
tmp_258         (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000]
StgValue_1752   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_0_s        (phi              ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
qDot_1_s        (phi              ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
qDot_2_3_2      (phi              ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
qDot_3_s        (phi              ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
StgValue_1757   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111100]
tmp_i           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
tmp_259         (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000]
qDot_3_15       (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
StgValue_1773   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp7        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_6        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
sel_tmp         (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_7        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_8        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
sel_tmp9        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_9        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_10       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_11       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
qDot_3_12       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_13       (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
qDot_3_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
StgValue_1786   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111000000000000000000]
i_i2            (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
exitcond_i2     (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100]
empty_12        (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_4             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000111111111111111100]
StgValue_1791   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_262         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_260         (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
q_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111100]
tmp_i2_13       (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000]
q_load_15       (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000]
tmp_8_i         (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100]
StgValue_1813   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1814   (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1815   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000111111111111111100]
StgValue_1816   (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1817   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1818   (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1819   (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_1820   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="g">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="beta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="q">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MadgwickAHRSupdate_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MadgwickAHRSupdateIM"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalise"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalise.1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="m_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="2" slack="0"/>
<pin id="92" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="3" bw="2" slack="0"/>
<pin id="148" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
<pin id="149" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="m_load/1 StgValue_289/6 m_load_1/6 m_load_2/11 m_load_3/62 m_load_4/62 m_load_5/71 "/>
</bind>
</comp>

<comp id="101" class="1004" name="m_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="a_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="g_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/6 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="2" slack="0"/>
<pin id="193" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
<pin id="194" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_287/6 g_load/16 g_load_3/17 g_load_4/17 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="3" bw="2" slack="0"/>
<pin id="257" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
<pin id="258" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_288/6 a_load/41 a_load_6/46 a_load_7/51 a_load_8/173 a_load_9/173 a_load_10/182 "/>
</bind>
</comp>

<comp id="139" class="1004" name="m_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="m_addr_3_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="0" index="4" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
<pin id="198" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="q_load/16 q_load_8/17 q_load_10/17 q_load_9/26 q_load_11/57 q_load_14/67 q_load_12/68 q_load_13/68 q_load_15/255 StgValue_1814/266 "/>
</bind>
</comp>

<comp id="165" class="1004" name="g_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_3/16 "/>
</bind>
</comp>

<comp id="175" class="1004" name="g_addr_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_4/17 "/>
</bind>
</comp>

<comp id="184" class="1004" name="g_addr_5_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr_5/17 "/>
</bind>
</comp>

<comp id="201" class="1004" name="a_addr_5_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_5/41 "/>
</bind>
</comp>

<comp id="210" class="1004" name="a_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_6/46 "/>
</bind>
</comp>

<comp id="219" class="1004" name="a_addr_7_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="3" slack="0"/>
<pin id="223" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_7/51 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m_addr_4_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/62 "/>
</bind>
</comp>

<comp id="239" class="1004" name="m_addr_5_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/71 "/>
</bind>
</comp>

<comp id="248" class="1004" name="a_addr_8_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_8/173 "/>
</bind>
</comp>

<comp id="260" class="1004" name="a_addr_9_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_9/182 "/>
</bind>
</comp>

<comp id="269" class="1004" name="q_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_addr/251 "/>
</bind>
</comp>

<comp id="276" class="1005" name="qDot_3_3_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="5"/>
<pin id="278" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_3_3 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="qDot_3_3_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="189"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_3_3/235 "/>
</bind>
</comp>

<comp id="286" class="1005" name="qDot_3_4_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="5"/>
<pin id="288" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_3_4 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="qDot_3_4_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="189"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_3_4/235 "/>
</bind>
</comp>

<comp id="296" class="1005" name="qDot_2_3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="5"/>
<pin id="298" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_2_3 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="qDot_2_3_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="189"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_2_3/235 "/>
</bind>
</comp>

<comp id="306" class="1005" name="qDot_3_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="5"/>
<pin id="308" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qDot_3 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="qDot_3_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="189"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_3/235 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_i_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/235 "/>
</bind>
</comp>

<comp id="327" class="1005" name="qDot_0_s_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_0_s (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="qDot_0_s_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="189"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_0_s/235 "/>
</bind>
</comp>

<comp id="338" class="1005" name="qDot_1_s_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_1_s (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="qDot_1_s_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="189"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_1_s/235 "/>
</bind>
</comp>

<comp id="349" class="1005" name="qDot_2_3_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_2_3_2 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="qDot_2_3_2_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="189"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_2_3_2/235 "/>
</bind>
</comp>

<comp id="360" class="1005" name="qDot_3_s_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_3_s (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="qDot_3_s_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="189"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="qDot_3_s/235 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i_i2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="1"/>
<pin id="373" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_i2_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="3" slack="0"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/251 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_MadgwickAHRSupdateIM_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="0" index="3" bw="32" slack="0"/>
<pin id="387" dir="0" index="4" bw="32" slack="0"/>
<pin id="388" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_327/16 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_normalise_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="96" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="32" slack="0"/>
<pin id="398" dir="0" index="3" bw="32" slack="0"/>
<pin id="399" dir="0" index="4" bw="32" slack="0"/>
<pin id="400" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/233 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_normalise_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="0" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_545/60 StgValue_1073/171 StgValue_1796/251 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_66/24 tmp_68/33 tmp_89/74 tmp_124/75 tmp_91/83 tmp_126/84 tmp_93/92 tmp_128/93 tmp_96/101 tmp_99/110 tmp_101/119 hx/128 tmp_120/142 tmp_130/143 tmp_133/152 tmp_135/161 tmp_139/166 p_2bz/170 tmp_140/175 tmp_153/184 tmp_146/189 tmp_154/193 tmp_188/198 tmp_160/202 tmp_156/207 tmp_168/216 s_0/225 qDot_3_15/241 tmp_8_i/257 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_71/24 tmp_73/33 tmp_105/74 tmp_107/83 tmp_109/92 tmp_111/101 tmp_113/110 tmp_116/119 hy/128 tmp_148/161 tmp_143/166 tmp_149/170 tmp_144/175 tmp_165/184 tmp_180/189 tmp_166/193 tmp_206/198 tmp_193/202 tmp_191/207 tmp_195/216 s_1/225 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_76/24 tmp_78/33 tmp_172/161 tmp_183/166 tmp_151/170 tmp_185/175 tmp_175/184 tmp_203/189 tmp_176/193 tmp_198/202 tmp_211/207 tmp_215/216 s_2/225 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_81/24 tmp_83/33 tmp_161/170 tmp_186/184 tmp_222/189 tmp_209/193 tmp_213/202 tmp_226/207 tmp_230/216 s_3/225 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="0" index="1" bw="32" slack="1"/>
<pin id="432" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_163/170 tmp_224/193 tmp_218/202 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="1"/>
<pin id="436" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_170/170 tmp_228/202 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="0" index="1" bw="32" slack="66"/>
<pin id="440" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_173/170 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_64/19 tmp_67/28 qDot_0/42 p_2q0/59 p_2q0mx/64 tmp_84/69 tmp_122/70 p_2q0mz/73 p_2q1/77 tmp_90/78 tmp_125/79 p_2q1mx/82 tmp_92/87 tmp_127/88 tmp_94/91 tmp_95/96 q2q2/100 p_2q2/104 tmp_98/105 tmp_114/109 tmp_100/114 q3q3/118 tmp_102/123 tmp_118/137 tmp_129/138 tmp_131/142 tmp_132/147 q0q1/156 p_2q0q2/161 q0q2/165 tmp_184/170 p_2q3/179 p_4bx/182 tmp_141/184 tmp_159/188 p_4bz/192 tmp_187/193 tmp_147/197 tmp_155/202 tmp_167/211 tmp_i/236 tmp_i2_13/252 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_65/19 tmp_72/28 qDot_1/42 p_2q0my/64 tmp_85/69 tmp_123/70 tmp_106/78 q1q1/82 tmp_108/87 tmp_110/96 tmp_97/100 tmp_112/105 tmp_115/114 tmp_117/123 tmp_119/137 q1q3/156 p_2q2q3/161 q0q3/165 tmp_150/179 tmp_145/184 tmp_181/188 tmp_205/193 tmp_158/197 tmp_190/202 tmp_177/211 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_69/19 tmp_77/28 qDot_2/42 q0q0/64 tmp_103/69 tmp_134/156 tmp_138/161 q1q2/165 tmp_152/179 tmp_178/184 tmp_192/188 tmp_169/197 tmp_210/202 tmp_194/211 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_70/19 tmp_82/28 qDot_3_2/42 tmp_104/69 tmp_142/161 q2q3/165 tmp_162/179 tmp_179/184 tmp_204/188 tmp_189/197 tmp_225/202 tmp_199/211 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_74/19 tmp_182/161 tmp_136/165 tmp_164/179 tmp_201/184 tmp_208/188 tmp_196/197 tmp_214/211 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_75/19 tmp_171/179 tmp_202/184 tmp_223/188 tmp_197/197 tmp_219/211 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="1"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_79/19 tmp_174/179 tmp_220/184 tmp_212/197 tmp_229/211 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="32" slack="1"/>
<pin id="476" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_80/19 tmp_221/184 tmp_216/197 tmp_231/211 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="32" slack="128"/>
<pin id="490" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_217/197 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="139"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_227/197 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_88/3 tmp_236/8 tmp_241/13 tmp_246/43 tmp_251/48 tmp_256/53 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="1"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="p_2bx/151 "/>
</bind>
</comp>

<comp id="506" class="1005" name="reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load m_load_1 m_load_2 m_load_3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load q_load_9 q_load_11 q_load_15 "/>
</bind>
</comp>

<comp id="529" class="1005" name="reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load_8 q_load_14 "/>
</bind>
</comp>

<comp id="543" class="1005" name="reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load_10 q_load_12 "/>
</bind>
</comp>

<comp id="557" class="1005" name="reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 tmp_67 qDot_0 tmp_i2_13 "/>
</bind>
</comp>

<comp id="565" class="1005" name="reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 tmp_72 qDot_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 tmp_77 qDot_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 tmp_82 qDot_3_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 tmp_182 tmp_164 tmp_208 tmp_196 tmp_214 "/>
</bind>
</comp>

<comp id="597" class="1005" name="reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 tmp_171 tmp_223 tmp_197 tmp_219 "/>
</bind>
</comp>

<comp id="604" class="1005" name="reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 tmp_174 tmp_212 tmp_229 "/>
</bind>
</comp>

<comp id="612" class="1005" name="reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_80 tmp_221 tmp_216 tmp_231 "/>
</bind>
</comp>

<comp id="618" class="1005" name="reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 tmp_68 tmp_89 tmp_91 tmp_93 tmp_96 tmp_99 tmp_101 hx tmp_120 p_2bz tmp_154 tmp_188 tmp_156 tmp_168 s_0 qDot_3_15 tmp_8_i "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 tmp_73 tmp_105 tmp_107 tmp_109 tmp_111 tmp_113 tmp_116 hy tmp_148 tmp_149 tmp_144 tmp_165 tmp_166 tmp_191 tmp_195 s_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 tmp_78 tmp_172 tmp_151 tmp_185 tmp_175 tmp_176 tmp_211 tmp_215 s_2 "/>
</bind>
</comp>

<comp id="665" class="1005" name="reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 tmp_83 tmp_161 tmp_186 tmp_222 tmp_226 tmp_230 s_3 "/>
</bind>
</comp>

<comp id="675" class="1005" name="reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load a_load_6 a_load_7 a_load_8 a_load_10 "/>
</bind>
</comp>

<comp id="683" class="1005" name="reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2q0 tmp_141 tmp_187 tmp_155 tmp_167 tmp_i "/>
</bind>
</comp>

<comp id="692" class="1005" name="reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2q0mx tmp_84 tmp_90 tmp_92 tmp_95 tmp_98 tmp_100 tmp_102 tmp_118 tmp_132 q0q1 p_2q3 tmp_159 "/>
</bind>
</comp>

<comp id="703" class="1005" name="reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2q0my tmp_123 q1q1 q0q3 tmp_150 tmp_181 tmp_205 tmp_190 tmp_177 "/>
</bind>
</comp>

<comp id="717" class="1005" name="reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q0q0 tmp_134 q1q2 tmp_152 tmp_192 tmp_194 "/>
</bind>
</comp>

<comp id="727" class="1005" name="reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 tmp_106 tmp_108 tmp_110 tmp_112 tmp_115 tmp_117 tmp_119 q1q3 tmp_145 tmp_158 "/>
</bind>
</comp>

<comp id="737" class="1005" name="reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 tmp_138 tmp_178 tmp_169 "/>
</bind>
</comp>

<comp id="744" class="1005" name="reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 tmp_142 tmp_162 tmp_204 tmp_189 tmp_199 "/>
</bind>
</comp>

<comp id="752" class="1005" name="reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 tmp_125 tmp_127 q2q2 p_4bx p_4bz tmp_147 "/>
</bind>
</comp>

<comp id="767" class="1005" name="reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2q0mz p_2q1mx tmp_94 p_2q2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 tmp_126 tmp_128 tmp_130 tmp_133 tmp_135 tmp_140 tmp_153 tmp_160 "/>
</bind>
</comp>

<comp id="783" class="1005" name="reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 p_2q2q3 "/>
</bind>
</comp>

<comp id="789" class="1005" name="reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 q3q3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129 p_2q0q2 tmp_184 "/>
</bind>
</comp>

<comp id="804" class="1005" name="reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_131 q0q2 "/>
</bind>
</comp>

<comp id="811" class="1005" name="reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q2q3 tmp_179 tmp_225 "/>
</bind>
</comp>

<comp id="818" class="1005" name="reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_136 tmp_201 "/>
</bind>
</comp>

<comp id="824" class="1005" name="reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139 tmp_146 "/>
</bind>
</comp>

<comp id="829" class="1005" name="reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_143 tmp_180 tmp_206 "/>
</bind>
</comp>

<comp id="836" class="1005" name="reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_183 tmp_203 tmp_198 "/>
</bind>
</comp>

<comp id="843" class="1005" name="reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_163 tmp_224 tmp_218 "/>
</bind>
</comp>

<comp id="850" class="1005" name="reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_170 tmp_228 "/>
</bind>
</comp>

<comp id="856" class="1005" name="reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_209 tmp_213 "/>
</bind>
</comp>

<comp id="862" class="1004" name="m_load_to_int_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m_load_to_int/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="6" slack="0"/>
<pin id="870" dir="0" index="3" bw="6" slack="0"/>
<pin id="871" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_86_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="notlhs_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/3 "/>
</bind>
</comp>

<comp id="886" class="1004" name="notrhs_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="23" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/3 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_87_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="3"/>
<pin id="894" dir="0" index="1" bw="1" slack="3"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_87/6 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_232_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_232/6 "/>
</bind>
</comp>

<comp id="902" class="1004" name="m_load_1_to_int_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m_load_1_to_int/8 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_233_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="0" index="3" bw="6" slack="0"/>
<pin id="911" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_233/8 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_234_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_234/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="notlhs3_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="notrhs3_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="23" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/8 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_235_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="3"/>
<pin id="934" dir="0" index="1" bw="1" slack="3"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_235/11 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_237_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_237/11 "/>
</bind>
</comp>

<comp id="942" class="1004" name="m_load_2_to_int_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="m_load_2_to_int/13 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_238_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="0"/>
<pin id="949" dir="0" index="2" bw="6" slack="0"/>
<pin id="950" dir="0" index="3" bw="6" slack="0"/>
<pin id="951" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_238/13 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_239_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_239/13 "/>
</bind>
</comp>

<comp id="960" class="1004" name="notlhs4_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/13 "/>
</bind>
</comp>

<comp id="966" class="1004" name="notrhs4_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="23" slack="0"/>
<pin id="968" dir="0" index="1" bw="1" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/13 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_240_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="3"/>
<pin id="974" dir="0" index="1" bw="1" slack="3"/>
<pin id="975" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_240/16 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_242_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="221"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_242/16 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_82_to_int_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_82_to_int/18 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_82_neg_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_82_neg/18 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_s_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_s/19 "/>
</bind>
</comp>

<comp id="996" class="1004" name="a_load_to_int_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="1"/>
<pin id="998" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_load_to_int/43 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_243_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="0" index="2" bw="6" slack="0"/>
<pin id="1004" dir="0" index="3" bw="6" slack="0"/>
<pin id="1005" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_243/43 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_244_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_244/43 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="notlhs5_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/43 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="notrhs5_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="23" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/43 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_245_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="3"/>
<pin id="1028" dir="0" index="1" bw="1" slack="3"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_245/46 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp_247_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_247/46 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="a_load_6_to_int_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_load_6_to_int/48 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_248_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="0" index="2" bw="6" slack="0"/>
<pin id="1044" dir="0" index="3" bw="6" slack="0"/>
<pin id="1045" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_248/48 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp_249_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_249/48 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="notlhs6_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs6/48 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="notrhs6_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="23" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/48 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_250_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="3"/>
<pin id="1068" dir="0" index="1" bw="1" slack="3"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_250/51 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_252_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_252/51 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="a_load_7_to_int_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="1"/>
<pin id="1078" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_load_7_to_int/53 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_253_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="0" index="2" bw="6" slack="0"/>
<pin id="1084" dir="0" index="3" bw="6" slack="0"/>
<pin id="1085" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_253/53 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_254_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="0"/>
<pin id="1092" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_254/53 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="notlhs7_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/53 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="notrhs7_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="23" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs7/53 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_255_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="3"/>
<pin id="1108" dir="0" index="1" bw="1" slack="3"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_255/56 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_257_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_257/56 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_144_to_int_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="1"/>
<pin id="1118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_144_to_int/69 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_144_neg_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="0" index="1" bw="32" slack="0"/>
<pin id="1123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_144_neg/69 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_121_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_121/70 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_160_to_int_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="75"/>
<pin id="1132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_160_to_int/183 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_160_neg_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="0"/>
<pin id="1137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_160_neg/183 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_225_to_int_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="120"/>
<pin id="1142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_225_to_int/183 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_225_neg_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="0" index="1" bw="32" slack="0"/>
<pin id="1147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_225_neg/183 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_137_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_137/184 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_200_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_200/184 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_232_to_int_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_232_to_int/187 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="tmp_232_neg_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="0"/>
<pin id="1164" dir="0" index="1" bw="32" slack="0"/>
<pin id="1165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_232_neg/187 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_207_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="1"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_207/188 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_180_to_int_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="32" slack="18"/>
<pin id="1175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_180_to_int/196 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_180_neg_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="0" index="1" bw="32" slack="0"/>
<pin id="1179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_180_neg/196 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_157_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_157/197 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="s_2_2_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="96" slack="0"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="s_2_2/234 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="s_1_2_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="96" slack="0"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="s_1_2/234 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="s_0_2_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="96" slack="0"/>
<pin id="1197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="s_0_2/234 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="beta_load_load_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="0"/>
<pin id="1201" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_load/234 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="exitcond_i_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="3" slack="0"/>
<pin id="1205" dir="0" index="1" bw="3" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/235 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="i_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="3" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/235 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_261_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="3" slack="0"/>
<pin id="1217" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_261/235 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_258_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="0"/>
<pin id="1221" dir="0" index="1" bw="32" slack="1"/>
<pin id="1222" dir="0" index="2" bw="32" slack="1"/>
<pin id="1223" dir="0" index="3" bw="32" slack="1"/>
<pin id="1224" dir="0" index="4" bw="32" slack="2"/>
<pin id="1225" dir="0" index="5" bw="2" slack="0"/>
<pin id="1226" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_258/235 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_259_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="0" index="1" bw="32" slack="5"/>
<pin id="1233" dir="0" index="2" bw="32" slack="5"/>
<pin id="1234" dir="0" index="3" bw="32" slack="5"/>
<pin id="1235" dir="0" index="4" bw="32" slack="5"/>
<pin id="1236" dir="0" index="5" bw="2" slack="5"/>
<pin id="1237" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_259/240 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="sel_tmp7_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="2" slack="15"/>
<pin id="1245" dir="0" index="1" bw="1" slack="0"/>
<pin id="1246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp7/250 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="qDot_3_6_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="0"/>
<pin id="1250" dir="0" index="1" bw="32" slack="1"/>
<pin id="1251" dir="0" index="2" bw="32" slack="15"/>
<pin id="1252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_6/250 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="sel_tmp_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="2" slack="15"/>
<pin id="1258" dir="0" index="1" bw="1" slack="0"/>
<pin id="1259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/250 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="qDot_3_7_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="1"/>
<pin id="1264" dir="0" index="2" bw="32" slack="15"/>
<pin id="1265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_7/250 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="qDot_3_8_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="15"/>
<pin id="1272" dir="0" index="2" bw="32" slack="0"/>
<pin id="1273" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_8/250 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sel_tmp9_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="2" slack="15"/>
<pin id="1279" dir="0" index="1" bw="2" slack="0"/>
<pin id="1280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp9/250 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="qDot_3_9_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="32" slack="1"/>
<pin id="1285" dir="0" index="2" bw="32" slack="15"/>
<pin id="1286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_9/250 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="qDot_3_10_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="32" slack="15"/>
<pin id="1293" dir="0" index="2" bw="32" slack="0"/>
<pin id="1294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_10/250 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="qDot_3_11_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="1" slack="0"/>
<pin id="1300" dir="0" index="1" bw="32" slack="15"/>
<pin id="1301" dir="0" index="2" bw="32" slack="0"/>
<pin id="1302" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_11/250 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="qDot_3_12_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="32" slack="15"/>
<pin id="1309" dir="0" index="2" bw="32" slack="1"/>
<pin id="1310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_12/250 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="qDot_3_13_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="0"/>
<pin id="1316" dir="0" index="1" bw="32" slack="15"/>
<pin id="1317" dir="0" index="2" bw="32" slack="0"/>
<pin id="1318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_13/250 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="qDot_3_1_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="0"/>
<pin id="1324" dir="0" index="1" bw="32" slack="15"/>
<pin id="1325" dir="0" index="2" bw="32" slack="0"/>
<pin id="1326" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qDot_3_1/250 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="exitcond_i2_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="3" slack="0"/>
<pin id="1332" dir="0" index="1" bw="3" slack="0"/>
<pin id="1333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/251 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="i_4_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="3" slack="0"/>
<pin id="1338" dir="0" index="1" bw="1" slack="0"/>
<pin id="1339" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/251 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="tmp_i2_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="3" slack="0"/>
<pin id="1344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/251 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="tmp_262_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="3" slack="0"/>
<pin id="1349" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_262/251 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="tmp_260_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="0"/>
<pin id="1353" dir="0" index="1" bw="32" slack="1"/>
<pin id="1354" dir="0" index="2" bw="32" slack="1"/>
<pin id="1355" dir="0" index="3" bw="32" slack="1"/>
<pin id="1356" dir="0" index="4" bw="32" slack="1"/>
<pin id="1357" dir="0" index="5" bw="2" slack="0"/>
<pin id="1358" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_260/251 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="m_addr_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="2" slack="1"/>
<pin id="1367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="notlhs_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="3"/>
<pin id="1372" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="1375" class="1005" name="notrhs_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="3"/>
<pin id="1377" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_232_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="1" slack="10"/>
<pin id="1382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_232 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="m_addr_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="2" slack="1"/>
<pin id="1386" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="notlhs3_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="3"/>
<pin id="1391" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs3 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="notrhs3_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="3"/>
<pin id="1396" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs3 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="tmp_237_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="5"/>
<pin id="1401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_237 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="m_addr_3_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="2" slack="1"/>
<pin id="1405" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="notlhs4_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="3"/>
<pin id="1410" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs4 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="notrhs4_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="3"/>
<pin id="1415" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs4 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_242_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="221"/>
<pin id="1420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_242 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="g_addr_3_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="1"/>
<pin id="1424" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_3 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="g_load_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="32" slack="2"/>
<pin id="1429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g_load "/>
</bind>
</comp>

<comp id="1434" class="1005" name="g_addr_4_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="2" slack="1"/>
<pin id="1436" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_4 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="g_addr_5_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="2" slack="1"/>
<pin id="1441" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="g_addr_5 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_82_neg_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_82_neg "/>
</bind>
</comp>

<comp id="1449" class="1005" name="g_load_3_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="1"/>
<pin id="1451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_load_3 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="g_load_4_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="32" slack="1"/>
<pin id="1458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g_load_4 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_s_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1469" class="1005" name="a_addr_5_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="2" slack="1"/>
<pin id="1471" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_5 "/>
</bind>
</comp>

<comp id="1474" class="1005" name="notlhs5_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="3"/>
<pin id="1476" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs5 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="notrhs5_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="3"/>
<pin id="1481" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs5 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="tmp_247_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="11"/>
<pin id="1486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_247 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="a_addr_6_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="2" slack="1"/>
<pin id="1490" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_6 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="notlhs6_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="1" slack="3"/>
<pin id="1495" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs6 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="notrhs6_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="3"/>
<pin id="1500" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs6 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="tmp_252_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="6"/>
<pin id="1505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_252 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="a_addr_7_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="2" slack="1"/>
<pin id="1509" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_7 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="notlhs7_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="1" slack="3"/>
<pin id="1514" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notlhs7 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="notrhs7_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="3"/>
<pin id="1519" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="notrhs7 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_257_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="1"/>
<pin id="1524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_257 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="m_addr_4_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="2" slack="1"/>
<pin id="1528" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="m_load_4_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load_4 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="q_load_13_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="32" slack="1"/>
<pin id="1542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load_13 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_144_neg_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_144_neg "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_121_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="m_addr_5_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="2" slack="1"/>
<pin id="1563" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_5 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="m_load_5_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="1"/>
<pin id="1568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_load_5 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="p_2q1_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2q1 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="a_addr_8_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="2" slack="1"/>
<pin id="1585" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_8 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="a_load_9_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="32" slack="1"/>
<pin id="1590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load_9 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="p_2bx_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="32" slack="1"/>
<pin id="1595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_2bx "/>
</bind>
</comp>

<comp id="1606" class="1005" name="tmp_173_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="a_addr_9_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="2" slack="1"/>
<pin id="1613" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_9 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="tmp_160_neg_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160_neg "/>
</bind>
</comp>

<comp id="1621" class="1005" name="tmp_225_neg_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_225_neg "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_137_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="1"/>
<pin id="1628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_137 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="tmp_200_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_200 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="tmp_232_neg_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="1"/>
<pin id="1638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_232_neg "/>
</bind>
</comp>

<comp id="1641" class="1005" name="tmp_202_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="1"/>
<pin id="1643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_202 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="tmp_207_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_207 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="tmp_220_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="1"/>
<pin id="1654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_220 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="tmp_180_neg_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="1"/>
<pin id="1659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180_neg "/>
</bind>
</comp>

<comp id="1662" class="1005" name="tmp_157_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="32" slack="1"/>
<pin id="1664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_217_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="32" slack="1"/>
<pin id="1670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_217 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="tmp_227_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="32" slack="1"/>
<pin id="1675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_227 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="tmp_210_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="32" slack="1"/>
<pin id="1680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_210 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="tmp_193_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="1"/>
<pin id="1685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_193 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="s_2_2_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="1"/>
<pin id="1690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2_2 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="s_1_2_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_1_2 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="s_0_2_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="32" slack="1"/>
<pin id="1700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_0_2 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="beta_load_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="2"/>
<pin id="1705" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="beta_load "/>
</bind>
</comp>

<comp id="1711" class="1005" name="i_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="3" slack="0"/>
<pin id="1713" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1716" class="1005" name="tmp_261_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="2" slack="5"/>
<pin id="1718" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_261 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="tmp_258_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="1"/>
<pin id="1726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_258 "/>
</bind>
</comp>

<comp id="1729" class="1005" name="tmp_259_reg_1729">
<pin_list>
<pin id="1730" dir="0" index="0" bw="32" slack="1"/>
<pin id="1731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_259 "/>
</bind>
</comp>

<comp id="1734" class="1005" name="qDot_3_6_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="1"/>
<pin id="1736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_3_6 "/>
</bind>
</comp>

<comp id="1739" class="1005" name="qDot_3_8_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="32" slack="1"/>
<pin id="1741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_3_8 "/>
</bind>
</comp>

<comp id="1744" class="1005" name="qDot_3_11_reg_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="32" slack="1"/>
<pin id="1746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_3_11 "/>
</bind>
</comp>

<comp id="1749" class="1005" name="qDot_3_1_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="1"/>
<pin id="1751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="qDot_3_1 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="i_4_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="3" slack="0"/>
<pin id="1759" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="tmp_260_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="32" slack="1"/>
<pin id="1764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_260 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="q_addr_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="2" slack="4"/>
<pin id="1769" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="q_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="136"><net_src comp="109" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="138"><net_src comp="101" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="96" pin=3"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="151" pin="3"/><net_sink comp="96" pin=3"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="125" pin=3"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="10" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="96" pin=3"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="131" pin=3"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="10" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="268"><net_src comp="260" pin="3"/><net_sink comp="131" pin=3"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="285"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="295"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="305"><net_src comp="299" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="315"><net_src comp="309" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="336"><net_src comp="279" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="347"><net_src comp="289" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="358"><net_src comp="299" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="369"><net_src comp="309" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="370"><net_src comp="363" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="374"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="0" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="2" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="6" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="393"><net_src comp="8" pin="0"/><net_sink comp="382" pin=4"/></net>

<net id="401"><net_src comp="60" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="4" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="8" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="426"><net_src comp="48" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="441"><net_src comp="410" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="442"><net_src comp="414" pin="2"/><net_sink comp="394" pin=2"/></net>

<net id="443"><net_src comp="418" pin="2"/><net_sink comp="394" pin=3"/></net>

<net id="444"><net_src comp="422" pin="2"/><net_sink comp="394" pin=4"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="482"><net_src comp="50" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="484"><net_src comp="50" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="485"><net_src comp="58" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="495"><net_src comp="84" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="96" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="96" pin="5"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="518"><net_src comp="160" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="522"><net_src comp="160" pin="5"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="526"><net_src comp="515" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="527"><net_src comp="515" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="528"><net_src comp="515" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="532"><net_src comp="160" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="535"><net_src comp="160" pin="5"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="537"><net_src comp="529" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="546"><net_src comp="160" pin="5"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="549"><net_src comp="160" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="553"><net_src comp="543" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="554"><net_src comp="543" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="555"><net_src comp="543" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="556"><net_src comp="543" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="560"><net_src comp="445" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="568"><net_src comp="449" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="576"><net_src comp="453" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="579"><net_src comp="573" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="584"><net_src comp="457" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="592"><net_src comp="461" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="600"><net_src comp="465" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="607"><net_src comp="469" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="610"><net_src comp="604" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="615"><net_src comp="473" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="621"><net_src comp="410" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="627"><net_src comp="618" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="628"><net_src comp="618" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="629"><net_src comp="618" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="630"><net_src comp="618" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="631"><net_src comp="618" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="632"><net_src comp="618" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="633"><net_src comp="618" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="634"><net_src comp="618" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="635"><net_src comp="618" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="639"><net_src comp="414" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="647"><net_src comp="636" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="648"><net_src comp="636" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="649"><net_src comp="636" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="650"><net_src comp="636" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="654"><net_src comp="418" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="657"><net_src comp="651" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="660"><net_src comp="651" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="661"><net_src comp="651" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="662"><net_src comp="651" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="663"><net_src comp="651" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="664"><net_src comp="651" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="668"><net_src comp="422" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="678"><net_src comp="131" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="681"><net_src comp="131" pin="5"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="686"><net_src comp="445" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="690"><net_src comp="683" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="695"><net_src comp="445" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="701"><net_src comp="692" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="706"><net_src comp="449" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="710"><net_src comp="703" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="712"><net_src comp="703" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="713"><net_src comp="703" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="714"><net_src comp="703" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="715"><net_src comp="703" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="716"><net_src comp="703" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="720"><net_src comp="453" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="725"><net_src comp="717" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="730"><net_src comp="449" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="736"><net_src comp="727" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="740"><net_src comp="453" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="747"><net_src comp="457" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="755"><net_src comp="445" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="758"><net_src comp="752" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="759"><net_src comp="752" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="761"><net_src comp="752" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="762"><net_src comp="752" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="763"><net_src comp="752" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="764"><net_src comp="752" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="765"><net_src comp="752" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="766"><net_src comp="752" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="770"><net_src comp="445" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="777"><net_src comp="410" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="786"><net_src comp="449" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="792"><net_src comp="445" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="801"><net_src comp="445" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="807"><net_src comp="445" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="814"><net_src comp="457" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="821"><net_src comp="461" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="827"><net_src comp="410" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="832"><net_src comp="414" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="835"><net_src comp="829" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="839"><net_src comp="418" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="846"><net_src comp="429" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="853"><net_src comp="433" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="859"><net_src comp="422" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="865"><net_src comp="506" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="14" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="874"><net_src comp="16" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="875"><net_src comp="18" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="879"><net_src comp="862" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="866" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="20" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="876" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="22" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="900"><net_src comp="892" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="496" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="506" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="14" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="16" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="18" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="919"><net_src comp="902" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="906" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="20" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="916" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="22" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="940"><net_src comp="932" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="496" pin="2"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="506" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="952"><net_src comp="14" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="942" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="16" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="955"><net_src comp="18" pin="0"/><net_sink comp="946" pin=3"/></net>

<net id="959"><net_src comp="942" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="964"><net_src comp="946" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="965"><net_src comp="20" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="970"><net_src comp="956" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="22" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="980"><net_src comp="972" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="496" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="515" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="44" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="992" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="999"><net_src comp="675" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1006"><net_src comp="14" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1008"><net_src comp="16" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1009"><net_src comp="18" pin="0"/><net_sink comp="1000" pin=3"/></net>

<net id="1013"><net_src comp="996" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1000" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="20" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1010" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="22" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1034"><net_src comp="1026" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="496" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="675" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1046"><net_src comp="14" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1048"><net_src comp="16" pin="0"/><net_sink comp="1040" pin=2"/></net>

<net id="1049"><net_src comp="18" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1053"><net_src comp="1036" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="1040" pin="4"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="20" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1050" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="22" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1074"><net_src comp="1066" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="496" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1079"><net_src comp="675" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1086"><net_src comp="14" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1088"><net_src comp="16" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1089"><net_src comp="18" pin="0"/><net_sink comp="1080" pin=3"/></net>

<net id="1093"><net_src comp="1076" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1080" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="20" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="1090" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="22" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1114"><net_src comp="1106" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="496" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="692" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="44" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="1126" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1133"><net_src comp="767" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="44" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1143"><net_src comp="683" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1140" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="44" pin="0"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="1150" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1157"><net_src comp="1154" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1161"><net_src comp="752" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1166"><net_src comp="1158" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="44" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="1168" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="44" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="1182" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1190"><net_src comp="394" pin="5"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="394" pin="5"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="394" pin="5"/><net_sink comp="1195" pin=0"/></net>

<net id="1202"><net_src comp="6" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="320" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="64" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="320" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="70" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1218"><net_src comp="320" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1227"><net_src comp="72" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1228"><net_src comp="665" pin="1"/><net_sink comp="1219" pin=4"/></net>

<net id="1229"><net_src comp="1215" pin="1"/><net_sink comp="1219" pin=5"/></net>

<net id="1238"><net_src comp="72" pin="0"/><net_sink comp="1230" pin=0"/></net>

<net id="1239"><net_src comp="276" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1240"><net_src comp="286" pin="1"/><net_sink comp="1230" pin=2"/></net>

<net id="1241"><net_src comp="296" pin="1"/><net_sink comp="1230" pin=3"/></net>

<net id="1242"><net_src comp="306" pin="1"/><net_sink comp="1230" pin=4"/></net>

<net id="1247"><net_src comp="78" pin="0"/><net_sink comp="1243" pin=1"/></net>

<net id="1253"><net_src comp="1243" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1254"><net_src comp="618" pin="1"/><net_sink comp="1248" pin=1"/></net>

<net id="1255"><net_src comp="276" pin="1"/><net_sink comp="1248" pin=2"/></net>

<net id="1260"><net_src comp="80" pin="0"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="1256" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="618" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="286" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="1274"><net_src comp="1243" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="286" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1276"><net_src comp="1261" pin="3"/><net_sink comp="1269" pin=2"/></net>

<net id="1281"><net_src comp="82" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1287"><net_src comp="1277" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="618" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="296" pin="1"/><net_sink comp="1282" pin=2"/></net>

<net id="1295"><net_src comp="1256" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="296" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1282" pin="3"/><net_sink comp="1290" pin=2"/></net>

<net id="1303"><net_src comp="1243" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="296" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="1290" pin="3"/><net_sink comp="1298" pin=2"/></net>

<net id="1311"><net_src comp="1277" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="306" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="618" pin="1"/><net_sink comp="1306" pin=2"/></net>

<net id="1319"><net_src comp="1256" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="306" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1321"><net_src comp="1306" pin="3"/><net_sink comp="1314" pin=2"/></net>

<net id="1327"><net_src comp="1243" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="306" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="1314" pin="3"/><net_sink comp="1322" pin=2"/></net>

<net id="1334"><net_src comp="375" pin="4"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="64" pin="0"/><net_sink comp="1330" pin=1"/></net>

<net id="1340"><net_src comp="375" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="70" pin="0"/><net_sink comp="1336" pin=1"/></net>

<net id="1345"><net_src comp="375" pin="4"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1350"><net_src comp="375" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1359"><net_src comp="72" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1360"><net_src comp="327" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="338" pin="1"/><net_sink comp="1351" pin=2"/></net>

<net id="1362"><net_src comp="349" pin="1"/><net_sink comp="1351" pin=3"/></net>

<net id="1363"><net_src comp="360" pin="1"/><net_sink comp="1351" pin=4"/></net>

<net id="1364"><net_src comp="1347" pin="1"/><net_sink comp="1351" pin=5"/></net>

<net id="1368"><net_src comp="88" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="1373"><net_src comp="880" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1378"><net_src comp="886" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1383"><net_src comp="896" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1387"><net_src comp="139" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="1392"><net_src comp="920" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1397"><net_src comp="926" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1402"><net_src comp="936" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1406"><net_src comp="151" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="1411"><net_src comp="960" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1416"><net_src comp="966" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1421"><net_src comp="976" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="165" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1430"><net_src comp="125" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1433"><net_src comp="1427" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1437"><net_src comp="175" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="1442"><net_src comp="184" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="125" pin=3"/></net>

<net id="1447"><net_src comp="986" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1452"><net_src comp="125" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1459"><net_src comp="125" pin="5"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="1461"><net_src comp="1456" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1462"><net_src comp="1456" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1463"><net_src comp="1456" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1467"><net_src comp="992" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1472"><net_src comp="201" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1477"><net_src comp="1014" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1482"><net_src comp="1020" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1487"><net_src comp="1030" pin="2"/><net_sink comp="1484" pin=0"/></net>

<net id="1491"><net_src comp="210" pin="3"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1496"><net_src comp="1054" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1501"><net_src comp="1060" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1506"><net_src comp="1070" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1510"><net_src comp="219" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1515"><net_src comp="1094" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1520"><net_src comp="1100" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1525"><net_src comp="1110" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1529"><net_src comp="228" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="1534"><net_src comp="96" pin="5"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1537"><net_src comp="1531" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1538"><net_src comp="1531" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1539"><net_src comp="1531" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1543"><net_src comp="160" pin="5"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1547"><net_src comp="1540" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1548"><net_src comp="1540" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1549"><net_src comp="1540" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1550"><net_src comp="1540" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1554"><net_src comp="1120" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1559"><net_src comp="1126" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1564"><net_src comp="239" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="1569"><net_src comp="96" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1572"><net_src comp="1566" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1573"><net_src comp="1566" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1574"><net_src comp="1566" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1575"><net_src comp="1566" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1579"><net_src comp="445" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1582"><net_src comp="1576" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1586"><net_src comp="248" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="1591"><net_src comp="131" pin="5"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="1596"><net_src comp="501" pin="2"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1599"><net_src comp="1593" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1600"><net_src comp="1593" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1601"><net_src comp="1593" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1602"><net_src comp="1593" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1603"><net_src comp="1593" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1604"><net_src comp="1593" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1605"><net_src comp="1593" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1609"><net_src comp="437" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1614"><net_src comp="260" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="131" pin=3"/></net>

<net id="1619"><net_src comp="1134" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1624"><net_src comp="1144" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1629"><net_src comp="1150" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1634"><net_src comp="1154" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1639"><net_src comp="1162" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1644"><net_src comp="465" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1649"><net_src comp="1168" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1655"><net_src comp="469" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1660"><net_src comp="1176" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1665"><net_src comp="1182" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="1667"><net_src comp="1662" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1671"><net_src comp="487" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1676"><net_src comp="491" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1681"><net_src comp="453" pin="2"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1686"><net_src comp="414" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1691"><net_src comp="1187" pin="1"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1219" pin=3"/></net>

<net id="1696"><net_src comp="1191" pin="1"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1219" pin=2"/></net>

<net id="1701"><net_src comp="1195" pin="1"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1706"><net_src comp="1199" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1714"><net_src comp="1209" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1719"><net_src comp="1215" pin="1"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1230" pin=5"/></net>

<net id="1721"><net_src comp="1716" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1722"><net_src comp="1716" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1723"><net_src comp="1716" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1727"><net_src comp="1219" pin="6"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1732"><net_src comp="1230" pin="6"/><net_sink comp="1729" pin=0"/></net>

<net id="1733"><net_src comp="1729" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1737"><net_src comp="1248" pin="3"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="1742"><net_src comp="1269" pin="3"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1747"><net_src comp="1298" pin="3"/><net_sink comp="1744" pin=0"/></net>

<net id="1748"><net_src comp="1744" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1752"><net_src comp="1322" pin="3"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1760"><net_src comp="1336" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1765"><net_src comp="1351" pin="6"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1770"><net_src comp="269" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1772"><net_src comp="1767" pin="1"/><net_sink comp="160" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: g | {6 }
	Port: a | {6 16 171 172 268 }
	Port: m | {6 60 61 }
	Port: q | {16 251 266 267 268 }
 - Input state : 
	Port: MadgwickAHRSupdate : g | {16 17 18 268 }
	Port: MadgwickAHRSupdate : a | {16 41 42 46 47 51 52 171 172 173 174 182 183 268 }
	Port: MadgwickAHRSupdate : m | {1 2 6 7 11 12 60 61 62 63 71 72 }
	Port: MadgwickAHRSupdate : beta | {16 234 268 }
	Port: MadgwickAHRSupdate : q | {16 17 18 26 27 57 58 67 68 69 251 255 256 267 268 }
  - Chain level:
	State 1
		m_load : 1
	State 2
	State 3
		tmp : 1
		tmp_86 : 1
		notlhs : 2
		notrhs : 2
	State 4
	State 5
	State 6
		StgValue_287 : 1
		StgValue_288 : 1
		StgValue_289 : 1
		tmp_232 : 1
		StgValue_293 : 1
		m_load_1 : 1
	State 7
	State 8
		tmp_233 : 1
		tmp_234 : 1
		notlhs3 : 2
		notrhs3 : 2
	State 9
	State 10
	State 11
		tmp_237 : 1
		StgValue_308 : 1
		m_load_2 : 1
	State 12
	State 13
		tmp_238 : 1
		tmp_239 : 1
		notlhs4 : 2
		notrhs4 : 2
	State 14
	State 15
	State 16
		tmp_242 : 1
		StgValue_323 : 1
		g_load : 1
	State 17
		g_load_3 : 1
		g_load_4 : 1
	State 18
		tmp_82_neg : 1
	State 19
		tmp_64 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		a_load : 1
	State 42
	State 43
		tmp_243 : 1
		tmp_244 : 1
		notlhs5 : 2
		notrhs5 : 2
	State 44
	State 45
	State 46
		tmp_247 : 1
		StgValue_511 : 1
		a_load_6 : 1
	State 47
	State 48
		tmp_248 : 1
		tmp_249 : 1
		notlhs6 : 2
		notrhs6 : 2
	State 49
	State 50
	State 51
		tmp_252 : 1
		StgValue_526 : 1
		a_load_7 : 1
	State 52
	State 53
		tmp_253 : 1
		tmp_254 : 1
		notlhs7 : 2
		notrhs7 : 2
	State 54
	State 55
	State 56
		tmp_257 : 1
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		m_load_4 : 1
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		tmp_144_neg : 1
	State 70
		tmp_122 : 1
	State 71
		m_load_5 : 1
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
		a_load_9 : 1
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
		a_load_10 : 1
	State 183
		tmp_160_neg : 1
		tmp_225_neg : 1
	State 184
		tmp_141 : 1
		tmp_201 : 1
	State 185
	State 186
	State 187
		tmp_232_neg : 1
	State 188
		tmp_208 : 1
		tmp_223 : 1
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
		tmp_180_neg : 1
	State 197
		tmp_158 : 1
		tmp_227 : 1
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
		call_ret : 1
	State 234
		s_2_2 : 1
		s_1_2 : 1
		s_0_2 : 1
	State 235
		exitcond_i : 1
		i : 1
		StgValue_1749 : 2
		tmp_261 : 1
		tmp_258 : 2
		qDot_0_s : 1
		qDot_1_s : 1
		qDot_2_3_2 : 1
		qDot_3_s : 1
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
		qDot_3_6 : 1
		qDot_3_7 : 1
		qDot_3_8 : 2
		qDot_3_9 : 1
		qDot_3_10 : 2
		qDot_3_11 : 3
		qDot_3_12 : 1
		qDot_3_13 : 2
		qDot_3_1 : 3
	State 251
		exitcond_i2 : 1
		i_4 : 1
		StgValue_1791 : 2
		tmp_i2 : 1
		tmp_262 : 1
		tmp_260 : 2
		q_addr : 2
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_MadgwickAHRSupdateIM_fu_382 |    54   | 87.8606 |   6980  |  10030  |
|   call   |      grp_normalise_1_fu_394     |    5    |  7.4667 |   1137  |   1457  |
|          |       grp_normalise_fu_402      |    5    | 11.0258 |   859   |   1337  |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_410           |    2    |    0    |   324   |   424   |
|          |            grp_fu_414           |    2    |    0    |   324   |   424   |
|          |            grp_fu_418           |    2    |    0    |   324   |   424   |
|   fadd   |            grp_fu_422           |    2    |    0    |   324   |   424   |
|          |            grp_fu_429           |    2    |    0    |   324   |   424   |
|          |            grp_fu_433           |    2    |    0    |   324   |   424   |
|          |            grp_fu_437           |    2    |    0    |   324   |   424   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            grp_fu_445           |    3    |    0    |   151   |   325   |
|          |            grp_fu_449           |    3    |    0    |   151   |   325   |
|          |            grp_fu_453           |    3    |    0    |   151   |   325   |
|          |            grp_fu_457           |    3    |    0    |   151   |   325   |
|   fmul   |            grp_fu_461           |    3    |    0    |   151   |   325   |
|          |            grp_fu_465           |    3    |    0    |   151   |   325   |
|          |            grp_fu_469           |    3    |    0    |   151   |   325   |
|          |            grp_fu_473           |    3    |    0    |   151   |   325   |
|          |            grp_fu_487           |    3    |    0    |   151   |   325   |
|          |            grp_fu_491           |    3    |    0    |   151   |   325   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fsqrt  |            grp_fu_501           |    0    |    0    |   832   |   657   |
|----------|---------------------------------|---------|---------|---------|---------|
|   fcmp   |            grp_fu_496           |    0    |    0    |    75   |   248   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         qDot_3_6_fu_1248        |    0    |    0    |    0    |    32   |
|          |         qDot_3_7_fu_1261        |    0    |    0    |    0    |    32   |
|          |         qDot_3_8_fu_1269        |    0    |    0    |    0    |    32   |
|          |         qDot_3_9_fu_1282        |    0    |    0    |    0    |    32   |
|  select  |        qDot_3_10_fu_1290        |    0    |    0    |    0    |    32   |
|          |        qDot_3_11_fu_1298        |    0    |    0    |    0    |    32   |
|          |        qDot_3_12_fu_1306        |    0    |    0    |    0    |    32   |
|          |        qDot_3_13_fu_1314        |    0    |    0    |    0    |    32   |
|          |         qDot_3_1_fu_1322        |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        tmp_82_neg_fu_986        |    0    |    0    |    0    |    39   |
|          |       tmp_144_neg_fu_1120       |    0    |    0    |    0    |    39   |
|    xor   |       tmp_160_neg_fu_1134       |    0    |    0    |    0    |    39   |
|          |       tmp_225_neg_fu_1144       |    0    |    0    |    0    |    39   |
|          |       tmp_232_neg_fu_1162       |    0    |    0    |    0    |    39   |
|          |       tmp_180_neg_fu_1176       |    0    |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          notlhs_fu_880          |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_886          |    0    |    0    |    0    |    18   |
|          |          notlhs3_fu_920         |    0    |    0    |    0    |    11   |
|          |          notrhs3_fu_926         |    0    |    0    |    0    |    18   |
|          |          notlhs4_fu_960         |    0    |    0    |    0    |    11   |
|          |          notrhs4_fu_966         |    0    |    0    |    0    |    18   |
|          |         notlhs5_fu_1014         |    0    |    0    |    0    |    11   |
|          |         notrhs5_fu_1020         |    0    |    0    |    0    |    18   |
|   icmp   |         notlhs6_fu_1054         |    0    |    0    |    0    |    11   |
|          |         notrhs6_fu_1060         |    0    |    0    |    0    |    18   |
|          |         notlhs7_fu_1094         |    0    |    0    |    0    |    11   |
|          |         notrhs7_fu_1100         |    0    |    0    |    0    |    18   |
|          |        exitcond_i_fu_1203       |    0    |    0    |    0    |    9    |
|          |         sel_tmp7_fu_1243        |    0    |    0    |    0    |    8    |
|          |         sel_tmp_fu_1256         |    0    |    0    |    0    |    8    |
|          |         sel_tmp9_fu_1277        |    0    |    0    |    0    |    8    |
|          |       exitcond_i2_fu_1330       |    0    |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         tmp_258_fu_1219         |    0    |    0    |    0    |    21   |
|    mux   |         tmp_259_fu_1230         |    0    |    0    |    0    |    21   |
|          |         tmp_260_fu_1351         |    0    |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_87_fu_892          |    0    |    0    |    0    |    8    |
|          |          tmp_235_fu_932         |    0    |    0    |    0    |    8    |
|    or    |          tmp_240_fu_972         |    0    |    0    |    0    |    8    |
|          |         tmp_245_fu_1026         |    0    |    0    |    0    |    8    |
|          |         tmp_250_fu_1066         |    0    |    0    |    0    |    8    |
|          |         tmp_255_fu_1106         |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_232_fu_896         |    0    |    0    |    0    |    8    |
|          |          tmp_237_fu_936         |    0    |    0    |    0    |    8    |
|    and   |          tmp_242_fu_976         |    0    |    0    |    0    |    8    |
|          |         tmp_247_fu_1030         |    0    |    0    |    0    |    8    |
|          |         tmp_252_fu_1070         |    0    |    0    |    0    |    8    |
|          |         tmp_257_fu_1110         |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |            i_fu_1209            |    0    |    0    |    0    |    12   |
|          |           i_4_fu_1336           |    0    |    0    |    0    |    12   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_866           |    0    |    0    |    0    |    0    |
|          |          tmp_233_fu_906         |    0    |    0    |    0    |    0    |
|partselect|          tmp_238_fu_946         |    0    |    0    |    0    |    0    |
|          |         tmp_243_fu_1000         |    0    |    0    |    0    |    0    |
|          |         tmp_248_fu_1040         |    0    |    0    |    0    |    0    |
|          |         tmp_253_fu_1080         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_86_fu_876          |    0    |    0    |    0    |    0    |
|          |          tmp_234_fu_916         |    0    |    0    |    0    |    0    |
|          |          tmp_239_fu_956         |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_244_fu_1010         |    0    |    0    |    0    |    0    |
|          |         tmp_249_fu_1050         |    0    |    0    |    0    |    0    |
|          |         tmp_254_fu_1090         |    0    |    0    |    0    |    0    |
|          |         tmp_261_fu_1215         |    0    |    0    |    0    |    0    |
|          |         tmp_262_fu_1347         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          s_2_2_fu_1187          |    0    |    0    |    0    |    0    |
|extractvalue|          s_1_2_fu_1191          |    0    |    0    |    0    |    0    |
|          |          s_0_2_fu_1195          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |          tmp_i2_fu_1342         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   108   | 106.353 |  13661  |  20868  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  q |    2   |    0   |    0   |
+----+--------+--------+--------+
|Total|    2   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_5_reg_1469 |    2   |
|  a_addr_6_reg_1488 |    2   |
|  a_addr_7_reg_1507 |    2   |
|  a_addr_8_reg_1583 |    2   |
|  a_addr_9_reg_1611 |    2   |
|  a_load_9_reg_1588 |   32   |
| beta_load_reg_1703 |   32   |
|  g_addr_3_reg_1422 |    2   |
|  g_addr_4_reg_1434 |    2   |
|  g_addr_5_reg_1439 |    2   |
|  g_load_3_reg_1449 |   32   |
|  g_load_4_reg_1456 |   32   |
|   g_load_reg_1427  |   32   |
|    i_4_reg_1757    |    3   |
|    i_i2_reg_371    |    3   |
|     i_i_reg_316    |    3   |
|     i_reg_1711     |    3   |
|  m_addr_1_reg_1365 |    2   |
|  m_addr_2_reg_1384 |    2   |
|  m_addr_3_reg_1403 |    2   |
|  m_addr_4_reg_1526 |    2   |
|  m_addr_5_reg_1561 |    2   |
|  m_load_4_reg_1531 |   32   |
|  m_load_5_reg_1566 |   32   |
|  notlhs3_reg_1389  |    1   |
|  notlhs4_reg_1408  |    1   |
|  notlhs5_reg_1474  |    1   |
|  notlhs6_reg_1493  |    1   |
|  notlhs7_reg_1512  |    1   |
|   notlhs_reg_1370  |    1   |
|  notrhs3_reg_1394  |    1   |
|  notrhs4_reg_1413  |    1   |
|  notrhs5_reg_1479  |    1   |
|  notrhs6_reg_1498  |    1   |
|  notrhs7_reg_1517  |    1   |
|   notrhs_reg_1375  |    1   |
|   p_2bx_reg_1593   |   32   |
|   p_2q1_reg_1576   |   32   |
|  qDot_0_s_reg_327  |   32   |
|  qDot_1_s_reg_338  |   32   |
| qDot_2_3_2_reg_349 |   32   |
|  qDot_2_3_reg_296  |   32   |
| qDot_3_11_reg_1744 |   32   |
|  qDot_3_1_reg_1749 |   32   |
|  qDot_3_3_reg_276  |   32   |
|  qDot_3_4_reg_286  |   32   |
|  qDot_3_6_reg_1734 |   32   |
|  qDot_3_8_reg_1739 |   32   |
|   qDot_3_reg_306   |   32   |
|  qDot_3_s_reg_360  |   32   |
|   q_addr_reg_1767  |    2   |
| q_load_13_reg_1540 |   32   |
|       reg_506      |   32   |
|       reg_515      |   32   |
|       reg_529      |   32   |
|       reg_543      |   32   |
|       reg_557      |   32   |
|       reg_565      |   32   |
|       reg_573      |   32   |
|       reg_581      |   32   |
|       reg_589      |   32   |
|       reg_597      |   32   |
|       reg_604      |   32   |
|       reg_612      |   32   |
|       reg_618      |   32   |
|       reg_636      |   32   |
|       reg_651      |   32   |
|       reg_665      |   32   |
|       reg_675      |   32   |
|       reg_683      |   32   |
|       reg_692      |   32   |
|       reg_703      |   32   |
|       reg_717      |   32   |
|       reg_727      |   32   |
|       reg_737      |   32   |
|       reg_744      |   32   |
|       reg_752      |   32   |
|       reg_767      |   32   |
|       reg_774      |   32   |
|       reg_783      |   32   |
|       reg_789      |   32   |
|       reg_798      |   32   |
|       reg_804      |   32   |
|       reg_811      |   32   |
|       reg_818      |   32   |
|       reg_824      |   32   |
|       reg_829      |   32   |
|       reg_836      |   32   |
|       reg_843      |   32   |
|       reg_850      |   32   |
|       reg_856      |   32   |
|   s_0_2_reg_1698   |   32   |
|   s_1_2_reg_1693   |   32   |
|   s_2_2_reg_1688   |   32   |
|  tmp_121_reg_1556  |   32   |
|  tmp_137_reg_1626  |   32   |
|tmp_144_neg_reg_1551|   32   |
|  tmp_157_reg_1662  |   32   |
|tmp_160_neg_reg_1616|   32   |
|  tmp_173_reg_1606  |   32   |
|tmp_180_neg_reg_1657|   32   |
|  tmp_193_reg_1683  |   32   |
|  tmp_200_reg_1631  |   32   |
|  tmp_202_reg_1641  |   32   |
|  tmp_207_reg_1646  |   32   |
|  tmp_210_reg_1678  |   32   |
|  tmp_217_reg_1668  |   32   |
|  tmp_220_reg_1652  |   32   |
|tmp_225_neg_reg_1621|   32   |
|  tmp_227_reg_1673  |   32   |
|tmp_232_neg_reg_1636|   32   |
|  tmp_232_reg_1380  |    1   |
|  tmp_237_reg_1399  |    1   |
|  tmp_242_reg_1418  |    1   |
|  tmp_247_reg_1484  |    1   |
|  tmp_252_reg_1503  |    1   |
|  tmp_257_reg_1522  |    1   |
|  tmp_258_reg_1724  |   32   |
|  tmp_259_reg_1729  |   32   |
|  tmp_260_reg_1762  |   32   |
|  tmp_261_reg_1716  |    2   |
| tmp_82_neg_reg_1444|   32   |
|   tmp_s_reg_1464   |   32   |
+--------------------+--------+
|        Total       |  2812  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_96    |  p0  |   5  |   2  |   10   ||    27   |
|    grp_access_fu_96    |  p3  |   6  |   2  |   12   ||    33   |
|    grp_access_fu_125   |  p0  |   5  |   2  |   10   ||    27   |
|    grp_access_fu_125   |  p3  |   2  |   2  |    4   ||    9    |
|    grp_access_fu_131   |  p0  |   7  |   2  |   14   ||    38   |
|    grp_access_fu_131   |  p3  |   4  |   2  |    8   ||    21   |
|    grp_access_fu_160   |  p0  |   4  |  32  |   128  ||    9    |
|    grp_access_fu_160   |  p3  |   4  |  32  |   128  ||    9    |
| grp_normalise_1_fu_394 |  p1  |   2  |  32  |   64   ||    9    |
| grp_normalise_1_fu_394 |  p2  |   2  |  32  |   64   ||    9    |
| grp_normalise_1_fu_394 |  p3  |   2  |  32  |   64   ||    9    |
| grp_normalise_1_fu_394 |  p4  |   2  |  32  |   64   ||    9    |
|  grp_normalise_fu_402  |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_410       |  p0  |  13  |  32  |   416  ||    56   |
|       grp_fu_410       |  p1  |  12  |  32  |   384  ||    53   |
|       grp_fu_414       |  p0  |   8  |  32  |   256  ||    41   |
|       grp_fu_414       |  p1  |  13  |  32  |   416  ||    56   |
|       grp_fu_418       |  p0  |   9  |  32  |   288  ||    41   |
|       grp_fu_418       |  p1  |  10  |  32  |   320  ||    47   |
|       grp_fu_422       |  p0  |   6  |  32  |   192  ||    33   |
|       grp_fu_422       |  p1  |   8  |  32  |   256  ||    41   |
|       grp_fu_429       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_429       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_fu_433       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_433       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_445       |  p0  |  19  |  32  |   608  ||    93   |
|       grp_fu_445       |  p1  |  24  |  32  |   768  ||   105   |
|       grp_fu_449       |  p0  |  13  |  32  |   416  ||    56   |
|       grp_fu_449       |  p1  |  17  |  32  |   544  ||    65   |
|       grp_fu_453       |  p0  |  10  |  32  |   320  ||    47   |
|       grp_fu_453       |  p1  |  11  |  32  |   352  ||    47   |
|       grp_fu_457       |  p0  |  10  |  32  |   320  ||    47   |
|       grp_fu_457       |  p1  |  11  |  32  |   352  ||    44   |
|       grp_fu_461       |  p0  |   8  |  32  |   256  ||    41   |
|       grp_fu_461       |  p1  |  10  |  32  |   320  ||    47   |
|       grp_fu_465       |  p0  |   6  |  32  |   192  ||    33   |
|       grp_fu_465       |  p1  |   7  |  32  |   224  ||    38   |
|       grp_fu_469       |  p0  |   5  |  32  |   160  ||    27   |
|       grp_fu_469       |  p1  |   5  |  32  |   160  ||    27   |
|       grp_fu_473       |  p0  |   4  |  32  |   128  ||    21   |
|       grp_fu_473       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_fu_491       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_496       |  p0  |   2  |  32  |   64   ||    9    |
|         reg_506        |  p0  |   2  |  32  |   64   ||    9    |
|         reg_515        |  p0  |   2  |  32  |   64   ||    9    |
|         reg_529        |  p0  |   2  |  32  |   64   ||    9    |
|         reg_543        |  p0  |   2  |  32  |   64   ||    9    |
|         reg_675        |  p0  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  9210  || 92.8056 ||   1462  |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   108  |   106  |  13661 |  20868 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   92   |    -   |  1462  |
|  Register |    -   |    -   |    -   |  2812  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   108  |   199  |  16473 |  22330 |
+-----------+--------+--------+--------+--------+--------+
