0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question3/Question3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question3/Question3.srcs/sources_1/new/PRIORITY_ENCODER.v,1669209625,verilog,,D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question3/Question3.srcs/sources_1/new/PRIORITY_ENCODER_TB.v,,PRIORITY_ENCODER,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question3/Question3.srcs/sources_1/new/PRIORITY_ENCODER_TB.v,1669210350,verilog,,,,PRIORITY_ENCODER_TB,,,,,,,,
