

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               1d1fd91f79a04be419695e7e30b34791  /home/pli11/Desktop/re_test/megakv/insert/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/insert/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/insert/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi : hostFun 0x0x4030de, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "$str" from 0x100 to 0x114 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 20 bytes
GPGPU-Sim PTX: finished loading globals (20 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' : regs=32, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi' : regs=35, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi' : regs=34, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi' : regs=33, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402fa2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402ea8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmuP8bucket_sPP7ielem_sPi : hostFun 0x0x402d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmoP8bucket_sPP7ielem_sPi : hostFun 0x0x402c2e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23hash_insert_cuckoo_nvmbP8bucket_sPP7ielem_sPi : hostFun 0x0x402ad0, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2345be98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2345be90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe2345be88..

GPGPU-Sim PTX: cudaLaunch for 0x0x4030de (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding dominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'...
GPGPU-Sim PTX: reconvergence points for _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1bb0 (run.1.sm_70.ptx:1387) @%p2 bra BB5_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (run.1.sm_70.ptx:1675) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1bf0 (run.1.sm_70.ptx:1396) bra.uni BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (run.1.sm_70.ptx:1553) cvt.s64.s32%rd5, %r121;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c70 (run.1.sm_70.ptx:1414) @%p17 bra BB5_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1cc8 (run.1.sm_70.ptx:1427) @%p20 bra BB5_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (run.1.sm_70.ptx:1453) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd0 (run.1.sm_70.ptx:1428) bra.uni BB5_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d30 (run.1.sm_70.ptx:1445) neg.s32 %r97, %r30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1cf0 (run.1.sm_70.ptx:1434) @%p21 bra BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (run.1.sm_70.ptx:1453) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1d28 (run.1.sm_70.ptx:1442) bra.uni BB5_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d60 (run.1.sm_70.ptx:1453) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d68 (run.1.sm_70.ptx:1454) @%p20 bra BB5_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (run.1.sm_70.ptx:1470) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1d70 (run.1.sm_70.ptx:1455) bra.uni BB5_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d90 (run.1.sm_70.ptx:1463) setp.ne.s32%p23, %r1, %r139;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1d80 (run.1.sm_70.ptx:1459) @%p24 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (run.1.sm_70.ptx:1470) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1d88 (run.1.sm_70.ptx:1460) bra.uni BB5_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da0 (run.1.sm_70.ptx:1467) st.global.u32 [%rd57], %r25;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1d98 (run.1.sm_70.ptx:1464) @%p23 bra BB5_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (run.1.sm_70.ptx:1470) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1de0 (run.1.sm_70.ptx:1477) @%p20 bra BB5_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1df8 (run.1.sm_70.ptx:1481) @%p25 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1e00 (run.1.sm_70.ptx:1482) bra.uni BB5_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f48 (run.1.sm_70.ptx:1536) setp.ne.s32%p26, %r1, %r139;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1e10 (run.1.sm_70.ptx:1486) @%p27 bra BB5_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1e18 (run.1.sm_70.ptx:1487) bra.uni BB5_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f60 (run.1.sm_70.ptx:1541) setp.ne.s32%p28, %r1, %r139;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1e30 (run.1.sm_70.ptx:1492) @%p31 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1e40 (run.1.sm_70.ptx:1495) @%p32 bra BB5_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (run.1.sm_70.ptx:1500) xor.b32 %r106, %r36, %r12;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1ed0 (run.1.sm_70.ptx:1516) @%p35 bra BB5_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1f10 (run.1.sm_70.ptx:1526) @%p36 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1f40 (run.1.sm_70.ptx:1533) bra.uni BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1f50 (run.1.sm_70.ptx:1537) @%p26 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1f58 (run.1.sm_70.ptx:1538) bra.uni BB5_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (run.1.sm_70.ptx:1548) st.global.u32 [%rd14], %r27;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1f80 (run.1.sm_70.ptx:1545) @%p30 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1f98 (run.1.sm_70.ptx:1550) bra.uni BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1fd8 (run.1.sm_70.ptx:1560) @%p3 bra BB5_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1fe0 (run.1.sm_70.ptx:1561) bra.uni BB5_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (run.1.sm_70.ptx:1589) ld.u32 %r12, [%rd6+4];
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2020 (run.1.sm_70.ptx:1586) bra.uni BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2098 (run.1.sm_70.ptx:1603) @%p6 bra BB5_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x20a0 (run.1.sm_70.ptx:1604) bra.uni BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d8 (run.1.sm_70.ptx:1655) neg.s32 %r59, %r13;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2120 (run.1.sm_70.ptx:1624) @%p10 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (run.1.sm_70.ptx:1639) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2160 (run.1.sm_70.ptx:1633) @%p11 bra BB5_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2178 (run.1.sm_70.ptx:1639) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2180 (run.1.sm_70.ptx:1640) @%p10 bra BB5_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x21b8 (run.1.sm_70.ptx:1648) @%p13 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x21c8 (run.1.sm_70.ptx:1651) @%p14 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x21d0 (run.1.sm_70.ptx:1652) bra.uni BB5_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2218 (run.1.sm_70.ptx:1665) st.global.u32 [%rd8+32], %r27;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2210 (run.1.sm_70.ptx:1662) @%p7 bra BB5_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2228 (run.1.sm_70.ptx:1669) cvt.u32.u64%r119, %rd5;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2240 (run.1.sm_70.ptx:1672) @%p37 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (run.1.sm_70.ptx:1675) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'.
GPGPU-Sim PTX: pushing kernel '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi'
Destroy streams for kernel 1: size 0
kernel_name = _Z18hash_insert_cuckooP8bucket_sPP7ielem_sPi 
kernel_launch_uid = 1 
gpu_sim_cycle = 105697
gpu_sim_insn = 31318016
gpu_ipc =     296.3000
gpu_tot_sim_cycle = 105697
gpu_tot_sim_insn = 31318016
gpu_tot_ipc =     296.3000
gpu_tot_issued_cta = 8
gpu_occupancy = 49.9672% 
gpu_tot_occupancy = 49.9672% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7125
partiton_level_parallism_total  =       2.7125
partiton_level_parallism_util =       3.0549
partiton_level_parallism_util_total  =       3.0549
L2_BW  =      98.2593 GB/Sec
L2_BW_total  =      98.2593 GB/Sec
gpu_total_sim_rate=174960

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 53312, Miss = 32826, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 53312, Miss = 32829, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 53312, Miss = 32831, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 53312, Miss = 32824, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 53312, Miss = 32831, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 53312, Miss = 32830, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 426496
	L1D_total_cache_misses = 262631
	L1D_total_cache_miss_rate = 0.6158
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.205
	L1D_cache_fill_port_util = 0.195
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 98330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 140823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 56271
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 295424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 4377, 
gpgpu_n_tot_thrd_icount = 35856384
gpgpu_n_tot_w_icount = 1120512
gpgpu_n_stall_shd_mem = 294912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155636
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3162112
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 294912
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:186390	W0_Idle:63343	W0_Scoreboard:1821287	W1:0	W2:0	W3:0	W4:81920	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1038592
single_issue_nums: WS0:280128	WS1:280128	WS2:280128	WS3:280128	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245088 {8:155636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5242880 {40:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6225440 {40:155636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1048576 {8:131072,}
maxmflatency = 694 
max_icnt2mem_latency = 129 
maxmrqlatency = 306 
max_icnt2sh_latency = 33 
averagemflatency = 243 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 2 
mrq_lat_table:45347 	27249 	1429 	2773 	6875 	8158 	3048 	465 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	211676 	74508 	524 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	286343 	106 	258 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	250608 	34101 	1940 	57 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	116 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8        16        16         8         8         6         8        16        16         1         1         1         1 
dram[1]:         8         8         8         8        16        16         8         8         8         8        16        16         1         1         1         2 
dram[2]:         8         8         8         8        16        16         8         8        12         8        16        16         1         1         1         1 
dram[3]:         8         8         8        12        16         8         8         8         8         8        16        12         1         1         1         1 
dram[4]:         8         8         8         8        16        16         4         8         6         8        12        16         2         1         1         1 
dram[5]:         8         8         8         8        15        16         8         8         8         8        14        16         2         1         1         2 
dram[6]:         8         8         8         8        12        16         8         8         8         8        12        12         1         2         1         2 
dram[7]:         8         8         8         8        16        16         8         8         8         8        12        16         1         1         1         1 
dram[8]:         8         8         8         8        16        16         8         8         8         8        16        14         1         1         1         1 
dram[9]:         8         8         8         8        16         9         8         8         8         5         9        16         1         1         1         1 
dram[10]:         8         8         8         8         8        12         8         7         8         8         9        12         1         1         1         1 
dram[11]:         4         8         8        12        12        16         8         8         4         8        16        16         2         1         1         1 
dram[12]:         8         8         8         8        10        16         8         8        12         8        12        16         1         2         2         1 
dram[13]:         8         6         8        12         8        12         8         8         8         8        11        16         1         1         1         1 
dram[14]:         8         8         8        12        12        16         8         8         8         8        12        16         1         1         1         1 
dram[15]:         8         8         8         4        16        16         8         8         8         8        16        11         1         1         1         1 
dram[16]:         8         8         8         8        12        15         8         8         7         8        16        16         1         1         1         1 
dram[17]:         8         8         5         8        16        16         8         8         8         8        16        16         1         1         1         2 
dram[18]:         8         8         8         8        16        16         8         8         4        12        12        16         2         1         2         1 
dram[19]:         8         8         8         8        12        16         8         8         6         8        10        16         1         1         1         2 
dram[20]:         8         8        16         8        16        16         8         8         8         8        12        16         2         1         1         1 
dram[21]:         8         8        16         8        16        16         8         8         8        12        16        16         1         1         2         1 
dram[22]:         8         8         8         8        16        16         8         8         8         8        16        16         1         2         1         1 
dram[23]:         8         8         8         8        16        16         8         8         8         8        16        16         1         1         1         1 
dram[24]:         8         8        12        16        16        16         8         8         8        12        16        13         1         1         1         1 
dram[25]:         8         8        13         8        10        12         8         8         8         8        12        16         1         1         1         1 
dram[26]:         8         8         8         8        16         8         8         8         8         8        12        16         1         1         1         1 
dram[27]:         8         6         8         8         9        16         8         8         8         8        12        16         1         1         1         2 
dram[28]:         8         8         8        16        16        16         8         8         8         8        12        16         1         1         1         1 
dram[29]:         8         8         8         8        16        16         8         8         8         8        16        16         1         1         1         1 
dram[30]:         8         8         8         8        16        16         8         8         8         8        12        16         1         1         1         1 
dram[31]:         8         8         8        12        16         9         8         8         8         8        16         9         1         1         1         1 
maximum service time to same row:
dram[0]:      6333      6159      6254      6224      6314      6313      6200      6203      6220      6216      6176      7765      6328      7870      6280      7778 
dram[1]:      6366      7617      6340      6330      6199      6200      6241      6300      6298      6220      7914      6219      6373      6376      6196      6294 
dram[2]:      6260      6163      6223      6288      6310      7762      6257      6330      6203      6278      6269      7671      6340      6204      6160      6314 
dram[3]:      6167      6211      6353      6220      6286      6195      6290      6256      6277      6324      6223      6310      6370      6238      6266      6203 
dram[4]:      6184      6252      6163      7791      6381      7650      6203      6384      6191      6314      6160      6161      6199      6248      7821      7822 
dram[5]:      6199      6180      6200      6163      6249      6195      6252      6326      6309      6260      6292      6378      7829      7802      7723      6204 
dram[6]:      7605      6250      6191      6268      6179      6238      6310      7697      7647      6261      7777      6252      6345      6175      6240      6180 
dram[7]:      6234      6286      6308      6334      7621      7675      6336      6230      7637      6337      6248      6290      6192      6163      6238      7689 
dram[8]:      6360      7755      6167      6256      6325      6241      6261      6175      6212      6215      7737      6237      6216      7597      6204      6156 
dram[9]:      6212      6320      6366      6163      6285      9094      6204      6341      6306      6196      6284      6317      6326      6216      7813      7774 
dram[10]:      6220      6164      6293      6160      6208      6245      6176      6270      6264      6211      6309      6180      6188      6254      6159      6242 
dram[11]:      6179      6192      6277      6330      6281      6184      8774      6215      7707      6252      6276      6253      6306      6348      6226      9018 
dram[12]:      7834      6242      6357      7741      6179      6180      6324      6215      6199      6301      6216      6183      6159      6220      6288      6321 
dram[13]:      6336      6223      7655      6200      6204      6316      6244      6329      6278      6192      6196      6207      6160      7723      6362      6334 
dram[14]:      6191      6336      6349      6332      6290      6220      7597      6318      6250      6310      6320      6179      6180      6226      7129      7689 
dram[15]:      6286      6195      6199      6156      6362      6236      7707      6262      6196      6204      7817      6176      6183      6192      6326      7118 
dram[16]:      6238      6290      6330      6163      6184      6191      6334      6203      6289      6310      6240      6333      6200      6212      6219      6180 
dram[17]:      6322      7643      6249      6244      6320      6366      7593      6345      6354      6266      6346      6293      7699      7604      6353      6246 
dram[18]:      9183      7597      6204      6248      6207      6184      6183      6159      6246      7944      6241      6187      6215      6278      7714      6211 
dram[19]:      6285      9262      6257      6376      6344      7632      6336      6353      6224      6216      6260      6333      6350      6249      6264      6219 
dram[20]:      6191      6318      6242      6356      6223      6176      6200      6314      7822      9323      6163      6366      6258      6237      6348      6254 
dram[21]:      6219      6314      6191      7701      6285      7757      6385      7714      6196      6207      6203      6290      6330      6176      6164      6340 
dram[22]:      7641      6200      6250      6208      6320      6289      6179      6330      7777      6207      6242      7677      6285      6338      6216      7725 
dram[23]:      6203      6156      6245      6187      6228      6298      6269      6200      6191      7651      6352      6196      6316      6260      6207      6183 
dram[24]:      6292      6234      6330      6370      7651      6208      6236      6220      9172      6380      6180      6204      6167      6196      6246      6384 
dram[25]:      6284      7833      6196      6200      6187      7964      6384      6365      6266      6278      6180      6175      6234      6212      6211      7758 
dram[26]:      6268      6208      6242      6163      6237      6294      6382      6381      6281      7633      6329      9062      6282      6380      7698      7893 
dram[27]:      6164      6233      6215      6240      6292      6195      7604      6274      6250      6188     11968      6236      9122      6329      6317      7667 
dram[28]:      6337      6333      6211      6250      6246      7633      6164      6160      6261      6159      6292      6192      6332      7731      7826      6163 
dram[29]:      6228      7636      7785      6269      6252      6195      6314      6381      6313      6175      6286      6183      6208      7739      6282      6254 
dram[30]:      6200      6226      6309      6199      6164      6336      7806      6207      6234      6333      6192      6191      6302      6205      6250      6277 
dram[31]:      6308      6199      6216      6262      6318      6188      6312      6298      6179      7773      6300      6250      6212      6306      6223      6236 
average row accesses per activate:
dram[0]:  1.075676  1.120690  1.121019  1.095238  1.185792  1.180328  1.098837  1.072626  1.073171  1.102410  1.170732  1.184971  1.000000  1.000000  1.000000  1.000000 
dram[1]:  1.068966  1.103659  1.078652  1.136095  1.128834  1.170068  1.054422  1.113333  1.053763  1.090909  1.143678  1.171053  1.000000  1.000000  1.000000  1.006098 
dram[2]:  1.090323  1.093923  1.098522  1.114286  1.179641  1.250000  1.106918  1.082051  1.139665  1.080402  1.105263  1.145161  1.000000  1.000000  1.000000  1.000000 
dram[3]:  1.083832  1.068966  1.121429  1.128049  1.189543  1.159763  1.059172  1.093333  1.071429  1.104938  1.142857  1.136612  1.000000  1.000000  1.000000  1.000000 
dram[4]:  1.060241  1.093168  1.069930  1.101449  1.151079  1.230216  1.042553  1.068493  1.052326  1.083333  1.125000  1.219178  1.007143  1.000000  1.000000  1.000000 
dram[5]:  1.038674  1.114754  1.099502  1.104167  1.122807  1.130000  1.116959  1.084577  1.071823  1.122807  1.147368  1.222973  1.006098  1.000000  1.000000  1.006493 
dram[6]:  1.095238  1.128205  1.074286  1.128834  1.117977  1.183099  1.080460  1.072993  1.072464  1.096552  1.132911  1.137363  1.000000  1.005952  1.000000  1.005376 
dram[7]:  1.064935  1.097561  1.080925  1.092715  1.155280  1.179641  1.076923  1.088050  1.090278  1.121387  1.172414  1.203704  1.000000  1.000000  1.000000  1.000000 
dram[8]:  1.044304  1.121387  1.077778  1.096970  1.130952  1.158192  1.067485  1.123188  1.064935  1.097701  1.198795  1.202614  1.000000  1.000000  1.000000  1.000000 
dram[9]:  1.086093  1.104294  1.079096  1.098039  1.149733  1.197452  1.080925  1.084337  1.060773  1.081081  1.140704  1.176471  1.000000  1.000000  1.000000  1.000000 
dram[10]:  1.081395  1.074286  1.083871  1.097561  1.164706  1.172414  1.079755  1.048387  1.071823  1.096386  1.173077  1.230216  1.000000  1.000000  1.000000  1.000000 
dram[11]:  1.016304  1.093750  1.121951  1.142012  1.141892  1.175610  1.118881  1.090498  1.029412  1.111732  1.162437  1.152941  1.006993  1.000000  1.000000  1.000000 
dram[12]:  1.101796  1.087805  1.110390  1.140127  1.145078  1.195531  1.067358  1.070175  1.131148  1.117318  1.132275  1.182320  1.000000  1.004854  1.006173  1.000000 
dram[13]:  1.086957  1.063380  1.088542  1.143713  1.179191  1.158940  1.084337  1.102273  1.088398  1.106250  1.156425  1.170213  1.000000  1.000000  1.000000  1.000000 
dram[14]:  1.109890  1.108696  1.097143  1.155280  1.138889  1.213415  1.114094  1.103896  1.122699  1.106742  1.151515  1.240260  1.000000  1.000000  1.000000  1.000000 
dram[15]:  1.093407  1.146853  1.100000  1.055556  1.186046  1.167539  1.040462  1.100719  1.095541  1.114754  1.181250  1.142076  1.000000  1.000000  1.000000  1.000000 
dram[16]:  1.059172  1.132530  1.100559  1.114286  1.124224  1.176768  1.074286  1.076087  1.052326  1.106061  1.192982  1.194595  1.000000  1.000000  1.000000  1.000000 
dram[17]:  1.096386  1.101523  1.053892  1.106383  1.220859  1.190955  1.078212  1.083333  1.109756  1.103261  1.157068  1.171123  1.000000  1.000000  1.000000  1.005405 
dram[18]:  1.059701  1.139535  1.084967  1.233083  1.119318  1.148515  1.092105  1.123656  1.038217  1.128049  1.185430  1.195804  1.007407  1.000000  1.006289  1.000000 
dram[19]:  1.086957  1.092857  1.098592  1.160221  1.171233  1.218182  1.105263  1.113513  1.057692  1.108491  1.132597  1.179348  1.000000  1.000000  1.000000  1.005650 
dram[20]:  1.093407  1.095506  1.175325  1.151163  1.168675  1.168421  1.135135  1.113636  1.088608  1.129252  1.147929  1.207865  1.005319  1.000000  1.000000  1.000000 
dram[21]:  1.086420  1.120000  1.187097  1.190184  1.154762  1.160221  1.127168  1.138728  1.082873  1.123529  1.172619  1.224242  1.000000  1.000000  1.012658  1.000000 
dram[22]:  1.092105  1.075145  1.106250  1.094118  1.185567  1.138889  1.086957  1.090909  1.096774  1.097561  1.187097  1.214815  1.000000  1.006135  1.000000  1.000000 
dram[23]:  1.082353  1.092391  1.102703  1.131868  1.158163  1.205128  1.091398  1.072539  1.124224  1.144828  1.172619  1.200000  1.000000  1.000000  1.000000  1.000000 
dram[24]:  1.117647  1.116022  1.148148  1.175824  1.193939  1.176471  1.079096  1.101852  1.084849  1.178571  1.222973  1.147929  1.000000  1.000000  1.000000  1.000000 
dram[25]:  1.096591  1.138158  1.141176  1.113636  1.181818  1.194118  1.075145  1.115385  1.102439  1.133333  1.160622  1.180412  1.000000  1.000000  1.000000  1.000000 
dram[26]:  1.078313  1.118343  1.110465  1.211180  1.186441  1.184211  1.086420  1.097561  1.102410  1.143713  1.180124  1.281046  1.000000  1.000000  1.000000  1.000000 
dram[27]:  1.063107  1.074713  1.119761  1.136905  1.174359  1.220859  1.103659  1.098592  1.103093  1.117647  1.145455  1.260563  1.000000  1.000000  1.000000  1.006410 
dram[28]:  1.074713  1.122699  1.081340  1.150235  1.168421  1.185930  1.087912  1.096774  1.056818  1.099057  1.161850  1.197044  1.000000  1.000000  1.000000  1.000000 
dram[29]:  1.049020  1.151899  1.100000  1.144444  1.191617  1.173913  1.094972  1.069652  1.104294  1.118343  1.188235  1.191860  1.000000  1.000000  1.000000  1.000000 
dram[30]:  1.116667  1.106250  1.105820  1.144578  1.175000  1.166667  1.115607  1.067308  1.088398  1.150000  1.156425  1.217687  1.000000  1.000000  1.000000  1.000000 
dram[31]:  1.113636  1.144330  1.114754  1.153846  1.183246  1.207792  1.100000  1.095506  1.116022  1.136364  1.173653  1.163158  1.000000  1.000000  1.000000  1.000000 
average row locality = 95350/87114 = 1.094543
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       153       140       177       171       174       145       153       141       146       159       155       137       118       119       124 
dram[1]:       127       144       146       159       146       136       117       135       148       135       160       140       149       121       125       126 
dram[2]:       133       151       173       154       152       164       142       158       164       160       150       165       134       138       127       127 
dram[3]:       142       147       134       149       146       161       143       129       117       144       162       169       138        99       123       114 
dram[4]:       138       136       122       123       133       146       119       126       151       148       131       140       115       131       132       135 
dram[5]:       147       157       172       161       148       175       150       168       148       154       166       142       127       131       115       116 
dram[6]:       135       147       151       147       162       138       145       123       114       128       142       160       113       131       137       139 
dram[7]:       133       176       148       133       154       159       145       135       129       152       139       156       117       129       142       124 
dram[8]:       133       161       152       139       153       166       136       118       137       153       162       152       122       129       106       114 
dram[9]:       126       141       154       170       170       158       148       145       149       151       179       178       127       123        92       114 
dram[10]:       143       148       128       172       154       138       139       156       159       143       151       141       140       118       134       135 
dram[11]:       148       169       149       154       133       188       129       178       142       152       178       153       112       128       123       113 
dram[12]:       148       163       139       148       173       168       153       177       165       155       166       170       145       151       124       124 
dram[13]:       138       126       162       157       163       140       140       154       152       140       164       166       132       120       121       122 
dram[14]:       155       161       152       150       163       161       136       137       147       156       153       157       142       131       117       119 
dram[15]:       149       131       169       142       164       173       144       122       141       161       156       163       132       125       114       128 
dram[16]:       142       152       153       150       142       189       153       142       142       169       160       170       123       155       138       130 
dram[17]:       150       169       135       160       168       191       151       136       142       155       175       173       108       114       119       138 
dram[18]:       116       157       135       135       162       183       137       159       124       152       149       137       111       133       122       122 
dram[19]:       140       119       126       164       135       168       119       163       136       172       162       169       128       155       135       133 
dram[20]:       157       155       149       163       153       184       143       154       141       129       149       170       140       116       120       122 
dram[21]:       137       139       147       156       157       164       160       155       151       149       156       162       115       122       131       135 
dram[22]:       132       147       140       150       184       159       139       137       162       173       149       128       133       127       128       127 
dram[23]:       148       155       156       159       179       185       157       164       141       132       157       164       129       123       128       140 
dram[24]:       141       153       153       168       161       180       148       183       146       153       145       150       127       136       130       143 
dram[25]:       151       139       159       152       164       169       141       157       171       137       179       180       117       127       124       116 
dram[26]:       139       143       151       157       172       177       136       172       142       152       155       161       117       147       129       142 
dram[27]:       165       145       145       150       183       167       138       124       167       154       156       149       120       133       121       125 
dram[28]:       146       140       177       187       176       181       153       174       136       171       155       196       149       125       130       134 
dram[29]:       163       138       171       160       160       197       148       160       139       146       158       170       128       126       136       114 
dram[30]:       151       137       168       147       151       186       145       171       157       133       163       151       131       134       132       137 
dram[31]:       151       175       161       166       170       144       155       155       161       153       163       177       119       126       131       123 
total dram reads = 74869
bank skew: 197/92 = 2.14
chip skew: 2530/2126 = 1.19
number of total write accesses:
dram[0]:        82        84        72       106        92        84        88        78        70        74        66       100        86        84        80        82 
dram[1]:        56        74        92        66        76        72        76        64        96        42        78        76        92        56        66        78 
dram[2]:        72        94       100        82        90        62        68       106        80       110        78        96        94        80        76        76 
dram[3]:        78        78        46        72        72        70        72        70        66        70        76        78        72        60        72        64 
dram[4]:        76        80        62        58        54        50        56        60        60        68        62        76        52        62        78        64 
dram[5]:        82        94        98       102        88       102        82       100        92        76       104        78        76        62        62        78 
dram[6]:        52        58        76        74        74        60        86        48        68        62        74        94        64        76        74        96 
dram[7]:        64        98        78        64        64        76       102        76        56        84        62        78        64        68        84        86 
dram[8]:        64        66        84        84        74        78        76        74        54        76        74        64        76        60        72        60 
dram[9]:        76        80        74       108        90        60        78        70        86        98        96        84        86        88        42        60 
dram[10]:        86        80        80       106        88        64        74        78        70        78        64        60        86        78        84        86 
dram[11]:        78        82        70        78        74       106        62       126        66        94       102        86        66        88        66        78 
dram[12]:        72       120        64        62        96        92       106       134        84        90        96        88       120       112        78        82 
dram[13]:        74        50        94        68        82        70        80        80        90        74        86       108        92        58        64        62 
dram[14]:        94        86        80        72        84        76        60        66        72        82        74        68       100        80        64        66 
dram[15]:       100        66       104        58        80       100        72        62        62        86        66        92        98        68        64        70 
dram[16]:        74        72        88        90        78        88        70       112        78       100        88       102        82       108        86        94 
dram[17]:        64        96        82        96        62        92        84        92        80        96        92        92        60        70        82        96 
dram[18]:        52        78        62        58        70        98        58       100        78        66        60        68        50        70        76        72 
dram[19]:        70        68        60        92        72        66        56        86        58       126        86        96        60       106        70        90 
dram[20]:        84        80        64        70        82        76        50        84        62        74        90        90        98        66        82        82 
dram[21]:        78        58        74        76        74        92        70        84        90        84        82        80        80        70        58        88 
dram[22]:        68        78        74        72        92        92        72        62        84       104        70        72        76        74        98        80 
dram[23]:        72        92        96        94        96       100        92        88        80        68        80       104        92        78        62        74 
dram[24]:        60        98        66        92        72        80        86       110        66        90        72        88        92       114        74       100 
dram[25]:        84        68        70        88        88        68        90        92       110        66        90        98        74        78        66        52 
dram[26]:        80        94        80        76        76        96        80       108        82        78        70        70        58        88        68        82 
dram[27]:       108        84        86        82        92        64        86        64        94        72        66        60        68        80        78        64 
dram[28]:        82        88        98       118        92       110        90       128       100       124        92        94       106        80        86        94 
dram[29]:       102        88        76        94        78        92        96       110        82        86        88        70        86        78        80        70 
dram[30]:       100        80        82        86        74       104        96       102        80        56        88        56        86        98        76        98 
dram[31]:        90        94        86        88       112        84        86        80        82        94        66        88        72        82        96        70 
total dram writes = 40996
bank skew: 134/42 = 3.19
chip skew: 1582/1018 = 1.55
average mf latency per bank:
dram[0]:        639       598       607       584       568       588       588       638       654       623       629       524       591       562       575       583
dram[1]:        688       622       592       643       606       591       618       635       603       732       613       580       598       657       629       595
dram[2]:        632       579       591       604       566       606       645       567       614       563       621       563       565       612       608       603
dram[3]:        628       627       702       619       594       623       664       621       635       631       621       620       636       599       614       616
dram[4]:        641       609       655       654       653       637       693       667       708       658       637       550       665       656       605       654
dram[5]:        648       582       597       570       581       576       602       593       599       619       554       550       603       659       630       575
dram[6]:        702       661       640       616       640       624       603       709       620       645       609       570       614       610       627       571
dram[7]:        665       601       634       647       638       602       566       623       670       593       621       576       622       634       613       571
dram[8]:        681       654       620       589       625       605       633       572       710       635       596       610       597       659       573       629
dram[9]:        601       604       649       572       584       627       636       654       625       573       591       601       575       562       665       631
dram[10]:        604       624       598       573       561       611       629       657       668       612       618       600       596       580       601       590
dram[11]:        673       637       623       597       591       553       631       545       687       574       558       577       607       571       628       572
dram[12]:        638       549       644       632       577       557       573       551       601       591       579       579       530       553       592       580
dram[13]:        627       707       600       631       582       602       613       621       607       615       584       531       570       646       631       640
dram[14]:        577       602       617       608       601       575       649       636       617       609       606       590       565       600       622       619
dram[15]:        564       606       574       696       587       557       674       636       667       612       618       569       553       623       616       624
dram[16]:        652       630       600       574       595       593       663       541       633       582       557       536       582       571       596       560
dram[17]:        663       594       612       578       623       580       619       578       607       570       585       574       621       596       574       573
dram[18]:        700       606       662       593       645       586       674       560       620       646       628       580       665       631       593       606
dram[19]:        642       610       650       572       581       611       657       608       692       527       597       556       657       574       634       573
dram[20]:        614       620       630       620       573       625       694       596       668       584       563       556       566       615       575       580
dram[21]:        613       663       587       581       611       569       644       584       607       595       580       569       569       612       668       590
dram[22]:        634       628       614       639       575       580       635       661       625       581       602       549       616       609       547       592
dram[23]:        650       598       575       576       573       553       596       627       585       603       589       520       564       590       650       630
dram[24]:        660       567       629       563       601       613       610       581       664       546       570       565       567       523       616       566
dram[25]:        606       616       629       587       568       625       592       582       562       617       587       555       590       595       631       666
dram[26]:        615       558       606       568       604       557       606       572       595       597       607       562       644       608       631       612
dram[27]:        588       612       577       583       584       614       580       633       592       630       638       597       615       602       587       639
dram[28]:        624       564       610       545       575       536       593       538       570       540       556       577       569       586       582       569
dram[29]:        606       546       642       559       589       595       573       573       591       584       558       619       576       599       611       596
dram[30]:        557       594       629       570       594       568       556       604       628       652       577       625       586       560       612       564
dram[31]:        579       585       603       584       517       548       609       623       613       561       633       589       600       586       557       614
maximum mf latency per bank:
dram[0]:        654       523       503       485       599       501       588       537       572       520       529       495       477       460       497       534
dram[1]:        500       473       538       475       471       496       480       500       510       559       598       507       533       537       501       499
dram[2]:        516       456       537       505       512       606       593       503       575       510       535       502       491       509       490       475
dram[3]:        608       472       529       481       468       552       664       475       591       482       547       479       563       487       478       527
dram[4]:        612       494       459       495       492       520       498       490       523       501       476       477       527       518       519       477
dram[5]:        511       525       506       526       531       500       551       524       558       484       578       469       485       485       584       498
dram[6]:        536       482       529       503       589       485       479       555       472       442       512       548       485       545       523       513
dram[7]:        513       535       543       518       503       494       519       523       499       529       546       535       510       463       558       579
dram[8]:        528       498       517       554       564       483       622       502       467       576       528       542       487       497       614       476
dram[9]:        509       484       492       660       498       471       566       495       514       523       550       577       515       557       481       512
dram[10]:        534       495       631       519       470       458       548       525       476       445       489       489       568       487       529       532
dram[11]:        485       508       531       574       494       469       498       519       483       512       522       516       497       514       534       509
dram[12]:        563       568       488       455       579       534       503       599       502       679       550       481       521       486       516       530
dram[13]:        570       467       494       502       462       502       481       511       510       519       497       522       515       485       516       495
dram[14]:        563       463       482       549       644       479       488       516       474       554       521       506       479       511       528       482
dram[15]:        499       448       490       480       487       469       564       515       536       488       522       492       526       537       480       486
dram[16]:        676       547       500       547       520       525       496       507       468       503       511       476       573       550       499       490
dram[17]:        516       493       484       548       499       513       519       551       483       493       526       470       515       502       501       610
dram[18]:        535       471       501       531       535       554       449       570       460       525       556       494       504       522       549       513
dram[19]:        498       497       515       530       500       506       504       547       539       555       524       585       553       533       466       480
dram[20]:        493       531       461       498       507       483       478       531       462       522       517       491       507       507       467       577
dram[21]:        548       529       511       527       505       564       508       487       538       514       596       518       526       557       553       519
dram[22]:        473       494       479       542       533       516       501       479       541       466       527       476       582       488       546       526
dram[23]:        496       524       553       634       548       518       527       589       498       537       545       488       467       497       512       491
dram[24]:        496       616       482       548       561       507       504       528       495       588       491       523       580       477       568       489
dram[25]:        505       486       522       546       517       489       534       503       470       448       551       502       589       472       500       473
dram[26]:        520       479       507       482       495       471       550       542       465       611       463       489       493       604       509       498
dram[27]:        535       541       457       500       529       465       461       484       485       638       494       518       528       505       585       585
dram[28]:        582       518       535       500       574       485       559       525       524       511       482       530       694       456       526       578
dram[29]:        490       539       504       525       564       508       504       559       515       632       567       626       509       527       510       509
dram[30]:        531       588       508       495       547       525       530       523       549       550       499       491       504       576       507       547
dram[31]:        525       536       623       514       524       558       483       558       498       563       547       498       474       573       526       513
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70617 n_act=2774 n_pre=2758 n_ref_event=0 n_req=3034 n_rd=2370 n_rd_L2_A=0 n_write=0 n_wr_bk=1328 bw_util=0.04659
n_activity=40875 dram_eff=0.09047
bk0: 158a 73659i bk1: 153a 74059i bk2: 140a 74563i bk3: 177a 72756i bk4: 171a 73602i bk5: 174a 73619i bk6: 145a 73908i bk7: 153a 73886i bk8: 141a 74166i bk9: 146a 74405i bk10: 159a 74373i bk11: 155a 73799i bk12: 137a 73801i bk13: 118a 74363i bk14: 119a 74608i bk15: 124a 74107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.085695
Row_Buffer_Locality_read = 0.109283
Row_Buffer_Locality_write = 0.001506
Bank_Level_Parallism = 2.672098
Bank_Level_Parallism_Col = 1.792064
Bank_Level_Parallism_Ready = 1.187939
write_to_read_ratio_blp_rw_average = 0.314689
GrpLevelPara = 1.507422 

BW Util details:
bwutil = 0.046594 
total_CMD = 79366 
util_bw = 3698 
Wasted_Col = 20918 
Wasted_Row = 8772 
Idle = 45978 

BW Util Bottlenecks: 
RCDc_limit = 22941 
RCDWRc_limit = 5190 
WTRc_limit = 2398 
RTWc_limit = 8633 
CCDLc_limit = 1701 
rwq = 0 
CCDLc_limit_alone = 1143 
WTRc_limit_alone = 2165 
RTWc_limit_alone = 8308 

Commands details: 
total_CMD = 79366 
n_nop = 70617 
Read = 2370 
Write = 0 
L2_Alloc = 0 
L2_WB = 1328 
n_act = 2774 
n_pre = 2758 
n_ref = 0 
n_req = 3034 
total_req = 3698 

Dual Bus Interface Util: 
issued_total_row = 5532 
issued_total_col = 3698 
Row_Bus_Util =  0.069702 
CoL_Bus_Util = 0.046594 
Either_Row_CoL_Bus_Util = 0.110236 
Issued_on_Two_Bus_Simul_Util = 0.006061 
issued_two_Eff = 0.054978 
queue_avg = 0.235491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.235491
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71271 n_act=2584 n_pre=2568 n_ref_event=0 n_req=2794 n_rd=2214 n_rd_L2_A=0 n_write=0 n_wr_bk=1160 bw_util=0.04251
n_activity=39430 dram_eff=0.08557
bk0: 127a 75023i bk1: 144a 74318i bk2: 146a 73915i bk3: 159a 74073i bk4: 146a 74176i bk5: 136a 74603i bk6: 117a 74771i bk7: 135a 74955i bk8: 148a 73513i bk9: 135a 75211i bk10: 160a 74089i bk11: 140a 74650i bk12: 149a 73187i bk13: 121a 74903i bk14: 125a 74642i bk15: 126a 74389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075161
Row_Buffer_Locality_read = 0.094851
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.606650
Bank_Level_Parallism_Col = 1.757387
Bank_Level_Parallism_Ready = 1.166271
write_to_read_ratio_blp_rw_average = 0.301711
GrpLevelPara = 1.512357 

BW Util details:
bwutil = 0.042512 
total_CMD = 79366 
util_bw = 3374 
Wasted_Col = 19842 
Wasted_Row = 8331 
Idle = 47819 

BW Util Bottlenecks: 
RCDc_limit = 21866 
RCDWRc_limit = 4597 
WTRc_limit = 2049 
RTWc_limit = 7906 
CCDLc_limit = 1458 
rwq = 0 
CCDLc_limit_alone = 989 
WTRc_limit_alone = 1898 
RTWc_limit_alone = 7588 

Commands details: 
total_CMD = 79366 
n_nop = 71271 
Read = 2214 
Write = 0 
L2_Alloc = 0 
L2_WB = 1160 
n_act = 2584 
n_pre = 2568 
n_ref = 0 
n_req = 2794 
total_req = 3374 

Dual Bus Interface Util: 
issued_total_row = 5152 
issued_total_col = 3374 
Row_Bus_Util =  0.064914 
CoL_Bus_Util = 0.042512 
Either_Row_CoL_Bus_Util = 0.101996 
Issued_on_Two_Bus_Simul_Util = 0.005431 
issued_two_Eff = 0.053243 
queue_avg = 0.196155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.196155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70561 n_act=2815 n_pre=2799 n_ref_event=0 n_req=3074 n_rd=2392 n_rd_L2_A=0 n_write=0 n_wr_bk=1364 bw_util=0.04733
n_activity=40237 dram_eff=0.09335
bk0: 133a 74616i bk1: 151a 73677i bk2: 173a 72874i bk3: 154a 73906i bk4: 152a 74122i bk5: 164a 74356i bk6: 142a 74389i bk7: 158a 73108i bk8: 164a 73865i bk9: 160a 72875i bk10: 150a 74120i bk11: 165a 73407i bk12: 134a 73953i bk13: 138a 73770i bk14: 127a 74362i bk15: 127a 74218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084255
Row_Buffer_Locality_read = 0.108278
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.755757
Bank_Level_Parallism_Col = 1.800348
Bank_Level_Parallism_Ready = 1.158413
write_to_read_ratio_blp_rw_average = 0.310982
GrpLevelPara = 1.531810 

BW Util details:
bwutil = 0.047325 
total_CMD = 79366 
util_bw = 3756 
Wasted_Col = 20675 
Wasted_Row = 8704 
Idle = 46231 

BW Util Bottlenecks: 
RCDc_limit = 23050 
RCDWRc_limit = 5304 
WTRc_limit = 2421 
RTWc_limit = 8390 
CCDLc_limit = 1702 
rwq = 0 
CCDLc_limit_alone = 1195 
WTRc_limit_alone = 2212 
RTWc_limit_alone = 8092 

Commands details: 
total_CMD = 79366 
n_nop = 70561 
Read = 2392 
Write = 0 
L2_Alloc = 0 
L2_WB = 1364 
n_act = 2815 
n_pre = 2799 
n_ref = 0 
n_req = 3074 
total_req = 3756 

Dual Bus Interface Util: 
issued_total_row = 5614 
issued_total_col = 3756 
Row_Bus_Util =  0.070736 
CoL_Bus_Util = 0.047325 
Either_Row_CoL_Bus_Util = 0.110942 
Issued_on_Two_Bus_Simul_Util = 0.007119 
issued_two_Eff = 0.064168 
queue_avg = 0.280372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.280372
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71347 n_act=2553 n_pre=2537 n_ref_event=0 n_req=2774 n_rd=2217 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.042
n_activity=40107 dram_eff=0.0831
bk0: 142a 74197i bk1: 147a 74010i bk2: 134a 75165i bk3: 149a 74291i bk4: 146a 74677i bk5: 161a 74197i bk6: 143a 74296i bk7: 129a 74813i bk8: 117a 75230i bk9: 144a 74550i bk10: 162a 73997i bk11: 169a 73860i bk12: 138a 74077i bk13: 99a 75402i bk14: 123a 74483i bk15: 114a 74998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.079668
Row_Buffer_Locality_read = 0.099684
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.499907
Bank_Level_Parallism_Col = 1.692797
Bank_Level_Parallism_Ready = 1.156316
write_to_read_ratio_blp_rw_average = 0.284851
GrpLevelPara = 1.456909 

BW Util details:
bwutil = 0.041995 
total_CMD = 79366 
util_bw = 3333 
Wasted_Col = 20040 
Wasted_Row = 8783 
Idle = 47210 

BW Util Bottlenecks: 
RCDc_limit = 21865 
RCDWRc_limit = 4452 
WTRc_limit = 1891 
RTWc_limit = 7167 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 960 
WTRc_limit_alone = 1734 
RTWc_limit_alone = 6900 

Commands details: 
total_CMD = 79366 
n_nop = 71347 
Read = 2217 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 2553 
n_pre = 2537 
n_ref = 0 
n_req = 2774 
total_req = 3333 

Dual Bus Interface Util: 
issued_total_row = 5090 
issued_total_col = 3333 
Row_Bus_Util =  0.064133 
CoL_Bus_Util = 0.041995 
Either_Row_CoL_Bus_Util = 0.101038 
Issued_on_Two_Bus_Simul_Util = 0.005090 
issued_two_Eff = 0.050380 
queue_avg = 0.224819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.224819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71678 n_act=2443 n_pre=2427 n_ref_event=0 n_req=2635 n_rd=2126 n_rd_L2_A=0 n_write=0 n_wr_bk=1018 bw_util=0.03961
n_activity=39150 dram_eff=0.08031
bk0: 138a 74152i bk1: 136a 74472i bk2: 122a 75100i bk3: 123a 75270i bk4: 133a 75295i bk5: 146a 75317i bk6: 119a 75146i bk7: 126a 74974i bk8: 151a 74176i bk9: 148a 74453i bk10: 131a 75030i bk11: 140a 74796i bk12: 115a 75105i bk13: 131a 74428i bk14: 132a 74091i bk15: 135a 74324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.072865
Row_Buffer_Locality_read = 0.090310
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.463449
Bank_Level_Parallism_Col = 1.684425
Bank_Level_Parallism_Ready = 1.152036
write_to_read_ratio_blp_rw_average = 0.290003
GrpLevelPara = 1.458372 

BW Util details:
bwutil = 0.039614 
total_CMD = 79366 
util_bw = 3144 
Wasted_Col = 19273 
Wasted_Row = 8581 
Idle = 48368 

BW Util Bottlenecks: 
RCDc_limit = 21213 
RCDWRc_limit = 4097 
WTRc_limit = 1683 
RTWc_limit = 6927 
CCDLc_limit = 1321 
rwq = 0 
CCDLc_limit_alone = 905 
WTRc_limit_alone = 1533 
RTWc_limit_alone = 6661 

Commands details: 
total_CMD = 79366 
n_nop = 71678 
Read = 2126 
Write = 0 
L2_Alloc = 0 
L2_WB = 1018 
n_act = 2443 
n_pre = 2427 
n_ref = 0 
n_req = 2635 
total_req = 3144 

Dual Bus Interface Util: 
issued_total_row = 4870 
issued_total_col = 3144 
Row_Bus_Util =  0.061361 
CoL_Bus_Util = 0.039614 
Either_Row_CoL_Bus_Util = 0.096868 
Issued_on_Two_Bus_Simul_Util = 0.004108 
issued_two_Eff = 0.042404 
queue_avg = 0.172631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.172631
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70507 n_act=2816 n_pre=2800 n_ref_event=0 n_req=3065 n_rd=2377 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.04729
n_activity=41580 dram_eff=0.09026
bk0: 147a 73791i bk1: 157a 73593i bk2: 172a 73003i bk3: 161a 73264i bk4: 148a 73939i bk5: 175a 73073i bk6: 150a 73985i bk7: 168a 72986i bk8: 148a 73686i bk9: 154a 74254i bk10: 166a 73544i bk11: 142a 74926i bk12: 127a 74316i bk13: 131a 74348i bk14: 115a 74847i bk15: 116a 74620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081240
Row_Buffer_Locality_read = 0.104754
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.673482
Bank_Level_Parallism_Col = 1.769845
Bank_Level_Parallism_Ready = 1.164935
write_to_read_ratio_blp_rw_average = 0.308660
GrpLevelPara = 1.516795 

BW Util details:
bwutil = 0.047287 
total_CMD = 79366 
util_bw = 3753 
Wasted_Col = 21090 
Wasted_Row = 9100 
Idle = 45423 

BW Util Bottlenecks: 
RCDc_limit = 23088 
RCDWRc_limit = 5392 
WTRc_limit = 2500 
RTWc_limit = 8343 
CCDLc_limit = 1748 
rwq = 0 
CCDLc_limit_alone = 1175 
WTRc_limit_alone = 2270 
RTWc_limit_alone = 8000 

Commands details: 
total_CMD = 79366 
n_nop = 70507 
Read = 2377 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 2816 
n_pre = 2800 
n_ref = 0 
n_req = 3065 
total_req = 3753 

Dual Bus Interface Util: 
issued_total_row = 5616 
issued_total_col = 3753 
Row_Bus_Util =  0.070761 
CoL_Bus_Util = 0.047287 
Either_Row_CoL_Bus_Util = 0.111622 
Issued_on_Two_Bus_Simul_Util = 0.006426 
issued_two_Eff = 0.057569 
queue_avg = 0.268452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.268452
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71321 n_act=2568 n_pre=2552 n_ref_event=0 n_req=2779 n_rd=2212 n_rd_L2_A=0 n_write=0 n_wr_bk=1136 bw_util=0.04218
n_activity=39476 dram_eff=0.08481
bk0: 135a 75036i bk1: 147a 74432i bk2: 151a 73981i bk3: 147a 74142i bk4: 162a 73761i bk5: 138a 74943i bk6: 145a 73850i bk7: 123a 75281i bk8: 114a 74979i bk9: 128a 75039i bk10: 142a 74392i bk11: 160a 73754i bk12: 113a 74890i bk13: 131a 74079i bk14: 137a 74157i bk15: 139a 73629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.075927
Row_Buffer_Locality_read = 0.095389
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.610558
Bank_Level_Parallism_Col = 1.778580
Bank_Level_Parallism_Ready = 1.194444
write_to_read_ratio_blp_rw_average = 0.295356
GrpLevelPara = 1.517188 

BW Util details:
bwutil = 0.042184 
total_CMD = 79366 
util_bw = 3348 
Wasted_Col = 19690 
Wasted_Row = 8484 
Idle = 47844 

BW Util Bottlenecks: 
RCDc_limit = 21908 
RCDWRc_limit = 4474 
WTRc_limit = 1875 
RTWc_limit = 8437 
CCDLc_limit = 1417 
rwq = 0 
CCDLc_limit_alone = 965 
WTRc_limit_alone = 1730 
RTWc_limit_alone = 8130 

Commands details: 
total_CMD = 79366 
n_nop = 71321 
Read = 2212 
Write = 0 
L2_Alloc = 0 
L2_WB = 1136 
n_act = 2568 
n_pre = 2552 
n_ref = 0 
n_req = 2779 
total_req = 3348 

Dual Bus Interface Util: 
issued_total_row = 5120 
issued_total_col = 3348 
Row_Bus_Util =  0.064511 
CoL_Bus_Util = 0.042184 
Either_Row_CoL_Bus_Util = 0.101366 
Issued_on_Two_Bus_Simul_Util = 0.005330 
issued_two_Eff = 0.052579 
queue_avg = 0.218885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.218885
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71086 n_act=2639 n_pre=2623 n_ref_event=0 n_req=2872 n_rd=2271 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.04378
n_activity=40269 dram_eff=0.08629
bk0: 133a 74505i bk1: 176a 73066i bk2: 148a 73941i bk3: 133a 74835i bk4: 154a 74513i bk5: 159a 74293i bk6: 145a 73544i bk7: 135a 74453i bk8: 129a 74921i bk9: 152a 74033i bk10: 139a 74886i bk11: 156a 74216i bk12: 117a 74937i bk13: 129a 74365i bk14: 142a 73656i bk15: 124a 74035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081128
Row_Buffer_Locality_read = 0.102598
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.615944
Bank_Level_Parallism_Col = 1.772767
Bank_Level_Parallism_Ready = 1.170072
write_to_read_ratio_blp_rw_average = 0.300504
GrpLevelPara = 1.517534 

BW Util details:
bwutil = 0.043784 
total_CMD = 79366 
util_bw = 3475 
Wasted_Col = 20055 
Wasted_Row = 8783 
Idle = 47053 

BW Util Bottlenecks: 
RCDc_limit = 22197 
RCDWRc_limit = 4777 
WTRc_limit = 2039 
RTWc_limit = 8125 
CCDLc_limit = 1521 
rwq = 0 
CCDLc_limit_alone = 1087 
WTRc_limit_alone = 1900 
RTWc_limit_alone = 7830 

Commands details: 
total_CMD = 79366 
n_nop = 71086 
Read = 2271 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2639 
n_pre = 2623 
n_ref = 0 
n_req = 2872 
total_req = 3475 

Dual Bus Interface Util: 
issued_total_row = 5262 
issued_total_col = 3475 
Row_Bus_Util =  0.066300 
CoL_Bus_Util = 0.043784 
Either_Row_CoL_Bus_Util = 0.104327 
Issued_on_Two_Bus_Simul_Util = 0.005758 
issued_two_Eff = 0.055193 
queue_avg = 0.233727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.233727
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71327 n_act=2574 n_pre=2558 n_ref_event=0 n_req=2801 n_rd=2233 n_rd_L2_A=0 n_write=0 n_wr_bk=1136 bw_util=0.04245
n_activity=39882 dram_eff=0.08447
bk0: 133a 74581i bk1: 161a 74193i bk2: 152a 73933i bk3: 139a 73963i bk4: 153a 74043i bk5: 166a 73873i bk6: 136a 74353i bk7: 118a 75146i bk8: 137a 74719i bk9: 153a 74044i bk10: 162a 74173i bk11: 152a 74668i bk12: 122a 74547i bk13: 129a 74456i bk14: 106a 74961i bk15: 114a 75176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.081042
Row_Buffer_Locality_read = 0.101657
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.560405
Bank_Level_Parallism_Col = 1.741882
Bank_Level_Parallism_Ready = 1.155833
write_to_read_ratio_blp_rw_average = 0.290087
GrpLevelPara = 1.495682 

BW Util details:
bwutil = 0.042449 
total_CMD = 79366 
util_bw = 3369 
Wasted_Col = 19753 
Wasted_Row = 8837 
Idle = 47407 

BW Util Bottlenecks: 
RCDc_limit = 21885 
RCDWRc_limit = 4414 
WTRc_limit = 1884 
RTWc_limit = 7478 
CCDLc_limit = 1467 
rwq = 0 
CCDLc_limit_alone = 971 
WTRc_limit_alone = 1709 
RTWc_limit_alone = 7157 

Commands details: 
total_CMD = 79366 
n_nop = 71327 
Read = 2233 
Write = 0 
L2_Alloc = 0 
L2_WB = 1136 
n_act = 2574 
n_pre = 2558 
n_ref = 0 
n_req = 2801 
total_req = 3369 

Dual Bus Interface Util: 
issued_total_row = 5132 
issued_total_col = 3369 
Row_Bus_Util =  0.064662 
CoL_Bus_Util = 0.042449 
Either_Row_CoL_Bus_Util = 0.101290 
Issued_on_Two_Bus_Simul_Util = 0.005821 
issued_two_Eff = 0.057470 
queue_avg = 0.248709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.248709
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70823 n_act=2724 n_pre=2708 n_ref_event=0 n_req=2962 n_rd=2325 n_rd_L2_A=0 n_write=0 n_wr_bk=1276 bw_util=0.04537
n_activity=40349 dram_eff=0.08925
bk0: 126a 74667i bk1: 141a 74351i bk2: 154a 74131i bk3: 170a 72858i bk4: 170a 73685i bk5: 158a 74792i bk6: 148a 73987i bk7: 145a 74118i bk8: 149a 73771i bk9: 151a 73545i bk10: 179a 73113i bk11: 178a 73710i bk12: 127a 73987i bk13: 123a 74167i bk14: 92a 76053i bk15: 114a 74946i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080351
Row_Buffer_Locality_read = 0.102366
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.613311
Bank_Level_Parallism_Col = 1.744197
Bank_Level_Parallism_Ready = 1.155512
write_to_read_ratio_blp_rw_average = 0.309907
GrpLevelPara = 1.492440 

BW Util details:
bwutil = 0.045372 
total_CMD = 79366 
util_bw = 3601 
Wasted_Col = 20755 
Wasted_Row = 8911 
Idle = 46099 

BW Util Bottlenecks: 
RCDc_limit = 22651 
RCDWRc_limit = 5092 
WTRc_limit = 2105 
RTWc_limit = 8196 
CCDLc_limit = 1603 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 1939 
RTWc_limit_alone = 7905 

Commands details: 
total_CMD = 79366 
n_nop = 70823 
Read = 2325 
Write = 0 
L2_Alloc = 0 
L2_WB = 1276 
n_act = 2724 
n_pre = 2708 
n_ref = 0 
n_req = 2962 
total_req = 3601 

Dual Bus Interface Util: 
issued_total_row = 5432 
issued_total_col = 3601 
Row_Bus_Util =  0.068442 
CoL_Bus_Util = 0.045372 
Either_Row_CoL_Bus_Util = 0.107641 
Issued_on_Two_Bus_Simul_Util = 0.006174 
issued_two_Eff = 0.057357 
queue_avg = 0.274072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.274072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70896 n_act=2707 n_pre=2691 n_ref_event=0 n_req=2930 n_rd=2299 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.04487
n_activity=40473 dram_eff=0.08798
bk0: 143a 74121i bk1: 148a 74019i bk2: 128a 74707i bk3: 172a 73056i bk4: 154a 74193i bk5: 138a 75037i bk6: 139a 74201i bk7: 156a 73574i bk8: 159a 73817i bk9: 143a 74333i bk10: 151a 74654i bk11: 141a 75219i bk12: 140a 73750i bk13: 118a 74529i bk14: 134a 73793i bk15: 135a 73881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.076109
Row_Buffer_Locality_read = 0.096999
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.606171
Bank_Level_Parallism_Col = 1.738963
Bank_Level_Parallism_Ready = 1.150239
write_to_read_ratio_blp_rw_average = 0.307582
GrpLevelPara = 1.502266 

BW Util details:
bwutil = 0.044868 
total_CMD = 79366 
util_bw = 3561 
Wasted_Col = 20510 
Wasted_Row = 8890 
Idle = 46405 

BW Util Bottlenecks: 
RCDc_limit = 22503 
RCDWRc_limit = 4962 
WTRc_limit = 2274 
RTWc_limit = 7628 
CCDLc_limit = 1617 
rwq = 0 
CCDLc_limit_alone = 1138 
WTRc_limit_alone = 2084 
RTWc_limit_alone = 7339 

Commands details: 
total_CMD = 79366 
n_nop = 70896 
Read = 2299 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 2707 
n_pre = 2691 
n_ref = 0 
n_req = 2930 
total_req = 3561 

Dual Bus Interface Util: 
issued_total_row = 5398 
issued_total_col = 3561 
Row_Bus_Util =  0.068014 
CoL_Bus_Util = 0.044868 
Either_Row_CoL_Bus_Util = 0.106721 
Issued_on_Two_Bus_Simul_Util = 0.006161 
issued_two_Eff = 0.057733 
queue_avg = 0.234559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.234559
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70668 n_act=2765 n_pre=2749 n_ref_event=0 n_req=3008 n_rd=2349 n_rd_L2_A=0 n_write=0 n_wr_bk=1322 bw_util=0.04625
n_activity=41189 dram_eff=0.08913
bk0: 148a 73710i bk1: 169a 73437i bk2: 149a 74524i bk3: 154a 74167i bk4: 133a 74740i bk5: 188a 72864i bk6: 129a 75005i bk7: 178a 72317i bk8: 142a 74182i bk9: 152a 73644i bk10: 178a 73101i bk11: 153a 74220i bk12: 112a 74954i bk13: 128a 73955i bk14: 123a 74516i bk15: 113a 74586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080785
Row_Buffer_Locality_read = 0.103023
Row_Buffer_Locality_write = 0.001517
Bank_Level_Parallism = 2.648660
Bank_Level_Parallism_Col = 1.784573
Bank_Level_Parallism_Ready = 1.178970
write_to_read_ratio_blp_rw_average = 0.319056
GrpLevelPara = 1.512919 

BW Util details:
bwutil = 0.046254 
total_CMD = 79366 
util_bw = 3671 
Wasted_Col = 20956 
Wasted_Row = 8953 
Idle = 45786 

BW Util Bottlenecks: 
RCDc_limit = 22832 
RCDWRc_limit = 5185 
WTRc_limit = 2161 
RTWc_limit = 9072 
CCDLc_limit = 1614 
rwq = 0 
CCDLc_limit_alone = 1135 
WTRc_limit_alone = 1996 
RTWc_limit_alone = 8758 

Commands details: 
total_CMD = 79366 
n_nop = 70668 
Read = 2349 
Write = 0 
L2_Alloc = 0 
L2_WB = 1322 
n_act = 2765 
n_pre = 2749 
n_ref = 0 
n_req = 3008 
total_req = 3671 

Dual Bus Interface Util: 
issued_total_row = 5514 
issued_total_col = 3671 
Row_Bus_Util =  0.069476 
CoL_Bus_Util = 0.046254 
Either_Row_CoL_Bus_Util = 0.109594 
Issued_on_Two_Bus_Simul_Util = 0.006136 
issued_two_Eff = 0.055990 
queue_avg = 0.217751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.217751
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70098 n_act=2944 n_pre=2928 n_ref_event=0 n_req=3215 n_rd=2469 n_rd_L2_A=0 n_write=0 n_wr_bk=1496 bw_util=0.04996
n_activity=42621 dram_eff=0.09303
bk0: 148a 74093i bk1: 163a 72875i bk2: 139a 74724i bk3: 148a 74769i bk4: 173a 73157i bk5: 168a 73637i bk6: 153a 73237i bk7: 177a 71949i bk8: 165a 73613i bk9: 155a 73849i bk10: 166a 73177i bk11: 170a 73736i bk12: 145a 73042i bk13: 151a 72869i bk14: 124a 74267i bk15: 124a 74254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.084292
Row_Buffer_Locality_read = 0.109356
Row_Buffer_Locality_write = 0.001340
Bank_Level_Parallism = 2.731556
Bank_Level_Parallism_Col = 1.813083
Bank_Level_Parallism_Ready = 1.178058
write_to_read_ratio_blp_rw_average = 0.332341
GrpLevelPara = 1.542055 

BW Util details:
bwutil = 0.049958 
total_CMD = 79366 
util_bw = 3965 
Wasted_Col = 21812 
Wasted_Row = 9303 
Idle = 44286 

BW Util Bottlenecks: 
RCDc_limit = 23754 
RCDWRc_limit = 5822 
WTRc_limit = 2648 
RTWc_limit = 9570 
CCDLc_limit = 1810 
rwq = 0 
CCDLc_limit_alone = 1251 
WTRc_limit_alone = 2419 
RTWc_limit_alone = 9240 

Commands details: 
total_CMD = 79366 
n_nop = 70098 
Read = 2469 
Write = 0 
L2_Alloc = 0 
L2_WB = 1496 
n_act = 2944 
n_pre = 2928 
n_ref = 0 
n_req = 3215 
total_req = 3965 

Dual Bus Interface Util: 
issued_total_row = 5872 
issued_total_col = 3965 
Row_Bus_Util =  0.073986 
CoL_Bus_Util = 0.049958 
Either_Row_CoL_Bus_Util = 0.116775 
Issued_on_Two_Bus_Simul_Util = 0.007169 
issued_two_Eff = 0.061394 
queue_avg = 0.325505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.325505
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70983 n_act=2668 n_pre=2652 n_ref_event=0 n_req=2912 n_rd=2297 n_rd_L2_A=0 n_write=0 n_wr_bk=1232 bw_util=0.04446
n_activity=39626 dram_eff=0.08906
bk0: 138a 74365i bk1: 126a 75074i bk2: 162a 73406i bk3: 157a 74356i bk4: 163a 73926i bk5: 140a 74649i bk6: 140a 74109i bk7: 154a 73809i bk8: 152a 73634i bk9: 140a 74511i bk10: 164a 73805i bk11: 166a 73122i bk12: 132a 73628i bk13: 120a 74973i bk14: 121a 74684i bk15: 122a 74814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083791
Row_Buffer_Locality_read = 0.106226
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.645123
Bank_Level_Parallism_Col = 1.777074
Bank_Level_Parallism_Ready = 1.190706
write_to_read_ratio_blp_rw_average = 0.295569
GrpLevelPara = 1.508435 

BW Util details:
bwutil = 0.044465 
total_CMD = 79366 
util_bw = 3529 
Wasted_Col = 20236 
Wasted_Row = 8711 
Idle = 46890 

BW Util Bottlenecks: 
RCDc_limit = 22363 
RCDWRc_limit = 4821 
WTRc_limit = 2285 
RTWc_limit = 8154 
CCDLc_limit = 1585 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 2078 
RTWc_limit_alone = 7831 

Commands details: 
total_CMD = 79366 
n_nop = 70983 
Read = 2297 
Write = 0 
L2_Alloc = 0 
L2_WB = 1232 
n_act = 2668 
n_pre = 2652 
n_ref = 0 
n_req = 2912 
total_req = 3529 

Dual Bus Interface Util: 
issued_total_row = 5320 
issued_total_col = 3529 
Row_Bus_Util =  0.067031 
CoL_Bus_Util = 0.044465 
Either_Row_CoL_Bus_Util = 0.105625 
Issued_on_Two_Bus_Simul_Util = 0.005872 
issued_two_Eff = 0.055589 
queue_avg = 0.253849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.253849
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70911 n_act=2673 n_pre=2657 n_ref_event=0 n_req=2949 n_rd=2337 n_rd_L2_A=0 n_write=0 n_wr_bk=1224 bw_util=0.04487
n_activity=40253 dram_eff=0.08847
bk0: 155a 73591i bk1: 161a 73845i bk2: 152a 74039i bk3: 150a 74381i bk4: 163a 73585i bk5: 161a 74307i bk6: 136a 74970i bk7: 137a 74607i bk8: 147a 74483i bk9: 156a 73758i bk10: 153a 74296i bk11: 157a 74599i bk12: 142a 73386i bk13: 131a 73873i bk14: 117a 74891i bk15: 119a 74685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.093591
Row_Buffer_Locality_read = 0.118100
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.603886
Bank_Level_Parallism_Col = 1.754392
Bank_Level_Parallism_Ready = 1.170177
write_to_read_ratio_blp_rw_average = 0.304357
GrpLevelPara = 1.498536 

BW Util details:
bwutil = 0.044868 
total_CMD = 79366 
util_bw = 3561 
Wasted_Col = 20543 
Wasted_Row = 8735 
Idle = 46527 

BW Util Bottlenecks: 
RCDc_limit = 22472 
RCDWRc_limit = 4843 
WTRc_limit = 2131 
RTWc_limit = 8412 
CCDLc_limit = 1656 
rwq = 0 
CCDLc_limit_alone = 1108 
WTRc_limit_alone = 1940 
RTWc_limit_alone = 8055 

Commands details: 
total_CMD = 79366 
n_nop = 70911 
Read = 2337 
Write = 0 
L2_Alloc = 0 
L2_WB = 1224 
n_act = 2673 
n_pre = 2657 
n_ref = 0 
n_req = 2949 
total_req = 3561 

Dual Bus Interface Util: 
issued_total_row = 5330 
issued_total_col = 3561 
Row_Bus_Util =  0.067157 
CoL_Bus_Util = 0.044868 
Either_Row_CoL_Bus_Util = 0.106532 
Issued_on_Two_Bus_Simul_Util = 0.005494 
issued_two_Eff = 0.051567 
queue_avg = 0.231535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.231535
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70856 n_act=2694 n_pre=2678 n_ref_event=0 n_req=2937 n_rd=2314 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.04488
n_activity=41783 dram_eff=0.08525
bk0: 149a 73674i bk1: 131a 75030i bk2: 169a 73177i bk3: 142a 74726i bk4: 164a 74097i bk5: 173a 73351i bk6: 144a 74037i bk7: 122a 75228i bk8: 141a 74691i bk9: 161a 73778i bk10: 156a 74617i bk11: 163a 73643i bk12: 132a 73911i bk13: 125a 74574i bk14: 114a 74883i bk15: 128a 74291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.082737
Row_Buffer_Locality_read = 0.105013
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.487502
Bank_Level_Parallism_Col = 1.697026
Bank_Level_Parallism_Ready = 1.148793
write_to_read_ratio_blp_rw_average = 0.298177
GrpLevelPara = 1.472288 

BW Util details:
bwutil = 0.044881 
total_CMD = 79366 
util_bw = 3562 
Wasted_Col = 21062 
Wasted_Row = 9581 
Idle = 45161 

BW Util Bottlenecks: 
RCDc_limit = 22642 
RCDWRc_limit = 4981 
WTRc_limit = 2215 
RTWc_limit = 7723 
CCDLc_limit = 1518 
rwq = 0 
CCDLc_limit_alone = 1063 
WTRc_limit_alone = 2032 
RTWc_limit_alone = 7451 

Commands details: 
total_CMD = 79366 
n_nop = 70856 
Read = 2314 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 2694 
n_pre = 2678 
n_ref = 0 
n_req = 2937 
total_req = 3562 

Dual Bus Interface Util: 
issued_total_row = 5372 
issued_total_col = 3562 
Row_Bus_Util =  0.067686 
CoL_Bus_Util = 0.044881 
Either_Row_CoL_Bus_Util = 0.107225 
Issued_on_Two_Bus_Simul_Util = 0.005342 
issued_two_Eff = 0.049824 
queue_avg = 0.213202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.213202
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70365 n_act=2864 n_pre=2848 n_ref_event=0 n_req=3115 n_rd=2410 n_rd_L2_A=0 n_write=0 n_wr_bk=1410 bw_util=0.04813
n_activity=41232 dram_eff=0.09265
bk0: 142a 74160i bk1: 152a 74065i bk2: 153a 73699i bk3: 150a 74007i bk4: 142a 74389i bk5: 189a 73154i bk6: 153a 74067i bk7: 142a 73506i bk8: 142a 74139i bk9: 169a 73209i bk10: 160a 73972i bk11: 170a 73706i bk12: 123a 74070i bk13: 155a 72627i bk14: 138a 73565i bk15: 130a 73787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.080578
Row_Buffer_Locality_read = 0.103734
Row_Buffer_Locality_write = 0.001418
Bank_Level_Parallism = 2.733104
Bank_Level_Parallism_Col = 1.802195
Bank_Level_Parallism_Ready = 1.176440
write_to_read_ratio_blp_rw_average = 0.318996
GrpLevelPara = 1.532404 

BW Util details:
bwutil = 0.048131 
total_CMD = 79366 
util_bw = 3820 
Wasted_Col = 21298 
Wasted_Row = 8854 
Idle = 45394 

BW Util Bottlenecks: 
RCDc_limit = 23430 
RCDWRc_limit = 5505 
WTRc_limit = 2498 
RTWc_limit = 9140 
CCDLc_limit = 1750 
rwq = 0 
CCDLc_limit_alone = 1152 
WTRc_limit_alone = 2272 
RTWc_limit_alone = 8768 

Commands details: 
total_CMD = 79366 
n_nop = 70365 
Read = 2410 
Write = 0 
L2_Alloc = 0 
L2_WB = 1410 
n_act = 2864 
n_pre = 2848 
n_ref = 0 
n_req = 3115 
total_req = 3820 

Dual Bus Interface Util: 
issued_total_row = 5712 
issued_total_col = 3820 
Row_Bus_Util =  0.071970 
CoL_Bus_Util = 0.048131 
Either_Row_CoL_Bus_Util = 0.113411 
Issued_on_Two_Bus_Simul_Util = 0.006691 
issued_two_Eff = 0.058993 
queue_avg = 0.259406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.259406
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70605 n_act=2785 n_pre=2769 n_ref_event=0 n_req=3052 n_rd=2384 n_rd_L2_A=0 n_write=0 n_wr_bk=1336 bw_util=0.04687
n_activity=40809 dram_eff=0.09116
bk0: 150a 74247i bk1: 169a 73350i bk2: 135a 74385i bk3: 160a 73434i bk4: 168a 74328i bk5: 191a 73148i bk6: 151a 73561i bk7: 136a 74030i bk8: 142a 74107i bk9: 155a 73642i bk10: 175a 73344i bk11: 173a 73467i bk12: 108a 75016i bk13: 114a 74590i bk14: 119a 74332i bk15: 138a 73582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.087484
Row_Buffer_Locality_read = 0.111997
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.733916
Bank_Level_Parallism_Col = 1.825444
Bank_Level_Parallism_Ready = 1.176344
write_to_read_ratio_blp_rw_average = 0.313685
GrpLevelPara = 1.541496 

BW Util details:
bwutil = 0.046871 
total_CMD = 79366 
util_bw = 3720 
Wasted_Col = 20594 
Wasted_Row = 8732 
Idle = 46320 

BW Util Bottlenecks: 
RCDc_limit = 22809 
RCDWRc_limit = 5145 
WTRc_limit = 2519 
RTWc_limit = 8800 
CCDLc_limit = 1712 
rwq = 0 
CCDLc_limit_alone = 1190 
WTRc_limit_alone = 2320 
RTWc_limit_alone = 8477 

Commands details: 
total_CMD = 79366 
n_nop = 70605 
Read = 2384 
Write = 0 
L2_Alloc = 0 
L2_WB = 1336 
n_act = 2785 
n_pre = 2769 
n_ref = 0 
n_req = 3052 
total_req = 3720 

Dual Bus Interface Util: 
issued_total_row = 5554 
issued_total_col = 3720 
Row_Bus_Util =  0.069980 
CoL_Bus_Util = 0.046871 
Either_Row_CoL_Bus_Util = 0.110387 
Issued_on_Two_Bus_Simul_Util = 0.006464 
issued_two_Eff = 0.058555 
queue_avg = 0.270620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.27062
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=71336 n_act=2543 n_pre=2527 n_ref_event=0 n_req=2792 n_rd=2234 n_rd_L2_A=0 n_write=0 n_wr_bk=1116 bw_util=0.04221
n_activity=40722 dram_eff=0.08227
bk0: 116a 75223i bk1: 157a 74015i bk2: 135a 74833i bk3: 135a 75341i bk4: 162a 73945i bk5: 183a 73008i bk6: 137a 74995i bk7: 159a 73428i bk8: 124a 74621i bk9: 152a 74356i bk10: 149a 74891i bk11: 137a 75041i bk12: 111a 75320i bk13: 133a 74141i bk14: 122a 74565i bk15: 122a 74560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089183
Row_Buffer_Locality_read = 0.111459
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.450451
Bank_Level_Parallism_Col = 1.688033
Bank_Level_Parallism_Ready = 1.168358
write_to_read_ratio_blp_rw_average = 0.285614
GrpLevelPara = 1.462020 

BW Util details:
bwutil = 0.042210 
total_CMD = 79366 
util_bw = 3350 
Wasted_Col = 20097 
Wasted_Row = 9349 
Idle = 46570 

BW Util Bottlenecks: 
RCDc_limit = 21880 
RCDWRc_limit = 4493 
WTRc_limit = 1742 
RTWc_limit = 7440 
CCDLc_limit = 1428 
rwq = 0 
CCDLc_limit_alone = 1002 
WTRc_limit_alone = 1595 
RTWc_limit_alone = 7161 

Commands details: 
total_CMD = 79366 
n_nop = 71336 
Read = 2234 
Write = 0 
L2_Alloc = 0 
L2_WB = 1116 
n_act = 2543 
n_pre = 2527 
n_ref = 0 
n_req = 2792 
total_req = 3350 

Dual Bus Interface Util: 
issued_total_row = 5070 
issued_total_col = 3350 
Row_Bus_Util =  0.063881 
CoL_Bus_Util = 0.042210 
Either_Row_CoL_Bus_Util = 0.101177 
Issued_on_Two_Bus_Simul_Util = 0.004914 
issued_two_Eff = 0.048568 
queue_avg = 0.225991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.225991
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70899 n_act=2699 n_pre=2683 n_ref_event=0 n_req=2955 n_rd=2324 n_rd_L2_A=0 n_write=0 n_wr_bk=1262 bw_util=0.04518
n_activity=40241 dram_eff=0.08911
bk0: 140a 74439i bk1: 119a 75094i bk2: 126a 75206i bk3: 164a 73762i bk4: 135a 74922i bk5: 168a 74362i bk6: 119a 75328i bk7: 163a 73751i bk8: 136a 74461i bk9: 172a 72601i bk10: 162a 73850i bk11: 169a 73626i bk12: 128a 74549i bk13: 155a 72970i bk14: 135a 74205i bk15: 133a 74013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086633
Row_Buffer_Locality_read = 0.110155
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.624916
Bank_Level_Parallism_Col = 1.748110
Bank_Level_Parallism_Ready = 1.174289
write_to_read_ratio_blp_rw_average = 0.304254
GrpLevelPara = 1.508144 

BW Util details:
bwutil = 0.045183 
total_CMD = 79366 
util_bw = 3586 
Wasted_Col = 20445 
Wasted_Row = 8607 
Idle = 46728 

BW Util Bottlenecks: 
RCDc_limit = 22399 
RCDWRc_limit = 4957 
WTRc_limit = 2363 
RTWc_limit = 7789 
CCDLc_limit = 1636 
rwq = 0 
CCDLc_limit_alone = 1140 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 7488 

Commands details: 
total_CMD = 79366 
n_nop = 70899 
Read = 2324 
Write = 0 
L2_Alloc = 0 
L2_WB = 1262 
n_act = 2699 
n_pre = 2683 
n_ref = 0 
n_req = 2955 
total_req = 3586 

Dual Bus Interface Util: 
issued_total_row = 5382 
issued_total_col = 3586 
Row_Bus_Util =  0.067812 
CoL_Bus_Util = 0.045183 
Either_Row_CoL_Bus_Util = 0.106683 
Issued_on_Two_Bus_Simul_Util = 0.006313 
issued_two_Eff = 0.059171 
queue_avg = 0.234130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.23413
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70885 n_act=2679 n_pre=2663 n_ref_event=0 n_req=2962 n_rd=2345 n_rd_L2_A=0 n_write=0 n_wr_bk=1234 bw_util=0.04509
n_activity=41013 dram_eff=0.08727
bk0: 157a 73687i bk1: 155a 74050i bk2: 149a 74755i bk3: 163a 74213i bk4: 153a 74266i bk5: 184a 73600i bk6: 143a 75049i bk7: 154a 74057i bk8: 141a 74598i bk9: 129a 74768i bk10: 149a 74132i bk11: 170a 73944i bk12: 140a 73456i bk13: 116a 74695i bk14: 120a 74432i bk15: 122a 74257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095544
Row_Buffer_Locality_read = 0.120682
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.571095
Bank_Level_Parallism_Col = 1.726265
Bank_Level_Parallism_Ready = 1.168203
write_to_read_ratio_blp_rw_average = 0.306673
GrpLevelPara = 1.489954 

BW Util details:
bwutil = 0.045095 
total_CMD = 79366 
util_bw = 3579 
Wasted_Col = 20863 
Wasted_Row = 8563 
Idle = 46361 

BW Util Bottlenecks: 
RCDc_limit = 22479 
RCDWRc_limit = 4891 
WTRc_limit = 2301 
RTWc_limit = 8117 
CCDLc_limit = 1543 
rwq = 0 
CCDLc_limit_alone = 1070 
WTRc_limit_alone = 2113 
RTWc_limit_alone = 7832 

Commands details: 
total_CMD = 79366 
n_nop = 70885 
Read = 2345 
Write = 0 
L2_Alloc = 0 
L2_WB = 1234 
n_act = 2679 
n_pre = 2663 
n_ref = 0 
n_req = 2962 
total_req = 3579 

Dual Bus Interface Util: 
issued_total_row = 5342 
issued_total_col = 3579 
Row_Bus_Util =  0.067308 
CoL_Bus_Util = 0.045095 
Either_Row_CoL_Bus_Util = 0.106859 
Issued_on_Two_Bus_Simul_Util = 0.005544 
issued_two_Eff = 0.051881 
queue_avg = 0.209674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.209674
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70954 n_act=2658 n_pre=2642 n_ref_event=0 n_req=2955 n_rd=2336 n_rd_L2_A=0 n_write=0 n_wr_bk=1238 bw_util=0.04503
n_activity=40939 dram_eff=0.0873
bk0: 137a 74332i bk1: 139a 74859i bk2: 147a 74613i bk3: 156a 74220i bk4: 157a 74230i bk5: 164a 73758i bk6: 160a 74074i bk7: 155a 73987i bk8: 151a 73681i bk9: 149a 74116i bk10: 156a 74008i bk11: 162a 74111i bk12: 115a 74468i bk13: 122a 74674i bk14: 131a 74623i bk15: 135a 73570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.100508
Row_Buffer_Locality_read = 0.126712
Row_Buffer_Locality_write = 0.001616
Bank_Level_Parallism = 2.577316
Bank_Level_Parallism_Col = 1.761025
Bank_Level_Parallism_Ready = 1.186066
write_to_read_ratio_blp_rw_average = 0.307158
GrpLevelPara = 1.502083 

BW Util details:
bwutil = 0.045032 
total_CMD = 79366 
util_bw = 3574 
Wasted_Col = 20624 
Wasted_Row = 8971 
Idle = 46197 

BW Util Bottlenecks: 
RCDc_limit = 22235 
RCDWRc_limit = 4859 
WTRc_limit = 2143 
RTWc_limit = 8612 
CCDLc_limit = 1619 
rwq = 0 
CCDLc_limit_alone = 1075 
WTRc_limit_alone = 1974 
RTWc_limit_alone = 8237 

Commands details: 
total_CMD = 79366 
n_nop = 70954 
Read = 2336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1238 
n_act = 2658 
n_pre = 2642 
n_ref = 0 
n_req = 2955 
total_req = 3574 

Dual Bus Interface Util: 
issued_total_row = 5300 
issued_total_col = 3574 
Row_Bus_Util =  0.066779 
CoL_Bus_Util = 0.045032 
Either_Row_CoL_Bus_Util = 0.105990 
Issued_on_Two_Bus_Simul_Util = 0.005821 
issued_two_Eff = 0.054922 
queue_avg = 0.243127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.243127
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70852 n_act=2703 n_pre=2687 n_ref_event=0 n_req=2949 n_rd=2315 n_rd_L2_A=0 n_write=0 n_wr_bk=1268 bw_util=0.04515
n_activity=40962 dram_eff=0.08747
bk0: 132a 74675i bk1: 147a 74124i bk2: 140a 74436i bk3: 150a 74156i bk4: 184a 73255i bk5: 159a 73608i bk6: 139a 74264i bk7: 137a 74646i bk8: 162a 73423i bk9: 173a 73006i bk10: 149a 74539i bk11: 128a 75291i bk12: 133a 73959i bk13: 127a 74370i bk14: 128a 73716i bk15: 127a 74203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.083418
Row_Buffer_Locality_read = 0.106263
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.638106
Bank_Level_Parallism_Col = 1.761974
Bank_Level_Parallism_Ready = 1.181133
write_to_read_ratio_blp_rw_average = 0.307734
GrpLevelPara = 1.497244 

BW Util details:
bwutil = 0.045145 
total_CMD = 79366 
util_bw = 3583 
Wasted_Col = 20714 
Wasted_Row = 8732 
Idle = 46337 

BW Util Bottlenecks: 
RCDc_limit = 22478 
RCDWRc_limit = 5001 
WTRc_limit = 2234 
RTWc_limit = 8814 
CCDLc_limit = 1576 
rwq = 0 
CCDLc_limit_alone = 1082 
WTRc_limit_alone = 2045 
RTWc_limit_alone = 8509 

Commands details: 
total_CMD = 79366 
n_nop = 70852 
Read = 2315 
Write = 0 
L2_Alloc = 0 
L2_WB = 1268 
n_act = 2703 
n_pre = 2687 
n_ref = 0 
n_req = 2949 
total_req = 3583 

Dual Bus Interface Util: 
issued_total_row = 5390 
issued_total_col = 3583 
Row_Bus_Util =  0.067913 
CoL_Bus_Util = 0.045145 
Either_Row_CoL_Bus_Util = 0.107275 
Issued_on_Two_Bus_Simul_Util = 0.005783 
issued_two_Eff = 0.053911 
queue_avg = 0.244878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.244878
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70475 n_act=2818 n_pre=2802 n_ref_event=0 n_req=3100 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=1368 bw_util=0.04769
n_activity=41310 dram_eff=0.09162
bk0: 148a 74163i bk1: 155a 73599i bk2: 156a 73306i bk3: 159a 73383i bk4: 179a 73511i bk5: 185a 73175i bk6: 157a 73565i bk7: 164a 73509i bk8: 141a 74325i bk9: 132a 75060i bk10: 157a 73947i bk11: 164a 73574i bk12: 129a 73896i bk13: 123a 74316i bk14: 128a 74547i bk15: 140a 74000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090968
Row_Buffer_Locality_read = 0.116260
Row_Buffer_Locality_write = 0.001464
Bank_Level_Parallism = 2.712167
Bank_Level_Parallism_Col = 1.809516
Bank_Level_Parallism_Ready = 1.180713
write_to_read_ratio_blp_rw_average = 0.315426
GrpLevelPara = 1.532535 

BW Util details:
bwutil = 0.047690 
total_CMD = 79366 
util_bw = 3785 
Wasted_Col = 20994 
Wasted_Row = 8803 
Idle = 45784 

BW Util Bottlenecks: 
RCDc_limit = 23054 
RCDWRc_limit = 5335 
WTRc_limit = 2692 
RTWc_limit = 8823 
CCDLc_limit = 1732 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 2481 
RTWc_limit_alone = 8484 

Commands details: 
total_CMD = 79366 
n_nop = 70475 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1368 
n_act = 2818 
n_pre = 2802 
n_ref = 0 
n_req = 3100 
total_req = 3785 

Dual Bus Interface Util: 
issued_total_row = 5620 
issued_total_col = 3785 
Row_Bus_Util =  0.070811 
CoL_Bus_Util = 0.047690 
Either_Row_CoL_Bus_Util = 0.112025 
Issued_on_Two_Bus_Simul_Util = 0.006476 
issued_two_Eff = 0.057811 
queue_avg = 0.255966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.255966
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70476 n_act=2799 n_pre=2783 n_ref_event=0 n_req=3097 n_rd=2417 n_rd_L2_A=0 n_write=0 n_wr_bk=1360 bw_util=0.04759
n_activity=41270 dram_eff=0.09152
bk0: 141a 74699i bk1: 153a 73565i bk2: 153a 74564i bk3: 168a 73804i bk4: 161a 74236i bk5: 180a 73683i bk6: 148a 73690i bk7: 183a 72513i bk8: 146a 74521i bk9: 153a 74037i bk10: 145a 74737i bk11: 150a 74204i bk12: 127a 73797i bk13: 136a 73429i bk14: 130a 74139i bk15: 143a 73339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.096222
Row_Buffer_Locality_read = 0.123293
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.671773
Bank_Level_Parallism_Col = 1.779198
Bank_Level_Parallism_Ready = 1.165210
write_to_read_ratio_blp_rw_average = 0.320231
GrpLevelPara = 1.516699 

BW Util details:
bwutil = 0.047590 
total_CMD = 79366 
util_bw = 3777 
Wasted_Col = 21210 
Wasted_Row = 8697 
Idle = 45682 

BW Util Bottlenecks: 
RCDc_limit = 22933 
RCDWRc_limit = 5333 
WTRc_limit = 2584 
RTWc_limit = 8861 
CCDLc_limit = 1737 
rwq = 0 
CCDLc_limit_alone = 1167 
WTRc_limit_alone = 2355 
RTWc_limit_alone = 8520 

Commands details: 
total_CMD = 79366 
n_nop = 70476 
Read = 2417 
Write = 0 
L2_Alloc = 0 
L2_WB = 1360 
n_act = 2799 
n_pre = 2783 
n_ref = 0 
n_req = 3097 
total_req = 3777 

Dual Bus Interface Util: 
issued_total_row = 5582 
issued_total_col = 3777 
Row_Bus_Util =  0.070332 
CoL_Bus_Util = 0.047590 
Either_Row_CoL_Bus_Util = 0.112013 
Issued_on_Two_Bus_Simul_Util = 0.005909 
issued_two_Eff = 0.052756 
queue_avg = 0.258889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.258889
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70716 n_act=2736 n_pre=2720 n_ref_event=0 n_req=3024 n_rd=2383 n_rd_L2_A=0 n_write=0 n_wr_bk=1282 bw_util=0.04618
n_activity=41200 dram_eff=0.08896
bk0: 151a 74226i bk1: 139a 74645i bk2: 159a 74177i bk3: 152a 73745i bk4: 164a 74144i bk5: 169a 74062i bk6: 141a 73933i bk7: 157a 73659i bk8: 171a 72950i bk9: 137a 74940i bk10: 179a 73453i bk11: 180a 73374i bk12: 117a 74659i bk13: 127a 74417i bk14: 124a 74458i bk15: 116a 75182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.095238
Row_Buffer_Locality_read = 0.120856
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.588544
Bank_Level_Parallism_Col = 1.744607
Bank_Level_Parallism_Ready = 1.163438
write_to_read_ratio_blp_rw_average = 0.303043
GrpLevelPara = 1.509862 

BW Util details:
bwutil = 0.046178 
total_CMD = 79366 
util_bw = 3665 
Wasted_Col = 21013 
Wasted_Row = 8876 
Idle = 45812 

BW Util Bottlenecks: 
RCDc_limit = 22787 
RCDWRc_limit = 5093 
WTRc_limit = 2275 
RTWc_limit = 8223 
CCDLc_limit = 1595 
rwq = 0 
CCDLc_limit_alone = 1099 
WTRc_limit_alone = 2087 
RTWc_limit_alone = 7915 

Commands details: 
total_CMD = 79366 
n_nop = 70716 
Read = 2383 
Write = 0 
L2_Alloc = 0 
L2_WB = 1282 
n_act = 2736 
n_pre = 2720 
n_ref = 0 
n_req = 3024 
total_req = 3665 

Dual Bus Interface Util: 
issued_total_row = 5456 
issued_total_col = 3665 
Row_Bus_Util =  0.068745 
CoL_Bus_Util = 0.046178 
Either_Row_CoL_Bus_Util = 0.108989 
Issued_on_Two_Bus_Simul_Util = 0.005935 
issued_two_Eff = 0.054451 
queue_avg = 0.243996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.243996
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70696 n_act=2732 n_pre=2716 n_ref_event=0 n_req=3033 n_rd=2392 n_rd_L2_A=0 n_write=0 n_wr_bk=1286 bw_util=0.04634
n_activity=40668 dram_eff=0.09044
bk0: 139a 74099i bk1: 143a 73980i bk2: 151a 73926i bk3: 157a 74322i bk4: 172a 74020i bk5: 177a 73502i bk6: 136a 74357i bk7: 172a 72798i bk8: 142a 74480i bk9: 152a 74149i bk10: 155a 74513i bk11: 161a 74765i bk12: 117a 74921i bk13: 147a 73404i bk14: 129a 74349i bk15: 142a 73754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.099242
Row_Buffer_Locality_read = 0.125418
Row_Buffer_Locality_write = 0.001560
Bank_Level_Parallism = 2.654961
Bank_Level_Parallism_Col = 1.764880
Bank_Level_Parallism_Ready = 1.169386
write_to_read_ratio_blp_rw_average = 0.309452
GrpLevelPara = 1.501244 

BW Util details:
bwutil = 0.046342 
total_CMD = 79366 
util_bw = 3678 
Wasted_Col = 20918 
Wasted_Row = 8380 
Idle = 46390 

BW Util Bottlenecks: 
RCDc_limit = 22770 
RCDWRc_limit = 5004 
WTRc_limit = 2270 
RTWc_limit = 8738 
CCDLc_limit = 1699 
rwq = 0 
CCDLc_limit_alone = 1167 
WTRc_limit_alone = 2099 
RTWc_limit_alone = 8377 

Commands details: 
total_CMD = 79366 
n_nop = 70696 
Read = 2392 
Write = 0 
L2_Alloc = 0 
L2_WB = 1286 
n_act = 2732 
n_pre = 2716 
n_ref = 0 
n_req = 3033 
total_req = 3678 

Dual Bus Interface Util: 
issued_total_row = 5448 
issued_total_col = 3678 
Row_Bus_Util =  0.068644 
CoL_Bus_Util = 0.046342 
Either_Row_CoL_Bus_Util = 0.109241 
Issued_on_Two_Bus_Simul_Util = 0.005746 
issued_two_Eff = 0.052595 
queue_avg = 0.246541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.246541
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70871 n_act=2693 n_pre=2677 n_ref_event=0 n_req=2965 n_rd=2342 n_rd_L2_A=0 n_write=0 n_wr_bk=1248 bw_util=0.04523
n_activity=40440 dram_eff=0.08877
bk0: 165a 72615i bk1: 145a 73832i bk2: 145a 74246i bk3: 150a 73917i bk4: 183a 73107i bk5: 167a 74489i bk6: 138a 74236i bk7: 124a 74958i bk8: 167a 73285i bk9: 154a 74068i bk10: 156a 74408i bk11: 149a 75109i bk12: 120a 74566i bk13: 133a 73995i bk14: 121a 74351i bk15: 125a 74497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.091737
Row_Buffer_Locality_read = 0.115286
Row_Buffer_Locality_write = 0.003210
Bank_Level_Parallism = 2.657092
Bank_Level_Parallism_Col = 1.797737
Bank_Level_Parallism_Ready = 1.186351
write_to_read_ratio_blp_rw_average = 0.306635
GrpLevelPara = 1.518185 

BW Util details:
bwutil = 0.045233 
total_CMD = 79366 
util_bw = 3590 
Wasted_Col = 20356 
Wasted_Row = 8850 
Idle = 46570 

BW Util Bottlenecks: 
RCDc_limit = 22454 
RCDWRc_limit = 4891 
WTRc_limit = 2403 
RTWc_limit = 8593 
CCDLc_limit = 1740 
rwq = 0 
CCDLc_limit_alone = 1125 
WTRc_limit_alone = 2168 
RTWc_limit_alone = 8213 

Commands details: 
total_CMD = 79366 
n_nop = 70871 
Read = 2342 
Write = 0 
L2_Alloc = 0 
L2_WB = 1248 
n_act = 2693 
n_pre = 2677 
n_ref = 0 
n_req = 2965 
total_req = 3590 

Dual Bus Interface Util: 
issued_total_row = 5370 
issued_total_col = 3590 
Row_Bus_Util =  0.067661 
CoL_Bus_Util = 0.045233 
Either_Row_CoL_Bus_Util = 0.107036 
Issued_on_Two_Bus_Simul_Util = 0.005859 
issued_two_Eff = 0.054738 
queue_avg = 0.248431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.248431
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=69821 n_act=3032 n_pre=3016 n_ref_event=0 n_req=3319 n_rd=2530 n_rd_L2_A=0 n_write=0 n_wr_bk=1582 bw_util=0.05181
n_activity=42026 dram_eff=0.09784
bk0: 146a 74016i bk1: 140a 74102i bk2: 177a 72800i bk3: 187a 72866i bk4: 176a 73412i bk5: 181a 72922i bk6: 153a 73730i bk7: 174a 72368i bk8: 136a 73657i bk9: 171a 72323i bk10: 155a 73817i bk11: 196a 72936i bk12: 149a 72829i bk13: 125a 74304i bk14: 130a 73974i bk15: 134a 73589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.086472
Row_Buffer_Locality_read = 0.113439
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.845584
Bank_Level_Parallism_Col = 1.864837
Bank_Level_Parallism_Ready = 1.204280
write_to_read_ratio_blp_rw_average = 0.319894
GrpLevelPara = 1.563193 

BW Util details:
bwutil = 0.051811 
total_CMD = 79366 
util_bw = 4112 
Wasted_Col = 21889 
Wasted_Row = 8976 
Idle = 44389 

BW Util Bottlenecks: 
RCDc_limit = 24015 
RCDWRc_limit = 6032 
WTRc_limit = 3009 
RTWc_limit = 10053 
CCDLc_limit = 1885 
rwq = 0 
CCDLc_limit_alone = 1264 
WTRc_limit_alone = 2784 
RTWc_limit_alone = 9657 

Commands details: 
total_CMD = 79366 
n_nop = 69821 
Read = 2530 
Write = 0 
L2_Alloc = 0 
L2_WB = 1582 
n_act = 3032 
n_pre = 3016 
n_ref = 0 
n_req = 3319 
total_req = 4112 

Dual Bus Interface Util: 
issued_total_row = 6048 
issued_total_col = 4112 
Row_Bus_Util =  0.076204 
CoL_Bus_Util = 0.051811 
Either_Row_CoL_Bus_Util = 0.120266 
Issued_on_Two_Bus_Simul_Util = 0.007749 
issued_two_Eff = 0.064432 
queue_avg = 0.321788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.321788
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70436 n_act=2821 n_pre=2805 n_ref_event=0 n_req=3101 n_rd=2414 n_rd_L2_A=0 n_write=0 n_wr_bk=1376 bw_util=0.04775
n_activity=42172 dram_eff=0.08987
bk0: 163a 73009i bk1: 138a 74315i bk2: 171a 73600i bk3: 160a 73699i bk4: 160a 74267i bk5: 197a 73021i bk6: 148a 73784i bk7: 160a 72898i bk8: 139a 74300i bk9: 146a 74084i bk10: 158a 74034i bk11: 170a 74132i bk12: 128a 74197i bk13: 126a 74235i bk14: 136a 73971i bk15: 114a 74769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.090293
Row_Buffer_Locality_read = 0.115990
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.632646
Bank_Level_Parallism_Col = 1.737270
Bank_Level_Parallism_Ready = 1.160158
write_to_read_ratio_blp_rw_average = 0.319063
GrpLevelPara = 1.494254 

BW Util details:
bwutil = 0.047753 
total_CMD = 79366 
util_bw = 3790 
Wasted_Col = 21584 
Wasted_Row = 9056 
Idle = 44936 

BW Util Bottlenecks: 
RCDc_limit = 23170 
RCDWRc_limit = 5370 
WTRc_limit = 2233 
RTWc_limit = 8592 
CCDLc_limit = 1673 
rwq = 0 
CCDLc_limit_alone = 1193 
WTRc_limit_alone = 2082 
RTWc_limit_alone = 8263 

Commands details: 
total_CMD = 79366 
n_nop = 70436 
Read = 2414 
Write = 0 
L2_Alloc = 0 
L2_WB = 1376 
n_act = 2821 
n_pre = 2805 
n_ref = 0 
n_req = 3101 
total_req = 3790 

Dual Bus Interface Util: 
issued_total_row = 5626 
issued_total_col = 3790 
Row_Bus_Util =  0.070887 
CoL_Bus_Util = 0.047753 
Either_Row_CoL_Bus_Util = 0.112517 
Issued_on_Two_Bus_Simul_Util = 0.006124 
issued_two_Eff = 0.054423 
queue_avg = 0.302245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.302245
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70512 n_act=2800 n_pre=2784 n_ref_event=0 n_req=3075 n_rd=2394 n_rd_L2_A=0 n_write=0 n_wr_bk=1362 bw_util=0.04733
n_activity=41180 dram_eff=0.09121
bk0: 151a 73641i bk1: 137a 74349i bk2: 168a 73587i bk3: 147a 74244i bk4: 151a 74490i bk5: 186a 72879i bk6: 145a 73997i bk7: 171a 72867i bk8: 157a 73851i bk9: 133a 75138i bk10: 163a 73932i bk11: 151a 75005i bk12: 131a 73962i bk13: 134a 73593i bk14: 132a 74292i bk15: 137a 73357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.089431
Row_Buffer_Locality_read = 0.114871
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.665488
Bank_Level_Parallism_Col = 1.741969
Bank_Level_Parallism_Ready = 1.158946
write_to_read_ratio_blp_rw_average = 0.316990
GrpLevelPara = 1.499979 

BW Util details:
bwutil = 0.047325 
total_CMD = 79366 
util_bw = 3756 
Wasted_Col = 21279 
Wasted_Row = 8635 
Idle = 45696 

BW Util Bottlenecks: 
RCDc_limit = 22933 
RCDWRc_limit = 5366 
WTRc_limit = 2527 
RTWc_limit = 8238 
CCDLc_limit = 1720 
rwq = 0 
CCDLc_limit_alone = 1226 
WTRc_limit_alone = 2331 
RTWc_limit_alone = 7940 

Commands details: 
total_CMD = 79366 
n_nop = 70512 
Read = 2394 
Write = 0 
L2_Alloc = 0 
L2_WB = 1362 
n_act = 2800 
n_pre = 2784 
n_ref = 0 
n_req = 3075 
total_req = 3756 

Dual Bus Interface Util: 
issued_total_row = 5584 
issued_total_col = 3756 
Row_Bus_Util =  0.070358 
CoL_Bus_Util = 0.047325 
Either_Row_CoL_Bus_Util = 0.111559 
Issued_on_Two_Bus_Simul_Util = 0.006124 
issued_two_Eff = 0.054890 
queue_avg = 0.302308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.302308
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79366 n_nop=70481 n_act=2811 n_pre=2795 n_ref_event=0 n_req=3115 n_rd=2430 n_rd_L2_A=0 n_write=0 n_wr_bk=1370 bw_util=0.04788
n_activity=41097 dram_eff=0.09246
bk0: 151a 73868i bk1: 175a 73154i bk2: 161a 73681i bk3: 166a 73777i bk4: 170a 73324i bk5: 144a 74353i bk6: 155a 73537i bk7: 155a 73689i bk8: 161a 73683i bk9: 153a 73836i bk10: 163a 74189i bk11: 177a 73585i bk12: 119a 74525i bk13: 126a 74026i bk14: 131a 73745i bk15: 123a 74382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.097592
Row_Buffer_Locality_read = 0.125103
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.703763
Bank_Level_Parallism_Col = 1.795846
Bank_Level_Parallism_Ready = 1.182368
write_to_read_ratio_blp_rw_average = 0.321339
GrpLevelPara = 1.514606 

BW Util details:
bwutil = 0.047879 
total_CMD = 79366 
util_bw = 3800 
Wasted_Col = 21286 
Wasted_Row = 8799 
Idle = 45481 

BW Util Bottlenecks: 
RCDc_limit = 22992 
RCDWRc_limit = 5391 
WTRc_limit = 2401 
RTWc_limit = 9267 
CCDLc_limit = 1795 
rwq = 0 
CCDLc_limit_alone = 1200 
WTRc_limit_alone = 2211 
RTWc_limit_alone = 8862 

Commands details: 
total_CMD = 79366 
n_nop = 70481 
Read = 2430 
Write = 0 
L2_Alloc = 0 
L2_WB = 1370 
n_act = 2811 
n_pre = 2795 
n_ref = 0 
n_req = 3115 
total_req = 3800 

Dual Bus Interface Util: 
issued_total_row = 5606 
issued_total_col = 3800 
Row_Bus_Util =  0.070635 
CoL_Bus_Util = 0.047879 
Either_Row_CoL_Bus_Util = 0.111950 
Issued_on_Two_Bus_Simul_Util = 0.006565 
issued_two_Eff = 0.058638 
queue_avg = 0.294446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.294446

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4500, Miss = 2197, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4564, Miss = 2245, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4467, Miss = 2137, Miss_rate = 0.478, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4212, Miss = 2053, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4539, Miss = 2214, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4612, Miss = 2274, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4334, Miss = 2093, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4288, Miss = 2088, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4196, Miss = 1994, Miss_rate = 0.475, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4200, Miss = 2039, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4572, Miss = 2220, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4582, Miss = 2254, Miss_rate = 0.492, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4360, Miss = 2093, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4312, Miss = 2095, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4358, Miss = 2101, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4464, Miss = 2184, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4364, Miss = 2096, Miss_rate = 0.480, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4304, Miss = 2112, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4480, Miss = 2169, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4506, Miss = 2211, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4472, Miss = 2170, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4448, Miss = 2167, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4380, Miss = 2113, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4675, Miss = 2308, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4664, Miss = 2283, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4763, Miss = 2351, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4532, Miss = 2209, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4308, Miss = 2106, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4468, Miss = 2186, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4368, Miss = 2168, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4520, Miss = 2203, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4404, Miss = 2150, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4520, Miss = 2187, Miss_rate = 0.484, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 4752, Miss = 2349, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4423, Miss = 2158, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 4672, Miss = 2308, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4196, Miss = 2009, Miss_rate = 0.479, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 4380, Miss = 2177, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4252, Miss = 2048, Miss_rate = 0.482, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 4659, Miss = 2312, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4427, Miss = 2163, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 4456, Miss = 2211, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4415, Miss = 2162, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 4404, Miss = 2187, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4480, Miss = 2191, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 4436, Miss = 2161, Miss_rate = 0.487, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4570, Miss = 2242, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 4592, Miss = 2274, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4387, Miss = 2152, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 4718, Miss = 2350, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4568, Miss = 2252, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 4414, Miss = 2185, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4372, Miss = 2138, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 4580, Miss = 2300, Miss_rate = 0.502, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4566, Miss = 2241, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 4316, Miss = 2130, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4732, Miss = 2309, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 4852, Miss = 2425, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4612, Miss = 2260, Miss_rate = 0.490, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 4527, Miss = 2247, Miss_rate = 0.496, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4567, Miss = 2244, Miss_rate = 0.491, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 4532, Miss = 2233, Miss_rate = 0.493, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4576, Miss = 2259, Miss_rate = 0.494, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 4539, Miss = 2258, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 286708
L2_total_cache_misses = 140405
L2_total_cache_miss_rate = 0.4897
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 80767
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67658
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7211
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=286708
icnt_total_pkts_simt_to_mem=286708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 286708
Req_Network_cycles = 105697
Req_Network_injected_packets_per_cycle =       2.7125 
Req_Network_conflicts_per_cycle =       0.0875
Req_Network_conflicts_per_cycle_util =       0.0985
Req_Bank_Level_Parallism =       3.0549
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0043
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0424

Reply_Network_injected_packets_num = 286708
Reply_Network_cycles = 105697
Reply_Network_injected_packets_per_cycle =        2.7125
Reply_Network_conflicts_per_cycle =        1.2478
Reply_Network_conflicts_per_cycle_util =       1.3983
Reply_Bank_Level_Parallism =       3.0396
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0219
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0339
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 59 sec (179 sec)
gpgpu_simulation_rate = 174960 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 1918644x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 147825901 us


gen_hists: 1 laps, 147825901.000000 us/lap, 18478237.625000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
