/* nextSrcData__FPUc nextSrcData(unsigned char *) */
/* nextSrcData */
/* 802D2CE4 002CFC24  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 802D2CE8 002CFC28  7C 08 02 A6 */	mflr r0
/* 802D2CEC 002CFC2C  90 01 00 24 */	stw r0, 0x24(r1)
/* 802D2CF0 002CFC30  39 61 00 20 */	addi r11, r1, 0x20
/* 802D2CF4 002CFC34  48 08 F4 E5 */	bl _savegpr_28
/* 802D2CF8 002CFC38  7C 64 1B 78 */	mr r4, r3
/* 802D2CFC 002CFC3C  80 0D 8E 50 */	lwz r0, JKRAram__szpEnd-_SDA_BASE_(r13)
/* 802D2D00 002CFC40  7F A4 00 50 */	subf r29, r4, r0
/* 802D2D04 002CFC44  57 A5 06 FF */	clrlwi. r5, r29, 0x1b
/* 802D2D08 002CFC48  41 82 00 14 */	beq lbl_802D2D1C
/* 802D2D0C 002CFC4C  80 6D 8E 4C */	lwz r3, JKRAram__szpBuf-_SDA_BASE_(r13)
/* 802D2D10 002CFC50  38 03 00 20 */	addi r0, r3, 0x20
/* 802D2D14 002CFC54  7F C5 00 50 */	subf r30, r5, r0
/* 802D2D18 002CFC58  48 00 00 08 */	b lbl_802D2D20
lbl_802D2D1C:
/* 802D2D1C 002CFC5C  83 CD 8E 4C */	lwz r30, JKRAram__szpBuf-_SDA_BASE_(r13)
lbl_802D2D20:
/* 802D2D20 002CFC60  7F C3 F3 78 */	mr r3, r30
/* 802D2D24 002CFC64  7F A5 EB 78 */	mr r5, r29
/* 802D2D28 002CFC68  4B D3 08 19 */	bl memcpy
/* 802D2D2C 002CFC6C  7F FE EA 14 */	add r31, r30, r29
/* 802D2D30 002CFC70  80 0D 8E 50 */	lwz r0, JKRAram__szpEnd-_SDA_BASE_(r13)
/* 802D2D34 002CFC74  7F 9F 00 50 */	subf r28, r31, r0
/* 802D2D38 002CFC78  80 0D 8E 64 */	lwz r0, JKRAram__transLeft-_SDA_BASE_(r13)
/* 802D2D3C 002CFC7C  7C 1C 00 40 */	cmplw r28, r0
/* 802D2D40 002CFC80  40 81 00 08 */	ble lbl_802D2D48
/* 802D2D44 002CFC84  7C 1C 03 78 */	mr r28, r0
lbl_802D2D48:
/* 802D2D48 002CFC88  38 60 00 01 */	li r3, 1
/* 802D2D4C 002CFC8C  80 8D 8E 6C */	lwz r4, JKRAram__srcAddress-_SDA_BASE_(r13)
/* 802D2D50 002CFC90  80 0D 8E 60 */	lwz r0, JKRAram__srcOffset-_SDA_BASE_(r13)
/* 802D2D54 002CFC94  7C 84 02 14 */	add r4, r4, r0
/* 802D2D58 002CFC98  7C BE EA 14 */	add r5, r30, r29
/* 802D2D5C 002CFC9C  38 1C 00 1F */	addi r0, r28, 0x1f
/* 802D2D60 002CFCA0  54 06 00 34 */	rlwinm r6, r0, 0, 0, 0x1a
/* 802D2D64 002CFCA4  38 E0 00 00 */	li r7, 0
/* 802D2D68 002CFCA8  48 00 0A D1 */	bl orderSync__12JKRAramPieceFiUlUlUlP12JKRAramBlock
/* 802D2D6C 002CFCAC  80 0D 8E 60 */	lwz r0, JKRAram__srcOffset-_SDA_BASE_(r13)
/* 802D2D70 002CFCB0  7C 00 E2 14 */	add r0, r0, r28
/* 802D2D74 002CFCB4  90 0D 8E 60 */	stw r0, JKRAram__srcOffset-_SDA_BASE_(r13)
/* 802D2D78 002CFCB8  80 0D 8E 64 */	lwz r0, JKRAram__transLeft-_SDA_BASE_(r13)
/* 802D2D7C 002CFCBC  7C 1C 00 51 */	subf. r0, r28, r0
/* 802D2D80 002CFCC0  90 0D 8E 64 */	stw r0, JKRAram__transLeft-_SDA_BASE_(r13)
/* 802D2D84 002CFCC4  40 82 00 0C */	bne lbl_802D2D90
/* 802D2D88 002CFCC8  7C 1F E2 14 */	add r0, r31, r28
/* 802D2D8C 002CFCCC  90 0D 8E 68 */	stw r0, JKRAram__srcLimit-_SDA_BASE_(r13)
lbl_802D2D90:
/* 802D2D90 002CFCD0  7F C3 F3 78 */	mr r3, r30
/* 802D2D94 002CFCD4  39 61 00 20 */	addi r11, r1, 0x20
/* 802D2D98 002CFCD8  48 08 F4 8D */	bl _restgpr_28
/* 802D2D9C 002CFCDC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 802D2DA0 002CFCE0  7C 08 03 A6 */	mtlr r0
/* 802D2DA4 002CFCE4  38 21 00 20 */	addi r1, r1, 0x20
/* 802D2DA8 002CFCE8  4E 80 00 20 */	blr
