<strong>verilog-end-block-ordered-re</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre></br>
"\\(\\<endcase\\>\\)\\|\\(\\<end\\>\\)\\|\\(\\<end\\(\\(function\\)\\|\\(task\\)\\|\\(module\\)\\|\\(primitive\\)\\|\\(interface\\)\\|\\(package\\)\\|\\(class\\)\\|\\(group\\)\\|\\(program\\)\\|\\(sequence\\)\\|\\(clocking\\)\\|\\)\\>\\)"</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Not documented as a variable.