Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Feb  8 15:58:31 2022
| Host         : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command      : report_utilization -hierarchical -hierarchical_depth 8 -file ./report/ban_interface_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                               Instance                              |                                   Module                                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+---------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                        |                                                                     (top) |      32601 |      31972 |     160 |  469 | 29235 |      0 |      0 |    0 |         87 |
|   bd_0_i                                                            |                                                                      bd_0 |      32601 |      31972 |     160 |  469 | 29235 |      0 |      0 |    0 |         87 |
|     hls_inst                                                        |                                                           bd_0_hls_inst_0 |      32601 |      31972 |     160 |  469 | 29235 |      0 |      0 |    0 |         87 |
|       (hls_inst)                                                    |                                                           bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       inst                                                          |                                             bd_0_hls_inst_0_ban_interface |      32601 |      31972 |     160 |  469 | 29235 |      0 |      0 |    0 |         87 |
|         (inst)                                                      |                                             bd_0_hls_inst_0_ban_interface |        498 |        498 |       0 |    0 |  3098 |      0 |      0 |    0 |          0 |
|         fadd_32ns_32ns_32_4_full_dsp_1_U594                         |              bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 |        396 |        396 |       0 |    0 |   234 |      0 |      0 |    0 |          2 |
|           (fadd_32ns_32ns_32_4_full_dsp_1_U594)                     |              bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 |         48 |         48 |       0 |    0 |    97 |      0 |      0 |    0 |          0 |
|           ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u         |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2782 |        348 |        348 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|             (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2782 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__15 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (inst)                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__15 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (i_synth)                                           |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 ADDSUB_OP.ADDSUB                                    |                                              bd_0_hls_inst_0_flt_add_2783 |        219 |        219 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|                 i_nd_to_rdy                                         |                bd_0_hls_inst_0_xbip_pipe_v3_0_6_viv__parameterized53_2784 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         fadd_32ns_32ns_32_4_full_dsp_1_U595                         |            bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_0 |        236 |        236 |       0 |    0 |   234 |      0 |      0 |    0 |          2 |
|           (fadd_32ns_32ns_32_4_full_dsp_1_U595)                     |            bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_0 |         16 |         16 |       0 |    0 |    97 |      0 |      0 |    0 |          0 |
|           ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u         |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2715 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|             (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2715 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__13 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (inst)                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__13 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (i_synth)                                           |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 ADDSUB_OP.ADDSUB                                    |                                              bd_0_hls_inst_0_flt_add_2716 |        219 |        219 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|                 i_nd_to_rdy                                         |                bd_0_hls_inst_0_xbip_pipe_v3_0_6_viv__parameterized53_2717 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         fadd_32ns_32ns_32_4_full_dsp_1_U596                         |            bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1 |        268 |        268 |       0 |    0 |   233 |      0 |      0 |    0 |          2 |
|           (fadd_32ns_32ns_32_4_full_dsp_1_U596)                     |            bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1 |         16 |         16 |       0 |    0 |    96 |      0 |      0 |    0 |          0 |
|           ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u         |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2648 |        252 |        252 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|             (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2648 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__14 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (inst)                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__14 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (i_synth)                                           |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 ADDSUB_OP.ADDSUB                                    |                                              bd_0_hls_inst_0_flt_add_2649 |        219 |        219 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|                 i_nd_to_rdy                                         |                bd_0_hls_inst_0_xbip_pipe_v3_0_6_viv__parameterized53_2650 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         fcmp_32ns_32ns_1_2_no_dsp_1_U592                            |                 bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 |       1014 |       1014 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|           (fcmp_32ns_32ns_1_2_no_dsp_1_U592)                        |                 bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 |        802 |        802 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|           ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u            |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2632 |        212 |        212 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)        |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2632 |        166 |        166 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                                 bd_0_hls_inst_0_floating_point_v7_1_13__7 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (inst)                                                |                                 bd_0_hls_inst_0_floating_point_v7_1_13__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__7 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (i_synth)                                           |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 COMP_OP.SPD.OP                                      |                                               bd_0_hls_inst_0_fp_cmp_2633 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         fcmp_32ns_32ns_1_2_no_dsp_1_U593                            |               bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_2 |         54 |         54 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|           (fcmp_32ns_32ns_1_2_no_dsp_1_U593)                        |               bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_2 |          9 |          9 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|           ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u            |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2618 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)        |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2618 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                                 bd_0_hls_inst_0_floating_point_v7_1_13__6 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (inst)                                                |                                 bd_0_hls_inst_0_floating_point_v7_1_13__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__6 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (i_synth)                                           |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 COMP_OP.SPD.OP                                      |                                               bd_0_hls_inst_0_fp_cmp_2619 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         fdiv_32ns_32ns_32_9_no_dsp_1_U597                           |                bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 |        791 |        759 |       0 |   32 |   391 |      0 |      0 |    0 |          0 |
|           (fdiv_32ns_32ns_32_9_no_dsp_1_U597)                       |                bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u           |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_2514 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|             (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)       |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_2514 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__2 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (inst)                                                |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__2 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (i_synth)                                           |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 DIV_OP.SPD.OP                                       |                                              bd_0_hls_inst_0_flt_div_2515 |        790 |        758 |       0 |   32 |   326 |      0 |      0 |    0 |          0 |
|                 i_nd_to_rdy                                         |                bd_0_hls_inst_0_xbip_pipe_v3_0_6_viv__parameterized12_2516 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         fmul_32ns_32ns_32_3_max_dsp_1_U590                          |               bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 |         79 |         79 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|           (fmul_32ns_32ns_32_3_max_dsp_1_U590)                      |               bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u          |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2495 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             (ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)      |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2495 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__11 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               (inst)                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized5__11 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|                 (i_synth)                                           |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized5__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 MULT.OP                                             |                                             bd_0_hls_inst_0_flt_mult_2496 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|                 i_nd_to_rdy                                         |                bd_0_hls_inst_0_xbip_pipe_v3_0_6_viv__parameterized88_2497 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         fmul_32ns_32ns_32_3_max_dsp_1_U591                          |             bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_3 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|           (fmul_32ns_32ns_32_3_max_dsp_1_U591)                      |             bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_3 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u          |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2476 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             (ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)      |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2476 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                    |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__12 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               (inst)                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               i_synth                                               |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized5__12 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|                 (i_synth)                                           |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized5__12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 MULT.OP                                             |                                             bd_0_hls_inst_0_flt_mult_2477 |         77 |         77 |       0 |    0 |    32 |      0 |      0 |    0 |          3 |
|                 i_nd_to_rdy                                         |                bd_0_hls_inst_0_xbip_pipe_v3_0_6_viv__parameterized88_2478 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_104_310_fu_1949       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_310 |        291 |        291 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_104_310_fu_1949)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_310 |        216 |        216 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2475 |         75 |         75 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_104_313_fu_1904       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_313 |        245 |        245 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_104_313_fu_1904)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_313 |        173 |        173 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2474 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_104_3_fu_1985         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_3 |        331 |        331 |       0 |    0 |   165 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_104_3_fu_1985)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_104_3 |        259 |        259 |       0 |    0 |   163 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2473 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_335_15_fu_2015        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_15 |         94 |         94 |       0 |    0 |    77 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_335_15_fu_2015)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_15 |          3 |          3 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2472 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_335_16_fu_2008        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_16 |        219 |        219 |       0 |    0 |    77 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_335_16_fu_2008)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_16 |        128 |        128 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2471 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_335_17_fu_2001        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_17 |        199 |        199 |       0 |    0 |    77 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_335_17_fu_2001)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_17 |        108 |        108 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2470 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_335_1_fu_2022         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_1 |        110 |        110 |       0 |    0 |    77 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_335_1_fu_2022)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_335_1 |         19 |         19 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2469 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_374_116_fu_1842       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_116 |         96 |         96 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_374_116_fu_1842)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_116 |         36 |         36 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2468 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_374_119_fu_1824       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_119 |        102 |        102 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_374_119_fu_1824)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_119 |         42 |         42 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2467 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_374_121_fu_1812       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_121 |         67 |         67 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_374_121_fu_1812)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_121 |          7 |          7 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2466 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_374_1_fu_1860         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_1 |         75 |         75 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_374_1_fu_1860)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_374_1 |         15 |         15 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2465 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_410_115_fu_1848       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_115 |         73 |         73 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_410_115_fu_1848)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_115 |         13 |         13 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2464 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_410_120_fu_1818       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_120 |        114 |        114 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_410_120_fu_1818)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_120 |         54 |         54 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2463 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_410_122_fu_1806       |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_122 |        102 |        102 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_410_122_fu_1806)   |   bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_122 |         42 |         42 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2462 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_410_1_fu_1854         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_1 |        141 |        141 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_410_1_fu_1854)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_410_1 |         81 |         81 |       0 |    0 |    43 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2461 |         60 |         60 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_53_14_fu_2029         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_14 |        135 |        135 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_53_14_fu_2029)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_14 |         20 |         20 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2460 |        115 |        115 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_53_1_fu_2036          |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_1 |        144 |        144 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_53_1_fu_2036)      |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_53_1 |         29 |         29 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2459 |        115 |        115 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_68_114_fu_1866        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_114 |         85 |         85 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_68_114_fu_1866)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_114 |         24 |         24 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2458 |         61 |         61 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_68_117_fu_1836        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_117 |         63 |         63 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_68_117_fu_1836)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_117 |          2 |          2 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2457 |         61 |         61 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_68_118_fu_1830        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_118 |         72 |         72 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_68_118_fu_1830)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_118 |          9 |          9 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2456 |         63 |         63 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_68_1_fu_1872          |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_1 |         70 |         70 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_68_1_fu_1872)      |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_68_1 |          9 |          9 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2455 |         61 |         61 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_84_111_fu_1884        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_111 |        185 |        185 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_84_111_fu_1884)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_111 |        180 |        180 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2454 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_84_18_fu_1929         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_18 |        148 |        148 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_84_18_fu_1929)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_18 |        143 |        143 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2453 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_84_1_fu_1965          |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_1 |         82 |         82 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_84_1_fu_1965)      |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_84_1 |         78 |         78 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2452 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_92_212_fu_1892        |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_212 |        190 |        190 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_92_212_fu_1892)    |    bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_212 |         99 |         99 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2451 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_92_29_fu_1937         |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_29 |        190 |        190 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_92_29_fu_1937)     |     bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_29 |         99 |         99 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2450 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_ban_interface_Pipeline_VITIS_LOOP_92_2_fu_1973          |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_2 |        190 |        190 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|           (grp_ban_interface_Pipeline_VITIS_LOOP_92_2_fu_1973)      |      bd_0_hls_inst_0_ban_interface_ban_interface_Pipeline_VITIS_LOOP_92_2 |         99 |         99 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                  | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2449 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_mul_body_fu_2048                                        |                                    bd_0_hls_inst_0_ban_interface_mul_body |       1920 |       1872 |      32 |   16 |  2395 |      0 |      0 |    0 |         15 |
|           (grp_mul_body_fu_2048)                                    |                                    bd_0_hls_inst_0_ban_interface_mul_body |        140 |        140 |       0 |    0 |   543 |      0 |      0 |    0 |          0 |
|           aux_U                                                     |                  bd_0_hls_inst_0_ban_interface_mul_body_aux_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |    32 |      0 |      0 |    0 |          0 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U493                          |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_2157 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U493)                      |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_2157 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2435 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2435 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                    bd_0_hls_inst_0_floating_point_v7_1_13 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                    bd_0_hls_inst_0_floating_point_v7_1_13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                                bd_0_hls_inst_0_floating_point_v7_1_13_viv |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279             |          bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3 |        192 |        192 |       0 |    0 |   165 |      0 |      0 |    0 |          0 |
|             (grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279)         |          bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_104_3 |        120 |        120 |       0 |    0 |   163 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2434 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230             |          bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1 |       1101 |       1085 |       0 |   16 |  1270 |      0 |      0 |    0 |         15 |
|             (grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230)         |          bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_169_1 |        183 |        167 |       0 |   16 |   463 |      0 |      0 |    0 |          0 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U448                     |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_2177 |        208 |        208 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U448)                 |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_2177 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2375 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |    0 |          2 |
|                 (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u) |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2375 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__19 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |    0 |          2 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U449                     |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_2178 |        219 |        219 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U449)                 |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_2178 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2308 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u) |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2308 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__20 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U450                     |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_2179 |        219 |        219 |       0 |    0 |   177 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U450)                 |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_2179 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|               ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2241 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u) |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2241 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                    bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2180 |         38 |         38 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U451                      |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_2181 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U451)                  |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_2181 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u      |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2222 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|                 (ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)  |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2222 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__13 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U452                      |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_2182 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U452)                  |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_2182 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u      |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2203 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|                 (ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)  |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2203 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__14 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             fmul_32ns_32ns_32_3_max_dsp_1_U453                      |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_2183 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|               (fmul_32ns_32ns_32_3_max_dsp_1_U453)                  |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_2183 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u      |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2184 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|                 (ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)  |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_2184 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                    bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|           grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241             |          bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1 |         44 |         44 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241)         |          bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_187_1 |         35 |         35 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2176 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249              |           bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1 |        238 |        238 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             (grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249)          |           bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_21_1 |        230 |        230 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2175 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259              |           bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1 |         43 |         43 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|             (grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259)          |           bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_84_1 |         13 |         13 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U470                        |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_2159 |         25 |         25 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U470)                    |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_2159 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u        |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2161 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)    |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_2161 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                                bd_0_hls_inst_0_floating_point_v7_1_13__14 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2160 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267              |           bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2 |        141 |        141 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267)          |           bd_0_hls_inst_0_ban_interface_mul_body_Pipeline_VITIS_LOOP_92_2 |         51 |         51 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_2158 |         90 |         90 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_operator_1_fu_1780                                      |                                  bd_0_hls_inst_0_ban_interface_operator_1 |       6795 |       6592 |      64 |  139 |  6472 |      0 |      0 |    0 |         36 |
|           (grp_operator_1_fu_1780)                                  |                                  bd_0_hls_inst_0_ban_interface_operator_1 |        217 |        217 |       0 |    0 |  1111 |      0 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U439                       |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1090 |        270 |        270 |       0 |    0 |   234 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U439)                   |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1090 |         50 |         50 |       0 |    0 |    97 |      0 |      0 |    0 |          0 |
|             ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2090 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2090 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__7 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__7 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U440                       |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1091 |        268 |        268 |       0 |    0 |   233 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U440)                   |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1091 |         48 |         48 |       0 |    0 |    96 |      0 |      0 |    0 |          0 |
|             ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2023 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_2023 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__8 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__8 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U441                       |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1092 |        268 |        268 |       0 |    0 |   233 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U441)                   |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1092 |         48 |         48 |       0 |    0 |    96 |      0 |      0 |    0 |          0 |
|             ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1956 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1956 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__9 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__9 |        220 |        220 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U445                          |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_1093 |         78 |         78 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U445)                      |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_1093 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_1942 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_1942 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                 bd_0_hls_inst_0_floating_point_v7_1_13__4 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                 bd_0_hls_inst_0_floating_point_v7_1_13__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__4 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U442                         |           bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_1094 |        791 |        759 |       0 |   32 |   390 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U442)                     |           bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_1094 |          0 |          0 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_1838 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_1838 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__1 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__1 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U443                         |           bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_1095 |        791 |        759 |       0 |   32 |   359 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U443)                     |           bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_1095 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_1734 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_1734 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__6 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__6 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U444                         |           bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_1096 |        791 |        759 |       0 |   32 |   360 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U444)                     |           bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_1096 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_1630 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |        bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_1630 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__7 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__7 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_301           |        bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_104_3 |        450 |        450 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|             (grp_operator_1_Pipeline_VITIS_LOOP_104_3_fu_301)       |        bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_104_3 |        378 |        378 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1629 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_1_Pipeline_VITIS_LOOP_215_1_fu_246           |        bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_215_1 |         94 |         91 |       0 |    3 |   137 |      0 |      0 |    0 |          0 |
|             (grp_operator_1_Pipeline_VITIS_LOOP_215_1_fu_246)       |        bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_215_1 |         54 |         51 |       0 |    3 |   135 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1628 |         40 |         40 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_281            |         bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_84_1 |        150 |        150 |       0 |    0 |   107 |      0 |      0 |    0 |          0 |
|             (grp_operator_1_Pipeline_VITIS_LOOP_84_1_fu_281)        |         bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_84_1 |         88 |         88 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U416                        |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_1612 |         57 |         57 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U416)                    |            bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_1612 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u        |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_1614 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)    |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_1614 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                                 bd_0_hls_inst_0_floating_point_v7_1_13__3 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1613 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_289            |         bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_92_2 |        190 |        190 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_operator_1_Pipeline_VITIS_LOOP_92_2_fu_289)        |         bd_0_hls_inst_0_ban_interface_operator_1_Pipeline_VITIS_LOOP_92_2 |         99 |         99 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1611 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_p_mul_1_fu_257                                        |                                     bd_0_hls_inst_0_ban_interface_p_mul_1 |       1058 |       1006 |      32 |   20 |  1529 |      0 |      0 |    0 |         15 |
|             (grp_p_mul_1_fu_257)                                    |                                     bd_0_hls_inst_0_ban_interface_p_mul_1 |          3 |          3 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             aux_U                                                   |                   bd_0_hls_inst_0_ban_interface_p_mul_1_aux_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |    32 |      0 |      0 |    0 |          0 |
|             grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66             |           bd_0_hls_inst_0_ban_interface_p_mul_1_Pipeline_VITIS_LOOP_169_1 |       1012 |        992 |       0 |   20 |  1291 |      0 |      0 |    0 |         15 |
|               (grp_p_mul_1_Pipeline_VITIS_LOOP_169_1_fu_66)         |           bd_0_hls_inst_0_ban_interface_p_mul_1_Pipeline_VITIS_LOOP_169_1 |         91 |         71 |       0 |   20 |   460 |      0 |      0 |    0 |          0 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U393                   |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1354 |        208 |        208 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U393)               |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1354 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1552 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U394                   |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1355 |        219 |        219 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U394)               |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1355 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1485 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U395                   |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1356 |        219 |        219 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U395)               |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1356 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1418 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               flow_control_loop_pipe_sequential_init_U              | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1357 |         41 |         41 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U396                    |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1358 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U396)                |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1358 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_1399 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U397                    |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1359 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U397)                |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1359 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_1380 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U398                    |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1360 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U398)                |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1360 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_1361 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79             |           bd_0_hls_inst_0_ban_interface_p_mul_1_Pipeline_VITIS_LOOP_187_1 |         11 |         11 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|               (grp_p_mul_1_Pipeline_VITIS_LOOP_187_1_fu_79)         |           bd_0_hls_inst_0_ban_interface_p_mul_1_Pipeline_VITIS_LOOP_187_1 |          2 |          2 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1353 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_p_mul_fu_264                                          |                                  bd_0_hls_inst_0_ban_interface_p_mul_1097 |       1380 |       1328 |      32 |   20 |  1478 |      0 |      0 |    0 |         15 |
|             (grp_p_mul_fu_264)                                      |                                  bd_0_hls_inst_0_ban_interface_p_mul_1097 |          3 |          3 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             aux_U                                                   |                bd_0_hls_inst_0_ban_interface_p_mul_aux_RAM_AUTO_1R1W_1098 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |    0 |          0 |
|             grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110              |        bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_169_1_1099 |       1044 |       1024 |       0 |   20 |  1237 |      0 |      0 |    0 |         15 |
|               (grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110)          |        bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_169_1_1099 |        171 |        151 |       0 |   20 |   445 |      0 |      0 |    0 |          0 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U52                    |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1102 |        208 |        208 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U52)                |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1102 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1294 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U53                    |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1103 |        219 |        219 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U53)                |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1103 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1227 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U54                    |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1104 |        219 |        219 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U54)                |         bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_1104 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1160 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               flow_control_loop_pipe_sequential_init_U              | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1105 |         42 |         42 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U55                     |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1106 |         29 |         29 |       0 |    0 |    58 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U55)                 |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1106 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_1147 |         29 |         29 |       0 |    0 |    26 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U56                     |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1107 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U56)                 |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1107 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_1128 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U57                     |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1108 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U57)                 |          bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_1108 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |       bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_1109 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128              |        bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_187_1_1100 |        301 |        301 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|               (grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128)          |        bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_187_1_1100 |        292 |        292 |       0 |    0 |   104 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              | bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_1101 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_operator_1_s_fu_1798                                    |                                bd_0_hls_inst_0_ban_interface_operator_1_s |       1957 |       1957 |       0 |    0 |  1631 |      0 |      0 |    0 |          2 |
|           (grp_operator_1_s_fu_1798)                                |                                bd_0_hls_inst_0_ban_interface_operator_1_s |         91 |         91 |       0 |    0 |   342 |      0 |      0 |    0 |          0 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U587                          |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_989 |         47 |         47 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U587)                      |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_989 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_1076 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |         bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_1076 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                bd_0_hls_inst_0_floating_point_v7_1_13__13 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                bd_0_hls_inst_0_floating_point_v7_1_13__13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                            bd_0_hls_inst_0_floating_point_v7_1_13_viv__13 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_p_sum_fu_132                                          |                                       bd_0_hls_inst_0_ban_interface_p_sum |       1819 |       1819 |       0 |    0 |  1257 |      0 |      0 |    0 |          2 |
|             (grp_p_sum_fu_132)                                      |                                       bd_0_hls_inst_0_ban_interface_p_sum |        429 |        429 |       0 |    0 |   740 |      0 |      0 |    0 |          0 |
|             fadd_32ns_32ns_32_4_full_dsp_1_U582                     |          bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_990 |        383 |        383 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|               (fadd_32ns_32ns_32_4_full_dsp_1_U582)                 |          bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_990 |        100 |        100 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|               ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u     |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1009 |        283 |        283 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u) |      bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_1009 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__18 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U583                        |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_991 |         23 |         23 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U583)                    |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_991 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u        |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_995 |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)    |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_995 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                                bd_0_hls_inst_0_floating_point_v7_1_13__12 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286              |             bd_0_hls_inst_0_ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3 |        604 |        604 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|               (grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286)          |             bd_0_hls_inst_0_ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3 |        527 |        527 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_994 |         77 |         77 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262               |              bd_0_hls_inst_0_ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1 |         77 |         77 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|               (grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262)           |              bd_0_hls_inst_0_ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1 |         72 |         72 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_993 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272               |              bd_0_hls_inst_0_ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2 |        303 |        303 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|               (grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272)           |              bd_0_hls_inst_0_ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2 |        195 |        195 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_992 |        108 |        108 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_operator_2_fu_1772                                      |                                  bd_0_hls_inst_0_ban_interface_operator_2 |       1481 |       1481 |       0 |    0 |  1408 |      0 |      0 |    0 |          2 |
|           (grp_operator_2_fu_1772)                                  |                                  bd_0_hls_inst_0_ban_interface_operator_2 |        189 |        189 |       0 |    0 |   691 |      0 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U227                       |          bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_886 |        299 |        299 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U227)                   |          bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_886 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |       bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_922 |        267 |        267 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)   |       bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_922 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__17 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (inst)                                              |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__17 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__17 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U228                          |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_887 |        223 |        223 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U228)                      |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_887 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_908 |        207 |        207 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_908 |        187 |        187 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                bd_0_hls_inst_0_floating_point_v7_1_13__11 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                bd_0_hls_inst_0_floating_point_v7_1_13__11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                            bd_0_hls_inst_0_floating_point_v7_1_13_viv__11 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329           |        bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3 |        319 |        319 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_329)       |        bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3 |        247 |        247 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_907 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354            |         bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_21_1 |          8 |          8 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_21_1_fu_354)        |         bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_21_1 |          0 |          0 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_906 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_506_1_fu_345           |        bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_506_1 |        154 |        154 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_506_1_fu_345)       |        bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_506_1 |        106 |        106 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_905 |         48 |         48 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303            |         bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1 |         96 |         96 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_303)        |         bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1 |         34 |         34 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U192                        |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_889 |         57 |         57 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U192)                    |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_889 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u        |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_891 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)    |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_891 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                                bd_0_hls_inst_0_floating_point_v7_1_13__10 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_890 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314            |         bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2 |        190 |        190 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_314)        |         bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2 |         99 |         99 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_888 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           mux_32_32_1_1_U229                                        |                               bd_0_hls_inst_0_ban_interface_mux_32_32_1_1 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         grp_operator_2_s_fu_1764                                    |                                bd_0_hls_inst_0_ban_interface_operator_2_s |       3331 |       3235 |       0 |   96 |  2037 |      0 |      0 |    0 |          0 |
|           (grp_operator_2_s_fu_1764)                                |                                bd_0_hls_inst_0_ban_interface_operator_2_s |        208 |        208 |       0 |    0 |   580 |      0 |      0 |    0 |          0 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U258                          |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_538 |         78 |         78 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U258)                      |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_538 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_872 |         62 |         62 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_872 |         42 |         42 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                 bd_0_hls_inst_0_floating_point_v7_1_13__2 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                 bd_0_hls_inst_0_floating_point_v7_1_13__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__2 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U255                         |            bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_539 |        791 |        759 |       0 |   32 |   390 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U255)                     |            bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_539 |          0 |          0 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_768 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_768 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__3 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__3 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U256                         |            bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_540 |        791 |        759 |       0 |   32 |   359 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U256)                     |            bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_540 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_664 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_664 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__4 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__4 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U257                         |            bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_541 |        791 |        759 |       0 |   32 |   360 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U257)                     |            bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_541 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_560 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_560 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__5 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__5 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244         |      bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s |        388 |        388 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244)     |      bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s |        313 |        313 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_559 |         75 |         75 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224          |       bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s |         79 |         79 |       0 |    0 |    47 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224)      |       bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s |         18 |         18 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U232                        |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_543 |         56 |         56 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U232)                    |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_543 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u        |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_545 |         24 |         24 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)    |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_545 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 inst                                                |                                 bd_0_hls_inst_0_floating_point_v7_1_13__1 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_544 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232          |       bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s |        206 |        206 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232)      |       bd_0_hls_inst_0_ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s |        131 |        131 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_542 |         75 |         75 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_operator_3_fu_1788                                      |                                  bd_0_hls_inst_0_ban_interface_operator_3 |       2796 |       2796 |       0 |    0 |  2197 |      0 |      0 |    0 |          2 |
|           (grp_operator_3_fu_1788)                                  |                                  bd_0_hls_inst_0_ban_interface_operator_3 |        503 |        503 |       0 |    0 |   723 |      0 |      0 |    0 |          0 |
|           fadd_32ns_32ns_32_4_full_dsp_1_U551                       |          bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_434 |        348 |        348 |       0 |    0 |   201 |      0 |      0 |    0 |          2 |
|             (fadd_32ns_32ns_32_4_full_dsp_1_U551)                   |          bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_434 |         65 |         65 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u       |       bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_471 |        283 |        283 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               (ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u)   |       bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_471 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__16 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|                 (inst)                                              |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized1__16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized3__16 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U552                          |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_435 |        287 |        287 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U552)                      |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_435 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_457 |        255 |        255 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_457 |        235 |        235 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                 bd_0_hls_inst_0_floating_point_v7_1_13__8 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                 bd_0_hls_inst_0_floating_point_v7_1_13__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__8 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U553                          |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_436 |         21 |         21 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U553)                      |             bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_436 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_443 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |          bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_443 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                 bd_0_hls_inst_0_floating_point_v7_1_13__9 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                 bd_0_hls_inst_0_floating_point_v7_1_13__9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__9 |         20 |         20 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379           |        bd_0_hls_inst_0_ban_interface_operator_3_Pipeline_VITIS_LOOP_104_3 |        429 |        429 |       0 |    0 |   165 |      0 |      0 |    0 |          0 |
|             (grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379)       |        bd_0_hls_inst_0_ban_interface_operator_3_Pipeline_VITIS_LOOP_104_3 |        356 |        356 |       0 |    0 |   163 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_442 |         73 |         73 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355            |         bd_0_hls_inst_0_ban_interface_operator_3_Pipeline_VITIS_LOOP_84_1 |         76 |         76 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             (grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355)        |         bd_0_hls_inst_0_ban_interface_operator_3_Pipeline_VITIS_LOOP_84_1 |         71 |         71 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_441 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365            |         bd_0_hls_inst_0_ban_interface_operator_3_Pipeline_VITIS_LOOP_92_2 |        142 |        142 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365)        |         bd_0_hls_inst_0_ban_interface_operator_3_Pipeline_VITIS_LOOP_92_2 |         51 |         51 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_440 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_p_sum_1_fu_346                                        |                                     bd_0_hls_inst_0_ban_interface_p_sum_1 |        991 |        991 |       0 |    0 |   926 |      0 |      0 |    0 |          0 |
|             (grp_p_sum_1_fu_346)                                    |                                     bd_0_hls_inst_0_ban_interface_p_sum_1 |        369 |        369 |       0 |    0 |   642 |      0 |      0 |    0 |          0 |
|             grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278            |           bd_0_hls_inst_0_ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3 |        242 |        242 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|               (grp_p_sum_1_Pipeline_VITIS_LOOP_104_3_fu_278)        |           bd_0_hls_inst_0_ban_interface_p_sum_1_Pipeline_VITIS_LOOP_104_3 |        165 |        165 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_439 |         77 |         77 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254             |            bd_0_hls_inst_0_ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1 |         77 |         77 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|               (grp_p_sum_1_Pipeline_VITIS_LOOP_84_1_fu_254)         |            bd_0_hls_inst_0_ban_interface_p_sum_1_Pipeline_VITIS_LOOP_84_1 |         72 |         72 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_438 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264             |            bd_0_hls_inst_0_ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2 |        303 |        303 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|               (grp_p_sum_1_Pipeline_VITIS_LOOP_92_2_fu_264)         |            bd_0_hls_inst_0_ban_interface_p_sum_1_Pipeline_VITIS_LOOP_92_2 |        195 |        195 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_437 |        108 |        108 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_operator_add_fu_1920                                    |                                bd_0_hls_inst_0_ban_interface_operator_add |       1194 |       1194 |       0 |    0 |  1076 |      0 |      0 |    0 |          0 |
|           (grp_operator_add_fu_1920)                                |                                bd_0_hls_inst_0_ban_interface_operator_add |        288 |        288 |       0 |    0 |   564 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351           |        bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s |        297 |        297 |       0 |    0 |   166 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_104_3_s_fu_351)       |        bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_104_3_s |        220 |        220 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_433 |         77 |         77 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367              |           bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_21_1 |        198 |        198 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_21_1_fu_367)          |           bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_21_1 |        190 |        190 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_432 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311             |          bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_506_1 |         90 |         90 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_506_1_fu_311)         |          bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_506_1 |         47 |         47 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_431 |         43 |         43 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325            |         bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s |        114 |        114 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_84_1_s_fu_325)        |         bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_84_1_s |        109 |        109 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_430 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336            |         bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s |        207 |        207 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_92_2_s_fu_336)        |         bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_92_2_s |        132 |        132 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_429 |         75 |         75 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_operator_div_fu_1878                                    |                                bd_0_hls_inst_0_ban_interface_operator_div |       4012 |       3893 |      32 |   87 |  3600 |      0 |      0 |    0 |         15 |
|           (grp_operator_div_fu_1878)                                |                                bd_0_hls_inst_0_ban_interface_operator_div |        194 |        194 |       0 |    0 |   885 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U115                         |             bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_20 |        791 |        759 |       0 |   32 |   359 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U115)                     |             bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_20 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_325 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |         bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_325 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__8 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                 bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0__8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |             bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1__8 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           fdiv_32ns_32ns_32_9_no_dsp_1_U116                         |             bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_21 |        791 |        759 |       0 |   32 |   391 |      0 |      0 |    0 |          0 |
|             (fdiv_32ns_32ns_32_9_no_dsp_1_U116)                     |             bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_21 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u         |             bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|               (ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u)     |             bd_0_hls_inst_0_ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                    bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                    bd_0_hls_inst_0_floating_point_v7_1_13__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized1 |        791 |        759 |       0 |   32 |   327 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281             |          bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_104_3 |        194 |        194 |       0 |    0 |   165 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_104_3_fu_281)         |          bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_104_3 |        120 |        120 |       0 |    0 |   163 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_245 |         74 |         74 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230             |          bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_215_1 |        238 |        235 |       0 |    3 |   105 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_215_1_fu_230)         |          bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_215_1 |        198 |        195 |       0 |    3 |   103 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_244 |         40 |         40 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261              |           bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_84_1 |        160 |        160 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_84_1_fu_261)          |           bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_84_1 |        155 |        155 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_243 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269              |           bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_92_2 |        286 |        286 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_operator_Pipeline_VITIS_LOOP_92_2_fu_269)          |           bd_0_hls_inst_0_ban_interface_operator_Pipeline_VITIS_LOOP_92_2 |        195 |        195 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |  bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_242 |         91 |         91 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_p_mul_fu_241                                          |                                       bd_0_hls_inst_0_ban_interface_p_mul |       1358 |       1306 |      32 |   20 |  1517 |      0 |      0 |    0 |         15 |
|             (grp_p_mul_fu_241)                                      |                                       bd_0_hls_inst_0_ban_interface_p_mul |         11 |         11 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             aux_U                                                   |                     bd_0_hls_inst_0_ban_interface_p_mul_aux_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |    32 |      0 |      0 |    0 |          0 |
|             grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110              |             bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_169_1 |        982 |        962 |       0 |   20 |  1276 |      0 |      0 |    0 |         15 |
|               (grp_p_mul_Pipeline_VITIS_LOOP_169_1_fu_110)          |             bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_169_1 |         91 |         71 |       0 |   20 |   470 |      0 |      0 |    0 |          0 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U52                    |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_23 |        208 |        208 |       0 |    0 |   136 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U52)                |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_23 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |       bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_183 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U53                    |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_24 |        219 |        219 |       0 |    0 |   200 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U53)                |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_24 |          0 |          0 |       0 |    0 |    63 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |       bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_116 |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               fadd_32ns_32ns_32_4_full_dsp_1_U54                    |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_25 |        219 |        219 |       0 |    0 |   177 |      0 |      0 |    0 |          2 |
|                 (fadd_32ns_32ns_32_4_full_dsp_1_U54)                |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_25 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u   |           bd_0_hls_inst_0_ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip |        219 |        219 |       0 |    0 |   137 |      0 |      0 |    0 |          2 |
|               flow_control_loop_pipe_sequential_init_U              |   bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_26 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U55                     |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_27 |         79 |         79 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U55)                 |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_27 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |         bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_68 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U56                     |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_28 |         79 |         79 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U56)                 |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_28 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |         bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_49 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               fmul_32ns_32ns_32_3_max_dsp_1_U57                     |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_29 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|                 (fmul_32ns_32ns_32_3_max_dsp_1_U57)                 |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_29 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|                 ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u    |         bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_30 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|             grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128              |             bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_187_1 |        333 |        333 |       0 |    0 |   106 |      0 |      0 |    0 |          0 |
|               (grp_p_mul_Pipeline_VITIS_LOOP_187_1_fu_128)          |             bd_0_hls_inst_0_ban_interface_p_mul_Pipeline_VITIS_LOOP_187_1 |        324 |        324 |       0 |    0 |   104 |      0 |      0 |    0 |          0 |
|               flow_control_loop_pipe_sequential_init_U              |   bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_22 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_sqrt_fu_2043                                            |                                        bd_0_hls_inst_0_ban_interface_sqrt |       1888 |       1757 |      32 |   99 |  1913 |      0 |      0 |    0 |          3 |
|           (grp_sqrt_fu_2043)                                        |                                        bd_0_hls_inst_0_ban_interface_sqrt |        242 |        242 |       0 |    0 |   578 |      0 |      0 |    0 |          0 |
|           aux_U                                                     |                      bd_0_hls_inst_0_ban_interface_sqrt_aux_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |    32 |      0 |      0 |    0 |          0 |
|           fcmp_32ns_32ns_1_2_no_dsp_1_U379                          |               bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_4 |         42 |         42 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|             (fcmp_32ns_32ns_1_2_no_dsp_1_U379)                      |               bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_4 |         16 |         16 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|             ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u          |              bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               (ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u)      |              bd_0_hls_inst_0_ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                                 bd_0_hls_inst_0_floating_point_v7_1_13__5 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                                 bd_0_hls_inst_0_floating_point_v7_1_13__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                             bd_0_hls_inst_0_floating_point_v7_1_13_viv__5 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           fmul_32ns_32ns_32_3_max_dsp_1_U378                        |             bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_5 |         78 |         78 |       0 |    0 |    97 |      0 |      0 |    0 |          3 |
|             (fmul_32ns_32ns_32_3_max_dsp_1_U378)                    |             bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_5 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u        |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|               (ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u)    |            bd_0_hls_inst_0_ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__10 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|                 (inst)                                              |                bd_0_hls_inst_0_floating_point_v7_1_13__parameterized2__10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |            bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized5__10 |         78 |         78 |       0 |    0 |    33 |      0 |      0 |    0 |          3 |
|           fsqrt_32ns_32ns_32_8_no_dsp_1_U380                        |               bd_0_hls_inst_0_ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 |        433 |        422 |       0 |   11 |   304 |      0 |      0 |    0 |          0 |
|             (fsqrt_32ns_32ns_32_8_no_dsp_1_U380)                    |               bd_0_hls_inst_0_ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1 |         17 |         17 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|             ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u        |            bd_0_hls_inst_0_ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip |        416 |        405 |       0 |   11 |   239 |      0 |      0 |    0 |          0 |
|               (ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u)    |            bd_0_hls_inst_0_ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                                  |                    bd_0_hls_inst_0_floating_point_v7_1_13__parameterized3 |        416 |        405 |       0 |   11 |   239 |      0 |      0 |    0 |          0 |
|                 (inst)                                              |                    bd_0_hls_inst_0_floating_point_v7_1_13__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 i_synth                                             |                bd_0_hls_inst_0_floating_point_v7_1_13_viv__parameterized7 |        416 |        405 |       0 |   11 |   239 |      0 |      0 |    0 |          0 |
|           grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182                 |              bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_169_1 |        311 |        227 |       0 |   84 |   383 |      0 |      0 |    0 |          0 |
|             (grp_sqrt_Pipeline_VITIS_LOOP_169_1_fu_182)             |              bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_169_1 |        267 |        183 |       0 |   84 |   381 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |    bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_9 |         44 |         44 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191                 |              bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_187_1 |        189 |        189 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|             (grp_sqrt_Pipeline_VITIS_LOOP_187_1_fu_191)             |              bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_187_1 |        179 |        179 |       0 |    0 |   101 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |    bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_8 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199                  |               bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_21_1 |        309 |        309 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|             (grp_sqrt_Pipeline_VITIS_LOOP_21_1_fu_199)              |               bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_21_1 |        267 |        267 |       0 |    0 |    98 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |    bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_7 |         42 |         42 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_sqrt_Pipeline_VITIS_LOOP_444_1_fu_170                 |              bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_444_1 |        177 |        173 |       0 |    4 |   237 |      0 |      0 |    0 |          0 |
|             (grp_sqrt_Pipeline_VITIS_LOOP_444_1_fu_170)             |              bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_444_1 |        137 |        133 |       0 |    4 |   235 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |    bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init_6 |         40 |         40 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164                  |               bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_68_1 |         75 |         75 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|             (grp_sqrt_Pipeline_VITIS_LOOP_68_1_fu_164)              |               bd_0_hls_inst_0_ban_interface_sqrt_Pipeline_VITIS_LOOP_68_1 |         19 |         19 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                |      bd_0_hls_inst_0_ban_interface_flow_control_loop_pipe_sequential_init |         56 |         56 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
+---------------------------------------------------------------------+---------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+


