#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-597-gdc5429e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x163bb90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1661bf0 .scope module, "shift_register" "shift_register" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "shift_right";
    .port_info 2 /INPUT 1 "shift_left";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "input_bit";
    .port_info 5 /INPUT 8 "din";
    .port_info 6 /OUTPUT 1 "output_bit";
    .port_info 7 /OUTPUT 8 "dout";
P_0x1661d80 .param/l "DATA_WIDTH" 0 3 12, +C4<00000000000000000000000000001000>;
o0x7f5ab7a5f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x163be10_0 .net "clk", 0 0, o0x7f5ab7a5f018;  0 drivers
o0x7f5ab7a5f048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1685310_0 .net "din", 7 0, o0x7f5ab7a5f048;  0 drivers
v0x16853f0_0 .var "dout", 7 0;
o0x7f5ab7a5f0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x16854e0_0 .net "input_bit", 0 0, o0x7f5ab7a5f0a8;  0 drivers
o0x7f5ab7a5f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x16855a0_0 .net "load", 0 0, o0x7f5ab7a5f0d8;  0 drivers
v0x16856b0_0 .var "output_bit", 0 0;
o0x7f5ab7a5f138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1685770_0 .net "shift_left", 0 0, o0x7f5ab7a5f138;  0 drivers
o0x7f5ab7a5f168 .functor BUFZ 1, C4<z>; HiZ drive
v0x1685830_0 .net "shift_right", 0 0, o0x7f5ab7a5f168;  0 drivers
E_0x163bf80 .event posedge, v0x163be10_0;
    .scope S_0x1661bf0;
T_0 ;
    %wait E_0x163bf80;
    %load/vec4 v0x16855a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x1685310_0;
    %assign/vec4 v0x16853f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1685830_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x16853f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x16856b0_0, 0;
    %load/vec4 v0x16854e0_0;
    %load/vec4 v0x16853f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16853f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1685770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x16853f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x16856b0_0, 0;
    %load/vec4 v0x16853f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x16854e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x16853f0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "../../rtl/systemVerilog/shift_register.sv";
