\hypertarget{union__hw__adc__clmd}{}\section{\+\_\+hw\+\_\+adc\+\_\+clmd Union Reference}
\label{union__hw__adc__clmd}\index{\+\_\+hw\+\_\+adc\+\_\+clmd@{\+\_\+hw\+\_\+adc\+\_\+clmd}}


H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+MD -\/ A\+DC Minus-\/\+Side General Calibration Value Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+adc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clmd\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__adc__clmd_a1aec566f06569c9efee7a80ac8321b3d}{}\label{union__hw__adc__clmd_a1aec566f06569c9efee7a80ac8321b3d}

\item 
struct \hyperlink{struct__hw__adc__clmd_1_1__hw__adc__clmd__bitfields}{\+\_\+hw\+\_\+adc\+\_\+clmd\+::\+\_\+hw\+\_\+adc\+\_\+clmd\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__adc__clmd_a6a347cdf9ab7663340aa32417f42fa7a}{}\label{union__hw__adc__clmd_a6a347cdf9ab7663340aa32417f42fa7a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+D\+C\+\_\+\+C\+L\+MD -\/ A\+DC Minus-\/\+Side General Calibration Value Register (RW) 

Reset value\+: 0x0000000\+AU

The Minus-\/\+Side General Calibration Value (C\+L\+Mx) registers contain calibration information that is generated by the calibration function. These registers contain seven calibration values of varying widths\+: C\+L\+M0\mbox{[}5\+:0\mbox{]}, C\+L\+M1\mbox{[}6\+:0\mbox{]}, C\+L\+M2\mbox{[}7\+:0\mbox{]}, C\+L\+M3\mbox{[}8\+:0\mbox{]}, C\+L\+M4\mbox{[}9\+:0\mbox{]}, C\+L\+MS\mbox{[}5\+:0\mbox{]}, and C\+L\+MD\mbox{[}5\+:0\mbox{]}. C\+L\+Mx are automatically set when the self-\/calibration sequence is done, that is, C\+AL is cleared. If these registers are written by the user after calibration, the linearity error specifications may not be met. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+adc.\+h\end{DoxyCompactItemize}
