// Seed: 3311453414
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = 1;
  module_0();
  always @(posedge 1 < id_2 or posedge 1) begin
    wait ((id_15) == id_5);
  end
  wire id_25;
  wire id_26;
  wire id_27;
  assign id_20 = 1;
  nor (
      id_1,
      id_11,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_2,
      id_21,
      id_22,
      id_24,
      id_3,
      id_4,
      id_5,
      id_6,
      id_8
  );
endmodule
