INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab10/lab10/lab10.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab10/lab10/lab10.srcs/sim_1/new/controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
