<meta http-equiv="Content-Type" content="text/html; charset=utf-8"><link type="text/css" rel="stylesheet" href="resources/sheet.css" >
<style type="text/css">.ritz .waffle a { color: inherit; }.ritz .waffle .s5{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#d9ead3;text-align:left;font-weight:bold;color:#38761d;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s7{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#ffffff;text-align:left;font-weight:bold;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s8{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#d9ead3;text-align:left;color:#38761d;font-family:'Arial';font-size:11pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s4{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#cfe2f3;text-align:left;font-weight:bold;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s0{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#9fc5e8;text-align:center;font-weight:bold;color:#000000;font-family:'Arial';font-size:12pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s9{border-right:1px SOLID #000000;background-color:#9fc5e8;text-align:left;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s11{background-color:#9fc5e8;text-align:left;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s6{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#ffffff;text-align:left;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s3{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#cfe2f3;text-align:left;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s12{background-color:#efefef;text-align:center;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s1{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#9fc5e8;text-align:center;font-weight:bold;color:#434343;font-family:'Arial';font-size:12pt;vertical-align:middle;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s10{background-color:#efefef;text-align:left;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}.ritz .waffle .s2{border-bottom:1px SOLID #000000;border-right:1px SOLID #000000;background-color:#cfe2f3;text-align:center;color:#000000;font-family:'Arial';font-size:10pt;vertical-align:bottom;white-space:normal;overflow:hidden;word-wrap:break-word;direction:ltr;padding:2px 3px 2px 3px;}</style><svg style="display:none;" width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><defs><path id="checkedCheckboxId" d="M17,3 L4.75,3 C3.77875,3 3,3.7875 3,4.75 L3,17 C3,17.9625 3.77875,18.75 4.75,18.75 L17,18.75 C17.97125,18.75 18.75,17.9625 18.75,17 L18.75,4.75 C18.75,3.7875 17.97125,3 17,3 L17,3 Z M9.125,15.25 L4.75,10.875 L5.98375,9.64125 L9.125,12.77375 L15.76625,6.1325 L17,7.375 L9.125,15.25 L9.125,15.25 Z" transform="translate(-3.000000, -3.000000)"></path><path id="uncheckedCheckboxId" d="M17,3.75 L17,16 L4.75,16 L4.75,3.75 L17,3.75 L17,3.75 Z M17,2 L4.75,2 C3.7875,2 3,2.7875 3,3.75 L3,16 C3,16.9625 3.7875,17.75 4.75,17.75 L17,17.75 C17.9625,17.75 18.75,16.9625 18.75,16 L18.75,3.75 C18.75,2.7875 17.9625,2 17,2 L17,2 Z" transform="translate(-3.000000, -2.000000)"></path></defs></svg><div class="ritz grid-container" dir="ltr"><table class="waffle" cellspacing="0" cellpadding="0"><thead><tr><th class="row-header freezebar-origin-ltr"></th><th id="92754016C0" style="width:152px;" class="column-headers-background">A</th><th id="92754016C1" style="width:58px;" class="column-headers-background">B</th><th id="92754016C2" style="width:137px;" class="column-headers-background">C</th><th id="92754016C3" style="width:148px;" class="column-headers-background">D</th><th id="92754016C4" style="width:240px;" class="column-headers-background">E</th><th id="92754016C5" style="width:100px;" class="column-headers-background">F</th><th id="92754016C6" style="width:574px;" class="column-headers-background">G</th><th id="92754016C7" style="width:100px;" class="column-headers-background">H</th><th id="92754016C8" style="width:100px;" class="column-headers-background">I</th><th id="92754016C9" style="width:100px;" class="column-headers-background">J</th><th id="92754016C10" style="width:100px;" class="column-headers-background">K</th><th id="92754016C11" style="width:100px;" class="column-headers-background">L</th></tr></thead><tbody><tr style="height: 20px"><th id="92754016R0" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">1</div></th><td class="s0">Milestone</td><td class="s0">Done</td><td class="s0">Test Name</td><td class="s0">Feature</td><td class="s0"> Test Description</td><td class="s0">Test type</td><td class="s0">Test Stimulus</td><td class="s0">Reference</td><td class="s0">Status</td><td class="s0">Comments</td><td class="s0">Results</td><td class="s0">Document</td></tr><tr style="height: 20px"><th id="92754016R1" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">2</div></th><td class="s1" rowspan="2">Transmission Tests <br>(RS232)</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">single_tx_test</td><td class="s3" dir="ltr"><span style="font-weight:bold;">Transmission</span> operation by all <span style="font-weight:bold;">randomized</span> configuration settings</td><td class="s3" dir="ltr">Run a transmission with randomized configuration settings</td><td class="s3" dir="ltr">C-test</td><td class="s4" dir="ltr"><span style="font-weight:normal;">1. Apply reset for some clock cycles<br>2. Write 1 to the LCR[7] i.e. DLAB bit to access DLL/DLH CSRs<br>3. Write to DLL,DLH to set the divisor for the baudrate<br>4. Write 0 to the LCR[7] i.e. DLAB bit <br>5. Randomize the configuration settings (parity,stop bit, character length, break cntrl bit) and write the LCR register<br>6. Program the modem control register (optional in this case but necessary if fifos are enabled)<br>7. Write a randomized character (to be transmitted) in THR register<br>8. Monitor the </span><span style="font-weight:normal;font-style:italic;">&quot;sout&quot;</span><span style="font-weight:normal;"> pin via VIP monitor according to the configuration settings and write the monitored data to analysis_export port of scoreboard<br>9. Update mailbox with the monitored character in the scoreboard<br>10. Wait in C-test for the scoreboard to update mailbox with the monitored payload<br>11. Compare the expected data written to THR and the received data from scoreboard via mailbox </span><br>Repeat the test for sending more character bytes with other randomized cfg settings</td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.7</td><td class="s5" dir="ltr">PASSED</td><td class="s3" dir="ltr">* None of the interrupt enable<br>* No FIFO<br>*also add repeatitions </td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R2" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">3</div></th><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">fifo_enabled_tx_test</td><td class="s6" dir="ltr"><span style="font-weight:bold;">Transmission</span> operation with <span style="font-weight:bold;">enabled</span> <span style="font-weight:bold;">FIFO</span></td><td class="s6" dir="ltr">Run some transmissions on IP by enabling TX-FIFO and with the randomized configuration</td><td class="s6" dir="ltr">C-test</td><td class="s7" dir="ltr">Configure the IP <span style="font-weight:normal;">(as Step 1-6 in single_tx_test )   </span><br><span style="font-weight:normal;">7. Write 1 to the FCR[0] (FCROE) for enabling FIFO<br>8. Halt the transmission by setteing HTX bit of HTX register<br>9. Write multiple Randomized characters (to be transmitted) in THR register and fill the FIFO <br>10. Clear the HTX bit of HTX register to un-halt transmission and transmission will start<br>11. Monitor the &quot;sout&quot; pin via VIP monitor according to the configuration settings and write the monotored data to export port of scoreboard<br>12. Wait in C-test for the scoreboard to update mailbox with the monitored payload<br>13. Compare the expected data written to THR and the received data from scoreboard via mailbox </span><br>Repeat the test multiple times</td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.6<br>5.1.7</td><td class="s5" dir="ltr">PASSED</td><td class="s6" dir="ltr">* FIFO enabled for multiple transmissions.<br><br>C-test require some touchup modifications</td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R3" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">4</div></th><td class="s1" rowspan="2">Receive Tests<br>(RS232)</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">single_rec_test</td><td class="s3" dir="ltr">Single Receive operation by all the randomized configuration settings </td><td class="s3" dir="ltr">Run a receive test with all the random configuration settings</td><td class="s3" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s4" dir="ltr"><br><br>Configure the IP<span style="font-weight:normal;"> (as Step 1-6 in single_tx_test )   </span><br><span style="font-weight:normal;">7. Drive payload on &quot;sin&quot; pin via VIP driver w.r.t. the configuration settings. IP will start receiving data as soon the start-bit received at &quot;sin&quot; pin<br>8.  As the driver completes driving a payload, write the transaction to the scoreboard&#39;s analysis_export port<br>9. Scoreboard updates mailbox with the payload drived for the c-test<br>10. Wait in c-test for scoreboard to update mailbox <br>11. Read the RBR register <br>12. Compare the expected payload driven at sout and the received data read from RBR<br></span>Repeat the test multiple times</td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.7</td><td class="s5" dir="ltr">PASSED</td><td class="s3">* None of the interrupt enable<br>* No FIFO<br></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R4" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">5</div></th><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">fifo_enabled_rec_test</td><td class="s6">Receive operation with <span style="font-weight:bold;">enabled</span> <span style="font-weight:bold;">FIFO</span></td><td class="s6">Run some receive tests on IP by enabling RX-FIFO and randomized configuration settings</td><td class="s6" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s7" dir="ltr"><br>Configure the IP<span style="font-weight:normal;"> (as Step 1-6 in single_tx_test )   </span><br><span style="font-weight:normal;">7. Write to FCR for enabling FIFO and setting threshold level<br>    7.1. Write 1 to the FCR[0] (FCROE) for enabling FIFO<br>    7.2. Write at FCR[7:6] (RT) bit for RX FIFO trigger level <br>8. Run a sequence multiple times to Drive random payloads on &quot;sin&quot; pin via VIP driver w.r.t. the configuration settings. IP will start receiving data as soon the start-bit received at &quot;sin&quot; pin<br>9.  As the driver completes driving a payload, write the transaction to the scoreboard&#39;s analysis_export port<br>10. Scoreboard updates mailbox with the payload drived for the c-test<br>11. Wait in c-test for scoreboard to update mailbox <br>12. Read the RBR register <br>13. Compare the expected payload driven at sout and the received data read from RBR</span></td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.6<br>5.1.7</td><td class="s5" dir="ltr">PASSED</td><td class="s6" dir="ltr">* FIFO enabled for regressive testing.<br><br>C-test require some touchup modifications</td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R5" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">6</div></th><td class="s1">Rec Errors Test</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3">RecLineErr</td><td class="s3">To test the receive line error (overrun error, framing error, parity error, break error) set/clear logic</td><td class="s4" dir="ltr">OE: <span style="font-weight:normal;">Drive the sout for receive operation on IP when the received FIFO is already full (IF FIFO is enable) or RBR already having unread data. Read the corresponding error bit i.e. OE bit of LSR.</span><br>FE:<span style="font-weight:normal;"> Run receive sequence with intentially corrupted stop bit and read the corresponding error bit i.e. FE bit of LSR.</span><br>PE:<span style="font-weight:normal;"> Intentially corrupt the parity bit and run receive sequence on IP and read the corresponding error bit i.e. PE bit of LSR.</span><br>BE:<span style="font-weight:normal;"> Intentially send break sequences on sout pin of IP and read error from the corresponding error bit i.e. BI bit of LSR.</span><br><br>The errro bit should be cleared by IP upon reading LSR</td><td class="s3" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s4" dir="ltr">Configure the IP<span style="font-weight:normal;"> (as Step 1-6 in single_tx_test )</span>  and step-7 (enabling of FIFO and setting of threshold level) is optional <br><span style="font-weight:normal;">8. Run any of the following erroneous sequence<br>     -Drive payload on &quot;sin&quot; pin via VIP driver w.r.t. the configuration settings until the threshold level crossed (for OE)<br>     -Drive the stop bit corrupted payload on &quot;sin&quot; pin via VIP driver w.r.t. the configuration settings (for FE)<br>     -Drive the parity bit corrupted payload on &quot;sin&quot; pin via VIP driver w.r.t. the configuration settings (for PE)<br>     -Drive the break sequence on &quot;sin&quot; pin (i.e. all zeroes for whole frame) via VIP driver according to the configuration settings (for BE)<br>IP will start receiving data as soon the start-bit received at &quot;sin&quot; pin.<br>9.  As the driver completes driving a payload, write the transaction to the scoreboard&#39;s analysis_export port<br>10. Scoreboard updates mailbox with the payload drived for the c-test<br>11. Wait in c-test for scoreboard to update mailbox <br>12. Read the RBR register <br>13. Compare the expected payload driven at sout and the received data read from RBR<br>14. Read the LSR register and observe the corresponding bit (should be set to 1)<br>      -OE bit (LSR[1]) for overrun error<br>      -FE bit (LSR[3]) for frame error<br>      -PE bit (LSR[2]) for parity error <br>      -BI bit (LSR[4]) for break error</span><br>Repeat the test to cover all the receive errors</td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.6<br>5.1.7<br>5.1.10</td><td class="s8" dir="ltr">merged with receive line interrupt tests</td><td class="s3" dir="ltr">The test is pretty much same as the receive line interrupt. So it is merged with receive line inerrupt test</td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R6" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">7</div></th><td class="s1" rowspan="4">Interrupts Tests</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">rx_p_err_test /<br>rx_f_err_test</td><td class="s6">Receiver line status Interrupt Set/clear test</td><td class="s6" dir="ltr">Intentially run erroneous sequences and read the IIR register to check the respective interrupt i.e receive line interrupt in this particular case. Than clear that interrupt by LSR read, LSR also checks the interrupt source</td><td class="s6" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s7" dir="ltr">Configure the IP<span style="font-weight:normal;"> (as Step 1-6 in single_tx_test )    </span><br><span style="font-weight:normal;">7. Write to IER register to enable the required interrupts i.e. enable ELSI bit<br>8. Run any erroneous sequences-(PE / FE / OE / BI)<br>9. Interrupt should occur<br>10. Handler of the interrupt in C-test <br>  10.1. Reading IIR[3:0] (IID) register to find the respective interrupt. IID would be 4&#39;b0110 indicating the receive line error<br>  10.2. Read the LSR register to know the cause of interrupt. Handle the interrupt  in the respective manner<br>  10.3. Interrupt should gets cleared by reading LSR <br>  10.4. Update the respective mailbox entry for parity error and frame error<br>11. Compare the expected data, parity error, frame error (drived in VIP) and received data, parity error, frame error (via APB interface using C-test)</span></td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.5<br>5.1.5<br>5.1.6<br>5.1.7<br>2.9</td><td class="s5" dir="ltr">PASSED</td><td class="s6" dir="ltr">BI and OE is remaining</td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R7" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">8</div></th><td class="s2" dir="ltr"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">txrx_intr_test</td><td class="s3">Receiver data availbale and transmit hoding register empty Interrupt Set/clear test</td><td class="s3" dir="ltr">Receive data avilable ( FIFO disable) or RCVR FIFO trigger level reached. <br>Transmit holding register empty (FIFO disable) or TX FIFO is empty</td><td class="s3" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s4" dir="ltr">Configure the IP<span style="font-weight:normal;"> (as Step 1-6 in single_tx_test )    </span><br><span style="font-weight:normal;">7. Write to IER register to enable the required interrupts, i.e enable ETBEI, ERBFI bits<br>8. Interrupt would occur as the transmit holding register is empty<br>9. Reading IIR would down this interrupt<br>10. Drive some rx sequences without reading the RBR untill the FIFO trigger level reached (if FIFO enabled) <br>11. Interrupt should occur as the receive data available<br>12. Handler of the interrupt in C-test <br>    12.1. Reading IIR[3:0] (IID) register to find the respective interrupt. IID would be 4&#39;b0100 indicating the receive data available<br>    12.2. Interrupt should gets cleared by one RBR read (FIFO disable) or multiple read untill FIFO drops below trigger level (FIFO enable)<br>13. compare the drived and received payloads</span></td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.5<br>5.1.5<br>5.1.6<br>5.1.7<br>2.9</td><td class="s5" dir="ltr">PASSED</td><td class="s3"></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R8" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">9</div></th><td class="s2" dir="ltr"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">timout_intr_test</td><td class="s6">character timeout interrupt</td><td class="s6">No character in or out of the RCVR FIFO for four character time, while there is atleast one character in the FIFO</td><td class="s6" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s6" dir="ltr"><span style="font-weight:bold;">Configure the IP </span>(as Step 1-6 in single_tx_test )     <br>7. Write to IER register to enable the required interrupt, i.e. <br>8. Drive rx sequencen from VIP<br>    8.1. Do not perform any operation for atleast for 4 character time<br>    8.2. This would cause interrupt to occure as timeout interrupt<br>9. Handler of the interrupt in C-test <br>    9.1. Reading IIR[3:0] (IID) register to find the respective interrupt. IID would be 4&#39;b1100 indicating the timeout interrupt<br>    9.2. Interrupt should gets cleared by one RBR read<br>10. compare the drived and received payload</td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.5<br>5.1.5<br>5.1.6<br>5.1.7<br>2.9</td><td class="s5" dir="ltr">PASSED</td><td class="s6"></td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R9" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">10</div></th><td class="s2" dir="ltr"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">ri_ind_intr_test</td><td class="s3" dir="ltr">Ring Indicator port ri_n cause modem status interupt</td><td class="s3" dir="ltr">Assertion of ri_n (input port to IP) cause modem status interrupt</td><td class="s3" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s3" dir="ltr">Configure the IP (as Step 1-6 in single_tx_test )     <br>7. Write to IER register to enable the required interrupt, i.e.EDSSI<br>8. Drive the ri_n to LOW in the modem agent.<br>9. Wait for modem status interrupt to occure and handle in interrupt service routine function.<br>10. Interrupt gets down by MSR read<br>11. Check the MSR value, MSR[6] (RI bit) should be HIGH-(cause of interrupt)</td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>2.9<br>5.1<br>5.1.11<br>6.1<br><br></td><td class="s5" dir="ltr">PASSED</td><td class="s3"></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R10" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">11</div></th><td class="s1" rowspan="2">DMA Tests</td><td class="s2" dir="ltr"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">dma_tx_test</td><td class="s6" dir="ltr">DMA interface during transmission</td><td class="s6">To test the DMA operations and DMA TX interface signals i.e. dma_tx_ack_n, dma_tx_req_n, dma_tx_single_n</td><td class="s6" dir="ltr">C-test</td><td class="s7" dir="ltr">Configure the IP <span style="font-weight:normal;">(as Step 1-6 in single_tx_test )    </span><br><span style="font-weight:normal;">6. Write to FCR for enabling FIFO and setting threshold level also called watermark level<br>    6.1. Write 1 to the FCR[0] (FCROE) for enabling FIFO<br>    6.2. FCR[5:4] (TET) is not programmable in our case so the threshould is set as fifo_empty bydefault<br>7. Write 1 to HTX register to halt the transmission <br>8. IP will request to write into TX-FIFO using DMA I/F signals. Monitor the signal in the respective agent and communicate to c-test via mailbox<br>9. Fill the TX-FIFO by writing to THR upto the imaginary burst size selected<br>10. Communicate via mailbox to the respective agent to drive &quot;dma_tx_ack&quot; to HIGH<br>11. dma_tx_req must down now<br>12. Un-Halt the transmission and compare expected and actual data same as we already done done in fifo_en_tx_test<br>13. When we read all the data the dma_tx_req must HIGH again<br></span></td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>2.13<br>4.5<br>6.1<br>5.1</td><td class="s5" dir="ltr">PASSED</td><td class="s6"></td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R11" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">12</div></th><td class="s2" dir="ltr"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">dma_rx_test</td><td class="s3">DMA I/F during receive</td><td class="s3">To test the DMA operation and DMA RX interface signals i.e. dma_rx_ack_n, dma_rx_req_n, dma_rx_single_n</td><td class="s3" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s4" dir="ltr">Configure the IP <span style="font-weight:normal;">(as Step 1-6 in single_tx_test )    <br>7. Write to FCR for enabling FIFO and setting threshold level also called watermark level<br>    7.1. Write 1 to the FCR[0] (FCROE) for enabling FIFO<br>    7.2. Write at FCR[7:6] (RT) bit for RX FIFO trigger level also called watermark level<br>8. Fill the RX-FIFO by driving &quot;sin&quot; pin of IP more than watermark level<br>9. IP will request DMA to read from RX-FIFO using DMA I/F signals. Monitor the signal in the respective agent and communicate to c-test via mailbox<br>10. Read the RBR and communicate via mailbox to the respective agent to drive dma_rx_ack.<br>11. Repeat step-10 untill the dma_rx_req gets down<br>12. Compare the actual and expected data as we have done in fifo_en_rx_test<br></span>Run the test for different watermark level and observe the underflow and overflow of RX-FIFO also</td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>2.13<br>4.5<br>6.1<br>5.1</td><td class="s5" dir="ltr">PASSED</td><td class="s3"></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R12" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">13</div></th><td class="s1" dir="ltr">MODEM Tests <br></td><td class="s2" dir="ltr"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">modem_cntrl_txrx_test</td><td class="s6" dir="ltr">TX and RX operations controlled by modem control signals</td><td class="s6" dir="ltr">Disable autoflow control and enable fifo mode,<br>Control the TX operation by enabling DTR and RX operation by enabling RTS too.</td><td class="s6">C-test</td><td class="s7" dir="ltr">Configure the IP <span style="font-weight:normal;">(as Step 1-6 in single_tx_test )    </span><br><span style="font-weight:normal;">7. Write 1 to the FCR[0] (FCROE) for enabling FIFO<br>8. Disable dtr, rts and autoflow control in MCR<br>9. Fill the transmit fifo<br>10. Enable dtr so the vip assert cts and transmission can start<br>11. Compare expected and actual data same as in fifo_en_tx_test<br>12. Now enable rts too, so the vip drive the rx-sequence<br>13. Compare the expected and received payload same as in fifo_en_rx_test</span></td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>2.10<br>4.4<br>5.1<br>5.1.9<br>5.1.11</td><td class="s5" dir="ltr">PASSED</td><td class="s6"></td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R13" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">14</div></th><td class="s1" dir="ltr">Transmission Tests <br>(RS485)</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#uncheckedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">tx_test</td><td class="s3">Transmission operation by all <span style="font-weight:bold;">randomized</span> configuration settings</td><td class="s3">Run multiple transmissions every time with all the randomized configuration settings</td><td class="s3" dir="ltr">C-test</td><td class="s4" dir="ltr">Configure the IP<span style="font-weight:normal;"> (as Step 1-6 in single_tx_test )    <br>7. Enable and program the RS485 mode<br>8. Randomize the character to be transmitted in THR register<br>9. Monitor the &quot;sout&quot; pin via VIP according to the configuration settings and compare the expected and the received data<br>10. Wait for the transmission data to be completely transmitted and scoreboard updated the mailbox<br>11. Compare the data written to THR and the data received in monitor<br></span>Repeat the test to check all RS485 modes and assertion/ deassertion of re &amp; de signal </td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.7</td><td class="s3"></td><td class="s3" dir="ltr">* May need to add more tests to check all RS485 modes<br><br></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R14" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">15</div></th><td class="s1">Receive Tests<br>(RS485)</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#uncheckedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">rx_test</td><td class="s6">Receive operation by with all the configuration settings <span style="font-weight:bold;">randomized</span></td><td class="s6">Run number of receive tests every time with all the random configuration settings</td><td class="s6" dir="ltr">C-test <br>&amp;<br>sequence</td><td class="s7" dir="ltr">Configure the IP <span style="font-weight:normal;">(as Step 1-6 in single_tx_test )    </span><br><span style="font-weight:normal;">7. Enable and program the RS485 mode<br>8. Drive payload on &quot;sin&quot; pin via VIP driver w.r.t. the configuration settings. IP will start receiving data as soon the start-bit received at &quot;sin&quot; pin<br>9. Wait untill the VIP completely drives the payload<br>10. Read the RBR register<br>11. Compare the expected payload driven at sout and the received data read from RBR<br></span>Repeat the test to check all RS485 modes and assertion/ deassertion of re &amp; de signal </td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>6.1<br>5.1.8<br>5.1.2<br>5.1.4<br>5.1.3<br>5.1.7</td><td class="s6"></td><td class="s6" dir="ltr">* May need to add more tests to check all RS485 modes<br><br></td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R15" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">16</div></th><td class="s1" dir="ltr">Baud rate check</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#uncheckedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">brate_test</td><td class="s3" dir="ltr">Test the baudrate generator and baudout_n pin</td><td class="s3" dir="ltr">Program the DLL and DLH for baud ticks setting, and monitor baudout_n pin. The baudout_n pin must behaves correspond to the values written in DLL and DLH  </td><td class="s3" dir="ltr">C-test</td><td class="s4" dir="ltr">Configure the IP <span style="font-weight:normal;">(as Step 1-6 in single_tx_test ) <br>7. Enable the fifo and run some transmission test<br>8. Monitor the baudout_n pin in the respective </span><span style="font-weight:normal;font-style:italic;">agent.monitor<br></span><span style="font-weight:normal;">9. Count the number of clock cycles between the two consecutive negitive edges of baudout_n<br>10. The above count value must be equal to the value programmed in DLL and DLH registers</span></td><td class="s3" dir="ltr">DW_apb_uart_databook section::<br>1.2.1<br>2.1<br>4.8</td><td class="s3"></td><td class="s3"></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R16" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">17</div></th><td class="s1" rowspan="3">General CSR Test</td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">rd_reset_val_test</td><td class="s6" dir="ltr">Check the default value of each CSR after applying reset</td><td class="s6">Verify all reset values of each CSR as mentioned in the <span style="font-weight:bold;">DW_apb_uart_cc_constants.v</span></td><td class="s6" dir="ltr">C-test</td><td class="s6" dir="ltr"><br>Read every CSR value and compare with expected results mentioned in the DW_apb_uart_databook section::</td><td class="s6" dir="ltr">DW_apb_uart_databook section::<br>5.1</td><td class="s5" dir="ltr">PASSED</td><td class="s6"></td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R17" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">18</div></th><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s3" dir="ltr">bit_toggle_test</td><td class="s3" dir="ltr">Toggling of R-W bits of every CSR</td><td class="s3" dir="ltr">Toggle each read-write bit of every CSRs and interface ports with alternating 1&#39;s and 0&#39;s.</td><td class="s3" dir="ltr">C-test</td><td class="s3">Loop through each CSR&#39;s bit and interface port to write in such a way that every bit toggles.<br>Write all zeros and all ones than alternative ones and zeros</td><td class="s3"></td><td class="s5" dir="ltr">PASSED</td><td class="s3"></td><td class="s3"></td><td class="s3"></td></tr><tr style="height: 20px"><th id="92754016R18" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">19</div></th><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#checkedCheckboxId" fill="#000000"/></svg></td><td class="s6" dir="ltr">illegal_access_test</td><td class="s6" dir="ltr">check the access policies of every field of each csr</td><td class="s6" dir="ltr">Different Fields of a CSR comes with different access policies, To verify non-aliasing among access order and access policies between the fields of every CSR, we can make wrong access to the fields.</td><td class="s6" dir="ltr">C-test</td><td class="s6" dir="ltr">-Write zeros and ones to the read-only bits of every csr, the value souldn&#39;t be updated<br>-Write zeros and ones to the write-only bits of every csr, we should read the default value upon reading</td><td class="s6"></td><td class="s5" dir="ltr">PASSED</td><td class="s6"></td><td class="s6"></td><td class="s6"></td></tr><tr style="height: 20px"><th id="92754016R19" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">20</div></th><td class="s9"></td><td class="s2"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#uncheckedCheckboxId" fill="#000000"/></svg></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td></tr><tr style="height: 20px"><th id="92754016R20" style="height: 20px;" class="row-headers-background"><div class="row-header-wrapper" style="line-height: 20px">21</div></th><td class="s11"></td><td class="s12"><svg width="16px" height="16px" viewBox="0 0 16 16" version="1.1" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" style="display:inline;"><use xlink:href="#uncheckedCheckboxId" fill="#000000"/></svg></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td><td class="s10"></td></tr></tbody></table></div>