
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.045628                       # Number of seconds simulated
sim_ticks                                 45627782500                       # Number of ticks simulated
final_tick                               472828222500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71675                       # Simulator instruction rate (inst/s)
host_op_rate                                   120153                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32703617                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210064                       # Number of bytes of host memory used
host_seconds                                  1395.19                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             33984                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             82688                       # Number of bytes read from this memory
system.physmem.bytes_read::total               116672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        33984                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           33984                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                531                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1292                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1823                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               744809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              1812229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2557039                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          744809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             744809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              744809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             1812229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2557039                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1346.829122                       # Cycle average of tags in use
system.l2.total_refs                           354872                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1508                       # Sample count of references to valid blocks.
system.l2.avg_refs                         235.326260                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           361.171507                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             468.715142                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             516.942474                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088177                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.114432                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.126207                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.328816                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 7955                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               218147                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  226102                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           231233                       # number of Writeback hits
system.l2.Writeback_hits::total                231233                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             187258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187258                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  7955                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                405405                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413360                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7955                       # number of overall hits
system.l2.overall_hits::cpu.data               405405                       # number of overall hits
system.l2.overall_hits::total                  413360                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                531                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                639                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1170                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 653                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 531                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1292                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1823                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                531                       # number of overall misses
system.l2.overall_misses::cpu.data               1292                       # number of overall misses
system.l2.overall_misses::total                  1823                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28541500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     35342500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        63884000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34266000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      69608500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         98150000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28541500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     69608500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        98150000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           218786                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              227272                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       231233                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            231233                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187911                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            406697                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415183                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           406697                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415183                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.062574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005148                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003475                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062574                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003177                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004391                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062574                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003177                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004391                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53750.470810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55309.076682                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54601.709402                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52474.732006                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52474.732006                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53750.470810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53876.547988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53839.824465                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53750.470810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53876.547988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53839.824465                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           531                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           639                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1170                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            653                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1823                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1823                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22066500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     27560500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     49627000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26371000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22066500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     53931500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     75998000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22066500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     53931500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     75998000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.062574                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005148                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003475                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004391                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004391                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41556.497175                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 43130.672926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42416.239316                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40384.379786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40384.379786                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41556.497175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41742.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41688.425672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41556.497175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41742.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41688.425672                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                15643399                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15643399                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1108964                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9253448                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8610022                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.046635                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         91255565                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           18724039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      118205855                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15643399                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8610022                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      57604086                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 7185498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                8786636                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  17693887                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                142304                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           91188471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.198169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.855970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34824527     38.19%     38.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3440869      3.77%     41.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3658130      4.01%     45.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7369252      8.08%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 41895693     45.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             91188471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.171424                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.295328                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 21882144                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               7591480                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  54842696                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                798429                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6073710                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              197738418                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                6073710                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23909772                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4540020                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  53063789                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3601168                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              194767997                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1750467                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents                545448                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           229340348                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             475787562                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        294145565                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         181641997                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 29524534                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7574667                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             32440165                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8935532                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1977876                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           475600                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  189825096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               19196                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 174972013                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           6022221                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        22139610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     41371721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7476                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      91188471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.918795                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.181678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13949706     15.30%     15.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18859787     20.68%     35.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            25985069     28.50%     64.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            25433548     27.89%     92.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6960361      7.63%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        91188471                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2284930     16.02%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              11981159     83.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            147519      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             101197046     57.84%     57.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35687320     20.40%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30483254     17.42%     95.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7456874      4.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              174972013                       # Type of FU issued
system.cpu.iq.rate                           1.917385                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14266089                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.081534                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          335586855                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         143820011                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    117542540                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           125833950                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68165658                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56042533                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              120486337                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                68604246                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1930607                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4042525                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1769                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1705660                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2829                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6073710                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  460917                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 29461                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           189844292                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4802                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              32440165                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              8935532                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10725                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1769                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1105858                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        97219                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1203077                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             174320713                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              30134386                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            651298                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37443112                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12942991                       # Number of branches executed
system.cpu.iew.exec_stores                    7308726                       # Number of stores executed
system.cpu.iew.exec_rate                     1.910247                       # Inst execution rate
system.cpu.iew.wb_sent                      173838684                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173585073                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 134528560                       # num instructions producing a value
system.cpu.iew.wb_consumers                 206777987                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.902186                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.650594                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        22207397                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1108964                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     85114761                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.969539                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.669411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25628772     30.11%     30.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     15702036     18.45%     48.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6769112      7.95%     56.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9662764     11.35%     67.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     27352077     32.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     85114761                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              27352077                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    247606941                       # The number of ROB reads
system.cpu.rob.rob_writes                   385762305                       # The number of ROB writes
system.cpu.timesIdled                            6359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           67094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               0.912556                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.912556                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.095824                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.095824                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                258780308                       # number of integer regfile reads
system.cpu.int_regfile_writes               156890772                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94786817                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50502610                       # number of floating regfile writes
system.cpu.misc_regfile_reads                70317364                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8061                       # number of replacements
system.cpu.icache.tagsinuse                386.996772                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17684683                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8486                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2083.983384                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     386.996772                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.755853                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.755853                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17684683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17684683                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17684683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17684683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17684683                       # number of overall hits
system.cpu.icache.overall_hits::total        17684683                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9204                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9204                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9204                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9204                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9204                       # number of overall misses
system.cpu.icache.overall_misses::total          9204                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    141438500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141438500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    141438500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141438500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    141438500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141438500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17693887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17693887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17693887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17693887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17693887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17693887                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000520                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15367.068666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15367.068666                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15367.068666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15367.068666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15367.068666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15367.068666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          718                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          718                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          718                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          718                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          718                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          718                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117096500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117096500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117096500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117096500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000480                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000480                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000480                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000480                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13798.786236                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13798.786236                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13798.786236                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13798.786236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13798.786236                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13798.786236                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 406185                       # number of replacements
system.cpu.dcache.tagsinuse                511.622671                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34882301                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 406697                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  85.769752                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           428566378000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.622671                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999263                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999263                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     27840343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27840343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7041958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7041958                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34882301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34882301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34882301                       # number of overall hits
system.cpu.dcache.overall_hits::total        34882301                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       360526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360526                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187913                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       548439                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         548439                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       548439                       # number of overall misses
system.cpu.dcache.overall_misses::total        548439                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4621741000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4621741000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2473788142                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2473788142                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7095529142                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7095529142                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7095529142                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7095529142                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28200869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28200869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     35430740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35430740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     35430740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35430740                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012784                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025991                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015479                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015479                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015479                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015479                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12819.438820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12819.438820                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13164.539665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13164.539665                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12937.681569                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12937.681569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12937.681569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12937.681569                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        45315                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4114                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.014827                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       231233                       # number of writebacks
system.cpu.dcache.writebacks::total            231233                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       141740                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       141740                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       141742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       141742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       141742                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       141742                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       218786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218786                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187911                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       406697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       406697                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       406697                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       406697                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2474613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2474613500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2097948642                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2097948642                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4572562142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4572562142                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4572562142                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4572562142                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007758                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007758                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011479                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011479                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11310.657446                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11310.657446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11164.586650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11164.586650                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11243.166638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11243.166638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11243.166638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11243.166638                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
