// Seed: 4184237833
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  parameter id_3 = 1;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd93,
    parameter id_3  = 32'd33,
    parameter id_4  = 32'd39
) (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    input supply0 _id_3,
    input supply1 _id_4,
    input wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    output tri0 _id_10,
    output tri id_11,
    input uwire id_12,
    input wor id_13,
    input supply0 id_14
);
  logic [id_4  -  id_10 : id_3] id_16;
  module_0 modCall_1 (
      id_12,
      id_11
  );
  assign id_16 = -1;
endmodule
