INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Windows 7/Desktop/GitHub_Repo/Verilog_Applications/N-Bit-Adder/N-Bit-Adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Windows 7/Desktop/GitHub_Repo/Verilog_Applications/N-Bit-Adder/N-Bit-Adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Windows 7/Desktop/GitHub_Repo/Verilog_Applications/N-Bit-Adder/N-Bit-Adder.srcs/sources_1/new/nbit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Windows 7/Desktop/GitHub_Repo/Verilog_Applications/N-Bit-Adder/N-Bit-Adder.srcs/sim_1/new/tb_nbitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_nbitadder
