library ieee;
use ieee.std_logic_1164.all;

  entity e_my_coffee_maker_FSM is
  port (
  SW: in std_logic_vector(9 downto 0);
  KEY: in std_logc_vector(9 downto 0);
  LEDR: out std_logic_vector(9 downto 0));
  
  end entity;
  
  architecture a_my_coffee_maker_FSM of e_my_coffee_maker_FSM is
  
  
  begin
  
  
  end architecture;