Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Justin\Documents\EEC 181 - Senior Design\lab3\lab3_p2\lab3_p2_qsys.qsys" --block-symbol-file --output-directory="C:\Users\Justin\Documents\EEC 181 - Senior Design\lab3\lab3_p2\lab3_p2_qsys" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab3_p2/lab3_p2_qsys.qsys
Progress: Reading input file
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding done_input [altera_avalon_pio 15.0]
Progress: Parameterizing module done_input
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbutton [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbutton
Progress: Adding ready_output [altera_avalon_pio 15.0]
Progress: Parameterizing module ready_output
Progress: Adding sdram_master_avalon_interface_0 [sdram_master_avalon_interface 1.0]
Progress: Parameterizing module sdram_master_avalon_interface_0
Progress: Adding sys_clk [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3_p2_qsys.done_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab3_p2_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: lab3_p2_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: lab3_p2_qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: lab3_p2_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: lab3_p2_qsys.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Justin\Documents\EEC 181 - Senior Design\lab3\lab3_p2\lab3_p2_qsys.qsys" --synthesis=VERILOG --output-directory="C:\Users\Justin\Documents\EEC 181 - Senior Design\lab3\lab3_p2\lab3_p2_qsys\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab3_p2/lab3_p2_qsys.qsys
Progress: Reading input file
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding done_input [altera_avalon_pio 15.0]
Progress: Parameterizing module done_input
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pushbutton [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbutton
Progress: Adding ready_output [altera_avalon_pio 15.0]
Progress: Parameterizing module ready_output
Progress: Adding sdram_master_avalon_interface_0 [sdram_master_avalon_interface 1.0]
Progress: Parameterizing module sdram_master_avalon_interface_0
Progress: Adding sys_clk [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lab3_p2_qsys.done_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: lab3_p2_qsys.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: lab3_p2_qsys.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: lab3_p2_qsys.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: lab3_p2_qsys.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: lab3_p2_qsys.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: lab3_p2_qsys: Generating lab3_p2_qsys "lab3_p2_qsys" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: SDRAM: Starting RTL generation for module 'lab3_p2_qsys_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab3_p2_qsys_SDRAM --dir=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0003_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0003_SDRAM_gen//lab3_p2_qsys_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'lab3_p2_qsys_SDRAM'
Info: SDRAM: "lab3_p2_qsys" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: done_input: Starting RTL generation for module 'lab3_p2_qsys_done_input'
Info: done_input:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_p2_qsys_done_input --dir=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0004_done_input_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0004_done_input_gen//lab3_p2_qsys_done_input_component_configuration.pl  --do_build_sim=0  ]
Info: done_input: Done RTL generation for module 'lab3_p2_qsys_done_input'
Info: done_input: "lab3_p2_qsys" instantiated altera_avalon_pio "done_input"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "lab3_p2_qsys" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'lab3_p2_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab3_p2_qsys_jtag_uart_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0005_jtag_uart_0_gen//lab3_p2_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'lab3_p2_qsys_jtag_uart_0'
Info: jtag_uart_0: "lab3_p2_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'lab3_p2_qsys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab3_p2_qsys_onchip_memory2_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0006_onchip_memory2_0_gen//lab3_p2_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'lab3_p2_qsys_onchip_memory2_0'
Info: onchip_memory2_0: "lab3_p2_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pushbutton: Starting RTL generation for module 'lab3_p2_qsys_pushbutton'
Info: pushbutton:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_p2_qsys_pushbutton --dir=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0007_pushbutton_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0007_pushbutton_gen//lab3_p2_qsys_pushbutton_component_configuration.pl  --do_build_sim=0  ]
Info: pushbutton: Done RTL generation for module 'lab3_p2_qsys_pushbutton'
Info: pushbutton: "lab3_p2_qsys" instantiated altera_avalon_pio "pushbutton"
Info: ready_output: Starting RTL generation for module 'lab3_p2_qsys_ready_output'
Info: ready_output:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab3_p2_qsys_ready_output --dir=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0008_ready_output_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6845_5395180691067752782.dir/0008_ready_output_gen//lab3_p2_qsys_ready_output_component_configuration.pl  --do_build_sim=0  ]
Info: ready_output: Done RTL generation for module 'lab3_p2_qsys_ready_output'
Info: ready_output: "lab3_p2_qsys" instantiated altera_avalon_pio "ready_output"
Info: sdram_master_avalon_interface_0: "lab3_p2_qsys" instantiated sdram_master_avalon_interface "sdram_master_avalon_interface_0"
Info: sys_clk: "lab3_p2_qsys" instantiated altera_up_avalon_sys_sdram_pll "sys_clk"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "lab3_p2_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "lab3_p2_qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "lab3_p2_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "lab3_p2_qsys" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "lab3_p2_qsys" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sys_clk" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: sdram_master_avalon_interface_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sdram_master_avalon_interface_0_avalon_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: sdram_master_avalon_interface_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sdram_master_avalon_interface_0_avalon_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: SDRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab3/lab3_p2/lab3_p2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: lab3_p2_qsys: Done "lab3_p2_qsys" with 51 modules, 110 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
