Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  5 23:07:27 2021
| Host         : DESKTOP-EIN9C5U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FFT_Zynq_Axi_Lite_wrapper_timing_summary_routed.rpt -pb FFT_Zynq_Axi_Lite_wrapper_timing_summary_routed.pb -rpx FFT_Zynq_Axi_Lite_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FFT_Zynq_Axi_Lite_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Valid_Out_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Valid_Out_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][10]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][11]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][12]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][13]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][14]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][15]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][2]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][8]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Adress_Delay_reg[5][9]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Valid_Out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/send_to_mult_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4000 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.926        0.000                      0                 6273        0.027        0.000                      0                 6273        4.020        0.000                       0                  5411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.926        0.000                      0                 6273        0.027        0.000                      0                 6273        4.020        0.000                       0                  5411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 1.863ns (26.941%)  route 5.052ns (73.059%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.109     8.810    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]_0
    SLICE_X91Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     8.934    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_2__2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.332 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.332    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.446 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.446    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.560 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.560    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.894 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2/O[1]
                         net (fo=1, routed)           0.000     9.894    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2_n_6
    SLICE_X91Y53         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.605    12.784    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X91Y53         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X91Y53         FDRE (Setup_fdre_C_D)        0.062    12.821    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 1.842ns (26.718%)  route 5.052ns (73.282%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.109     8.810    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]_0
    SLICE_X91Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.934 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     8.934    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_i_2__2_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.332 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.332    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry_n_0
    SLICE_X91Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.446 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.446    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__0_n_0
    SLICE_X91Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.560 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.560    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__1_n_0
    SLICE_X91Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.873 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2/O[3]
                         net (fo=1, routed)           0.000     9.873    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result0_carry__2_n_4
    SLICE_X91Y53         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.605    12.784    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aclk
    SLICE_X91Y53         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X91Y53         FDRE (Setup_fdre_C_D)        0.062    12.821    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.779ns (12.404%)  route 5.501ns (87.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.558     9.259    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[5]
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/s00_axi_aclk
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-3]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X90Y58         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-3]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.779ns (12.404%)  route 5.501ns (87.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.558     9.259    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[5]
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/s00_axi_aclk
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-4]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X90Y58         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-4]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.779ns (12.404%)  route 5.501ns (87.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.558     9.259    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[5]
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/s00_axi_aclk
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-5]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X90Y58         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-5]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.779ns (12.404%)  route 5.501ns (87.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.558     9.259    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[5]
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/s00_axi_aclk
    SLICE_X90Y58         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-6]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X90Y58         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/result_reg[Re][-6]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 0.779ns (12.273%)  route 5.568ns (87.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.625     9.326    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/result_reg[5]
    DSP48_X3Y23          DSP48E1                                      r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.694    12.873    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/s00_axi_aclk
    DSP48_X3Y23          DSP48E1                                      r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full/CLK
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    12.305    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/res_full
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.779ns (12.429%)  route 5.489ns (87.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.545     9.247    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_0
    SLICE_X92Y60         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/s00_axi_aclk
    SLICE_X92Y60         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[2]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X92Y60         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.779ns (12.429%)  route 5.489ns (87.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.545     9.247    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_0
    SLICE_X92Y60         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/s00_axi_aclk
    SLICE_X92Y60         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X92Y60         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.779ns (12.429%)  route 5.489ns (87.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.685     2.979    FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y78         FDRE                                         r  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_fdre_C_Q)         0.478     3.457 f  FFT_Zynq_Axi_Lite_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.943     4.400    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/s00_axi_aresetn
    SLICE_X30Y89         LUT2 (Prop_lut2_I1_O)        0.301     4.701 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Im_b_Im_cmult/change_sign_inst_b/Addr_Counter[4]_i_1/O
                         net (fo=1208, routed)        4.545     9.247    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[5]_0
    SLICE_X92Y60         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        1.604    12.783    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/s00_axi_aclk
    SLICE_X92Y60         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[4]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X92Y60         FDRE (Setup_fdre_C_R)       -0.524    12.234    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/complex_multiply_inst/a_Re_b_Re_cmult/change_sign_inst_res/result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  2.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.565%)  route 0.175ns (55.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.659     0.995    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y101        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.175     1.311    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X26Y98         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.844     1.210    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y98         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.656     0.992    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.117     1.273    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[20]
    SLICE_X27Y98         FDRE                                         r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.844     1.210    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.071     1.246    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.659     0.995    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.227     1.386    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X30Y96         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.844     1.210    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Re][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.987%)  route 0.249ns (66.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.548     0.884    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/s00_axi_aclk
    SLICE_X52Y65         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Re][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Re][5]/Q
                         net (fo=1, routed)           0.249     1.260    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Re][15]
    SLICE_X46Y65         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.818     1.184    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/s00_axi_aclk
    SLICE_X46Y65         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][5]_srl2/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X46Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.211    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Im][-6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.548     0.884    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/s00_axi_aclk
    SLICE_X43Y80         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Im][-6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Im][-6]/Q
                         net (fo=1, routed)           0.056     1.080    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[0][Im][4]
    SLICE_X42Y80         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.814     1.180    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/s00_axi_aclk
    SLICE_X42Y80         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-6]_srl2/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.014    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-6]_srl2
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.575     0.911    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y91         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.056     1.107    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y91         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.843     1.209    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.575     0.911    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X55Y90         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]/Q
                         net (fo=3, routed)           0.125     1.177    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_reg[11]
    SLICE_X54Y89         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.843     1.209    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/s00_axi_aclk
    SLICE_X54Y89         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5/CLK
                         clock pessimism             -0.283     0.926    
    SLICE_X54Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/First_Stage/Adress_Delay_reg[4][11]_srl5
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.332%)  route 0.217ns (60.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.659     0.995    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y102        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.217     1.353    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y98         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.845     1.211    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.285    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[14][Re][-1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[14][Re][-1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.681%)  route 0.182ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.662     0.998    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X60Y100        FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[14][Re][-1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[14][Re][-1]/Q
                         net (fo=1, routed)           0.182     1.321    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_Output_Buff_reg[14][Re]__0[9]
    SLICE_X59Y99         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[14][Re][-1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.848     1.214    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/s00_axi_aclk
    SLICE_X59Y99         FDRE                                         r  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[14][Re][-1]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.066     1.245    FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/Adress_Change/Data_A_reg[14][Re][-1]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.703%)  route 0.223ns (61.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.659     0.995    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.223     1.359    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y99         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5423, routed)        0.844     1.210    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    FFT_Zynq_Axi_Lite_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FFT_Zynq_Axi_Lite_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y20  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y20  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y21  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y21  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/Im_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/Re_Memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y73  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y73  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y81  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y81  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][-2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y71  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y73  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y73  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[1].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y64  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X50Y64  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[2].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Re][-2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y82  FFT_Zynq_Axi_Lite_i/FFT_Butterfly_Axi_Li_0/inst/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst/Main/genblk1[3].FFT_INSTANCE/FFT_Block/first_input_buff_reg[2][Im][5]_srl2/CLK



