// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
// Date        : Tue Mar 21 13:16:20 2017
// Host        : DLT01-RO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               F:/Monica/Work/Vivado/NewStructRepos/Arty-Z7-20/Arty-Z7-20-hdmi-in/src/bd/hdmi_in/ip/hdmi_in_axi_vdma_0_0/hdmi_in_axi_vdma_0_0_sim_netlist.v
// Design      : hdmi_in_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "hdmi_in_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module hdmi_in_axi_vdma_0_0
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_out,
    s2mm_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) output [23:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [2:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) input [23:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [2:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) output s2mm_introut;

  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [1:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arcache;
  wire [7:0]m_axi_mm2s_arlen;
  wire [2:0]m_axi_mm2s_arprot;
  wire m_axi_mm2s_arready;
  wire [2:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [1:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awcache;
  wire [7:0]m_axi_s2mm_awlen;
  wire [2:0]m_axi_s2mm_awprot;
  wire m_axi_s2mm_awready;
  wire [2:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;

  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "0" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "4096" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "32" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "3" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "0" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "4096" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "32" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  hdmi_in_axi_vdma_0_0_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arcache(m_axi_mm2s_arcache),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(m_axi_mm2s_arprot),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awcache(m_axi_s2mm_awcache),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(m_axi_s2mm_awprot),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover
   (sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_data2addr_stop_req,
    m_axi_s2mm_wvalid,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \sig_strb_reg_out_reg[3] ,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    DI,
    m_axi_s2mm_wlast,
    Q,
    \sig_user_skid_reg_reg[0] ,
    m_axi_mm2s_rready,
    \sig_strb_skid_reg_reg[2] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0] ,
    fifo_wren,
    E,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    p_9_out,
    FIFO_Full_reg,
    s_axis_cmd_tvalid_reg,
    CO,
    datamover_idle_reg_0,
    s2mm_halt_cmplt,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg_0,
    \gcc0.gc0.count_d1_reg[0] ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    m_axi_s2mm_aclk,
    s_soft_reset_i_reg,
    halt_i_reg_0,
    sig_s_ready_out_reg,
    p_60_out,
    p_62_out,
    sts_tready_reg,
    m_axi_mm2s_rlast,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    DOUT,
    p_7_out,
    cmnd_wr,
    mm2s_halt,
    p_75_out,
    datamover_idle,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    cmnd_wr_0,
    \hsize_vid_reg[15] ,
    s2mm_dmacr,
    datamover_idle_1,
    m_axi_mm2s_arready,
    m_axi_s2mm_awready,
    m_axi_s2mm_wready,
    in,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_s2mm_bresp,
    p_0_out,
    D,
    sig_s_ready_dup3_reg,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    sig_s_ready_out_reg_0,
    m_axis_s2mm_sts_tready);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_data2addr_stop_req;
  output m_axi_s2mm_wvalid;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \sig_strb_reg_out_reg[3] ;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output [9:0]DI;
  output m_axi_s2mm_wlast;
  output [0:0]Q;
  output [0:0]\sig_user_skid_reg_reg[0] ;
  output m_axi_mm2s_rready;
  output [3:0]\sig_strb_skid_reg_reg[2] ;
  output \sig_mssa_index_reg_out_reg[1] ;
  output \sig_mssa_index_reg_out_reg[0] ;
  output fifo_wren;
  output [0:0]E;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  output p_9_out;
  output [0:0]FIFO_Full_reg;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]CO;
  output datamover_idle_reg_0;
  output s2mm_halt_cmplt;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output decerr_i_reg_0;
  output slverr_i_reg_0;
  output interr_i_reg_0;
  output [0:0]\gcc0.gc0.count_d1_reg[0] ;
  output [31:0]m_axi_mm2s_araddr;
  output [4:0]m_axi_mm2s_arlen;
  output [31:0]m_axi_s2mm_awaddr;
  output [5:0]m_axi_s2mm_awlen;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input m_axi_s2mm_aclk;
  input s_soft_reset_i_reg;
  input halt_i_reg_0;
  input [0:0]sig_s_ready_out_reg;
  input p_60_out;
  input p_62_out;
  input sts_tready_reg;
  input m_axi_mm2s_rlast;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input [8:0]DOUT;
  input p_7_out;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]p_75_out;
  input datamover_idle;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input cmnd_wr_0;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]s2mm_dmacr;
  input datamover_idle_1;
  input m_axi_mm2s_arready;
  input m_axi_s2mm_awready;
  input m_axi_s2mm_wready;
  input [48:0]in;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [1:0]m_axi_s2mm_bresp;
  input [9:0]p_0_out;
  input [26:0]D;
  input [1:0]sig_s_ready_dup3_reg;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input sig_s_ready_out_reg_0;
  input m_axis_s2mm_sts_tready;

  wire [0:0]CO;
  wire [26:0]D;
  wire [9:0]DI;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire cmnd_wr_0;
  wire datamover_idle;
  wire datamover_idle_1;
  wire datamover_idle_reg;
  wire datamover_idle_reg_0;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire dma_err;
  wire fifo_wren;
  wire [0:0]\gcc0.gc0.count_d1_reg[0] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [48:0]in;
  wire interr_i_reg;
  wire interr_i_reg_0;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [4:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [5:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [9:0]p_0_out;
  wire p_60_out;
  wire p_62_out;
  wire [0:0]p_75_out;
  wire p_7_out;
  wire p_9_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_soft_reset_i_reg;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg;
  wire [1:0]sig_s_ready_dup3_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire \sig_strb_reg_out_reg[3] ;
  wire [3:0]\sig_strb_skid_reg_reg[2] ;
  wire [0:0]\sig_user_skid_reg_reg[0] ;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire sts_tready_reg;

  hdmi_in_axi_vdma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.E(E),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .decerr_i_reg(decerr_i_reg),
        .fifo_wren(fifo_wren),
        .halt_i_reg(halt_i_reg),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_60_out(p_60_out),
        .p_62_out(p_62_out),
        .p_75_out(p_75_out),
        .p_7_out(p_7_out),
        .sig_halt_reg_dly1_reg(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\sig_user_skid_reg_reg[0] (\sig_user_skid_reg_reg[0] ),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  hdmi_in_axi_vdma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.CO(CO),
        .D(D),
        .DI(DI),
        .DOUT(DOUT),
        .E(\gcc0.gc0.count_d1_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .Q(FIFO_Full_reg),
        .cmnd_wr_0(cmnd_wr_0),
        .datamover_idle_1(datamover_idle_1),
        .datamover_idle_reg(datamover_idle_reg_0),
        .decerr_i_reg(decerr_i_reg_0),
        .dma_err(dma_err),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .halt_i_reg(halt_i_reg_0),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .interr_i_reg(interr_i_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(\sig_strb_reg_out_reg[3] ),
        .p_0_out(p_0_out),
        .p_9_out(p_9_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_soft_reset_i_reg(s_soft_reset_i_reg),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .slverr_i_reg(slverr_i_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_addr_cntl
   (out,
    sig_init_reg2,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_wr_fifo,
    sig_halt_cmplt_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    SR,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_arready,
    in);
  output out;
  output sig_init_reg2;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_wr_fifo;
  output sig_halt_cmplt_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [4:0]m_axi_mm2s_arlen;
  input [0:0]SR;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_mm2s_arready;
  input [38:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ;
  wire [0:0]SR;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [4:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[40:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_reg),
        .O(sig_halt_cmplt_reg));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[40]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_mm2s_arsize),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0
   (out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_inhibit_rdy_n,
    sig_clr_cmd2addr_valid4_out__0,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    m_axi_s2mm_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2addr_stop_req,
    p_22_out,
    in,
    sig_reset_reg,
    sig_init_reg2);
  output out;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_inhibit_rdy_n;
  output sig_clr_cmd2addr_valid4_out__0;
  output [31:0]m_axi_s2mm_awaddr;
  output [5:0]m_axi_s2mm_awlen;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input m_axi_s2mm_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2addr_stop_req;
  input p_22_out;
  input [39:0]in;
  input sig_reset_reg;
  input sig_init_reg2;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [5:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire [50:4]p_1_out;
  wire p_22_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire \sig_next_addr_reg[31]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_reset_reg;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized8 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45],p_1_out[41:4]}),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_1 ),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(m_axi_s2mm_awready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[40]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[41]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .D(p_1_out[45]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_cmd_status
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    out,
    sig_calc_error_reg_reg,
    E,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_60_out,
    p_62_out,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    in,
    cmnd_wr,
    mm2s_halt,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \s_axis_cmd_tdata_reg[63] ,
    sig_rd_sts_slverr_reg_reg_0,
    sig_init_reg2,
    sig_init_reg);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output [0:0]FIFO_Full_reg;
  output sig_inhibit_rdy_n;
  output [49:0]out;
  output sig_calc_error_reg_reg;
  output [0:0]E;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_60_out;
  input p_62_out;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input [0:0]in;
  input cmnd_wr;
  input mm2s_halt;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_init_reg2;
  input sig_init_reg;

  wire [0:0]E;
  wire [0:0]FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire decerr_i_reg;
  wire [0:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_60_out;
  wire p_62_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire slverr_i_reg;
  wire sts_tready_reg;

  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(FIFO_Full_reg),
        .SR(SR),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_62_out(p_62_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo_22 I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_60_out(p_60_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0
   (sig_init_reg2,
    sig_calc_error_reg_reg,
    Q,
    p_9_out,
    FIFO_Full_reg,
    s_axis_cmd_tvalid_reg,
    CO,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_dqual_reg_empty_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_reset_reg,
    sig_psm_halt,
    sig_input_reg_empty,
    p_10_out,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    cmnd_wr_0,
    \hsize_vid_reg[15] ,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s_axis_s2mm_cmd_tvalid,
    m_axis_s2mm_sts_tready,
    \s_axis_cmd_tdata_reg[63] ,
    in);
  output sig_init_reg2;
  output sig_calc_error_reg_reg;
  output [0:0]Q;
  output p_9_out;
  output [0:0]FIFO_Full_reg;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]CO;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_dqual_reg_empty_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_reset_reg;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input p_10_out;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input cmnd_wr_0;
  input [15:0]\hsize_vid_reg[15] ;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input s_axis_s2mm_cmd_tvalid;
  input m_axis_s2mm_sts_tready;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [19:0]in;

  wire [0:0]CO;
  wire [0:0]FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]Q;
  wire cmnd_wr_0;
  wire decerr_i_reg;
  wire dma_err;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire p_10_out;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized3 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .Q(FIFO_Full_reg),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.Q(Q),
        .cmnd_wr_0(cmnd_wr_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_10_out(p_10_out),
        .s2mm_halt(s2mm_halt),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo
   (sig_init_reg2,
    sig_calc_error_reg_reg,
    Q,
    s_axis_cmd_tvalid_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_reset_reg,
    sig_psm_halt,
    sig_input_reg_empty,
    p_10_out,
    cmnd_wr_0,
    s2mm_halt,
    s_axis_s2mm_cmd_tvalid,
    \s_axis_cmd_tdata_reg[63] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output sig_init_reg2;
  output sig_calc_error_reg_reg;
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_reset_reg;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input p_10_out;
  input cmnd_wr_0;
  input s2mm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]Q;
  wire cmnd_wr_0;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_10_out;
  wire s2mm_halt;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_reset_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.Q(Q),
        .cmnd_wr_0(cmnd_wr_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_10_out(p_10_out),
        .s2mm_halt(s2mm_halt),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_reset_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo_22
   (Q,
    out,
    sig_calc_error_reg_reg,
    E,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_60_out,
    in,
    cmnd_wr,
    mm2s_halt,
    \s_axis_cmd_tdata_reg[63] ,
    sig_init_reg2,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output [0:0]Q;
  output [49:0]out;
  output sig_calc_error_reg_reg;
  output [0:0]E;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_60_out;
  input [0:0]in;
  input cmnd_wr;
  input mm2s_halt;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_60_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_f_23 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_60_out(p_60_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    p_62_out,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0,
    sig_init_reg2,
    sig_init_reg);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input p_62_out;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_init_reg2;
  input sig_init_reg;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_62_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i_reg;
  wire sts_tready_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_62_out(p_62_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_reg2,
    sel,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    SR,
    sig_init_reg,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output sig_init_reg2;
  output sel;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_posted_to_axi_2_reg;
  input [0:0]SR;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [38:0]in;

  wire [0:0]SR;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [39:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_dqual_reg,
    sel,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    D,
    out,
    E,
    sig_dqual_reg_empty_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[1]_0 ,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg_0,
    m_axi_mm2s_rlast,
    in,
    sig_init_reg2,
    sig_init_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_push_dqual_reg;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [7:0]D;
  output [11:0]out;
  output [0:0]E;
  output sig_dqual_reg_empty_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_next_cmd_cmplt_reg_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg_0;
  input m_axi_mm2s_rlast;
  input [16:0]in;
  input sig_init_reg2;
  input sig_init_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [11:0]out;
  wire sel;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[1]_0 (\sig_addr_posted_cntr_reg[1]_0 ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized3
   (p_9_out,
    Q,
    CO,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_dqual_reg_empty_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    \hsize_vid_reg[15] ,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_s2mm_sts_tready,
    in,
    sig_reset_reg,
    sig_init_reg2);
  output p_9_out;
  output [0:0]Q;
  output [0:0]CO;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_dqual_reg_empty_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [15:0]\hsize_vid_reg[15] ;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    m_axi_s2mm_bready,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    in,
    out,
    sig_posted_to_axi_reg,
    Q,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    m_axi_s2mm_bresp,
    sig_reset_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  output m_axi_s2mm_bready;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]in;
  input [0:0]out;
  input sig_posted_to_axi_reg;
  input [3:0]Q;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input [1:0]m_axi_s2mm_bresp;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_reset_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    sig_push_to_wsc_reg,
    D,
    sel,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_push_coelsc_reg,
    E,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_reset_reg,
    sig_init_reg2);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [18:0]out;
  output sig_push_to_wsc_reg;
  output [2:0]D;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]in;
  input [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_4_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc_reg;
  wire sig_reset_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (sig_push_coelsc_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    out,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_need_cmd_flush,
    p_7_out,
    sig_sm_pop_cmd_fifo,
    p_9_out_0,
    in,
    sig_reset_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output [17:0]out;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_need_cmd_flush;
  input p_7_out;
  input sig_sm_pop_cmd_fifo;
  input p_9_out_0;
  input [18:0]in;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;

  wire [2:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]Q;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire p_7_out;
  wire p_9_out_0;
  wire sig_cmd_empty_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_reset_reg;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out_0(p_9_out_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized7
   (\INFERRED_GEN.cnt_i_reg[1] ,
    SS,
    E,
    sig_strm_tready1_out,
    Q,
    sig_inhibit_rdy_n,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    sig_eop_sent_reg_reg,
    DIBDI,
    lvar_num_set,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_eop_sent_reg,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    slice_insert_valid,
    sig_ibtt2dre_tready,
    lsig_strm_eop_asserted6_out,
    sig_m_valid_out_reg_0,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    sig_gated_fifo_freeze_out__1,
    \sig_strb_reg_out_reg[3] ,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]SS;
  output [0:0]E;
  output sig_strm_tready1_out;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [7:0]sig_eop_sent_reg_reg;
  output [4:0]DIBDI;
  output [0:0]lvar_num_set;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_eop_sent_reg;
  input out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input slice_insert_valid;
  input sig_ibtt2dre_tready;
  input lsig_strm_eop_asserted6_out;
  input sig_m_valid_out_reg_0;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input sig_gated_fifo_freeze_out__1;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input [8:0]\storage_data_reg[8] ;

  wire [4:0]DIBDI;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire lsig_absorb2tlast;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire [7:0]sig_eop_sent_reg_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire sig_strm_tready1_out;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.DIBDI(DIBDI),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (SS),
        .Q(Q),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  LUT5 #(
    .INIT(32'h00080000)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_eop_sent_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg),
        .Q(sig_init_reg),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized8
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_addr_valid_reg_reg,
    out,
    sig_calc_error_reg_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_clr_cmd2addr_valid4_out__0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    p_22_out,
    in,
    sig_reset_reg,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_addr_valid_reg_reg;
  output [40:0]out;
  output sig_calc_error_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_clr_cmd2addr_valid4_out__0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input p_22_out;
  input [39:0]in;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg2;
  wire sig_reset_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized9
   (\INFERRED_GEN.cnt_i_reg[0] ,
    D,
    out,
    sig_first_dbeat_reg,
    sig_push_dqual_reg,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    sig_good_mmap_dbeat12_out__0,
    \sig_dbeat_cntr_reg[7] ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    E,
    sig_dqual_reg_empty_reg,
    sig_clr_cmd2data_valid5_out__0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_ld_new_cmd_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_last_dbeat_reg_0,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2skid_wlast,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    p_11_out,
    sig_dbeat_cntr_eq_0,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg_0,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_xfer_calc_err_reg_reg,
    sig_reset_reg,
    sig_init_reg2);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [2:0]D;
  output [2:0]out;
  output sig_first_dbeat_reg;
  output sig_push_dqual_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output sig_good_mmap_dbeat12_out__0;
  output [7:0]\sig_dbeat_cntr_reg[7] ;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output [0:0]E;
  output sig_dqual_reg_empty_reg;
  output sig_clr_cmd2data_valid5_out__0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_last_dbeat_reg_0;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2skid_wlast;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input p_11_out;
  input sig_dbeat_cntr_eq_0;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg_0;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input [10:0]sig_xfer_calc_err_reg_reg;
  input sig_reset_reg;
  input sig_init_reg2;

  wire [2:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_good_mmap_dbeat12_out__0;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_reset_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [10:0]sig_xfer_calc_err_reg_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized9 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_good_mmap_dbeat12_out__0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_ibttcc" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_ibttcc
   (sig_reset_reg,
    sig_csm_pop_child_cmd,
    in,
    sig_next_cmd_cmplt_reg_reg,
    p_10_out,
    sig_child_qual_error_reg,
    p_32_out,
    p_9_out_0,
    sig_psm_halt,
    sig_input_reg_empty,
    sig_sm_pop_cmd_fifo_reg,
    sig_child_qual_first_of_2,
    \sig_xfer_addr_reg_reg[1]_0 ,
    p_22_out,
    p_11_out,
    S,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    sig_xfer_cmd_cmplt_reg0,
    \gpr1.dout_i_reg[9] ,
    sig_psm_halt_reg_0,
    O,
    \gpr1.dout_i_reg[7] ,
    \gpr1.dout_i_reg[8] ,
    Q,
    sig_csm_state_ns1,
    sig_sf2pcc_xfer_valid,
    sig_clr_cmd2addr_valid4_out__0,
    sig_clr_cmd2data_valid5_out__0,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    CO,
    D,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n_1);
  output sig_reset_reg;
  output sig_csm_pop_child_cmd;
  output [39:0]in;
  output [1:0]sig_next_cmd_cmplt_reg_reg;
  output p_10_out;
  output sig_child_qual_error_reg;
  output p_32_out;
  output p_9_out_0;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [18:0]sig_sm_pop_cmd_fifo_reg;
  output sig_child_qual_first_of_2;
  output [1:0]\sig_xfer_addr_reg_reg[1]_0 ;
  output p_22_out;
  output p_11_out;
  output [3:0]S;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [49:0]out;
  input sig_xfer_cmd_cmplt_reg0;
  input \gpr1.dout_i_reg[9] ;
  input sig_psm_halt_reg_0;
  input [3:0]O;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [8:0]\gpr1.dout_i_reg[8] ;
  input [0:0]Q;
  input sig_csm_state_ns1;
  input sig_sf2pcc_xfer_valid;
  input sig_clr_cmd2addr_valid4_out__0;
  input sig_clr_cmd2data_valid5_out__0;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input [0:0]CO;
  input [5:0]D;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n_1;

  wire [0:0]CO;
  wire [5:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \FSM_sequential_sig_csm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_csm_state[0]_i_3_n_0 ;
  wire \FSM_sequential_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_sig_csm_state_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_1_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_3_n_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [3:0]S;
  wire [15:0]data;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire [8:0]\gpr1.dout_i_reg[8] ;
  wire \gpr1.dout_i_reg[9] ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_10_out;
  wire p_11_out;
  wire p_1_in;
  wire p_22_out;
  wire p_32_out;
  wire p_9_out_0;
  wire sig_addr_aligned;
  wire [15:0]sig_btt_cntr0;
  wire sig_btt_cntr0_carry__0_i_1_n_0;
  wire sig_btt_cntr0_carry__0_i_2_n_0;
  wire sig_btt_cntr0_carry__0_i_3_n_0;
  wire sig_btt_cntr0_carry__0_i_4_n_0;
  wire sig_btt_cntr0_carry__0_n_0;
  wire sig_btt_cntr0_carry__0_n_1;
  wire sig_btt_cntr0_carry__0_n_2;
  wire sig_btt_cntr0_carry__0_n_3;
  wire sig_btt_cntr0_carry__1_i_1_n_0;
  wire sig_btt_cntr0_carry__1_i_2_n_0;
  wire sig_btt_cntr0_carry__1_i_3_n_0;
  wire sig_btt_cntr0_carry__1_i_4_n_0;
  wire sig_btt_cntr0_carry__1_n_0;
  wire sig_btt_cntr0_carry__1_n_1;
  wire sig_btt_cntr0_carry__1_n_2;
  wire sig_btt_cntr0_carry__1_n_3;
  wire sig_btt_cntr0_carry__2_i_1_n_0;
  wire sig_btt_cntr0_carry__2_i_2_n_0;
  wire sig_btt_cntr0_carry__2_i_3_n_0;
  wire sig_btt_cntr0_carry__2_i_4_n_0;
  wire sig_btt_cntr0_carry__2_n_1;
  wire sig_btt_cntr0_carry__2_n_2;
  wire sig_btt_cntr0_carry__2_n_3;
  wire sig_btt_cntr0_carry_i_1_n_0;
  wire sig_btt_cntr0_carry_i_2_n_0;
  wire sig_btt_cntr0_carry_i_3_n_0;
  wire sig_btt_cntr0_carry_i_4_n_0;
  wire sig_btt_cntr0_carry_n_0;
  wire sig_btt_cntr0_carry_n_1;
  wire sig_btt_cntr0_carry_n_2;
  wire sig_btt_cntr0_carry_n_3;
  wire \sig_btt_cntr[0]_i_1_n_0 ;
  wire \sig_btt_cntr[10]_i_1_n_0 ;
  wire \sig_btt_cntr[11]_i_1_n_0 ;
  wire \sig_btt_cntr[12]_i_1_n_0 ;
  wire \sig_btt_cntr[13]_i_1_n_0 ;
  wire \sig_btt_cntr[14]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_2__0_n_0 ;
  wire \sig_btt_cntr[1]_i_1_n_0 ;
  wire \sig_btt_cntr[2]_i_1_n_0 ;
  wire \sig_btt_cntr[3]_i_1_n_0 ;
  wire \sig_btt_cntr[4]_i_1_n_0 ;
  wire \sig_btt_cntr[5]_i_1_n_0 ;
  wire \sig_btt_cntr[6]_i_1_n_0 ;
  wire \sig_btt_cntr[7]_i_1_n_0 ;
  wire \sig_btt_cntr[8]_i_1_n_0 ;
  wire \sig_btt_cntr[9]_i_1_n_0 ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa2;
  wire sig_btt_eq_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa2_carry_n_2;
  wire sig_btt_eq_b2mbaa2_carry_n_3;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [7:0]sig_btt_residue_slice;
  wire [7:0]sig_bytes_to_mbaa;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:2]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_14_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_15_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_16_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_17_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_18_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_19_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_1_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_20_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_21_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_13_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_8_n_3;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_child_tag_reg0;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_csm_state;
  wire sig_csm_state_ns1;
  wire sig_csm_state_ns19_out;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_burst_type_reg_i_2__0_n_0;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire [1:0]sig_next_cmd_cmplt_reg_reg;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_halt_reg_0;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_ns;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_psm_state;
  wire sig_psm_state_ns2__0;
  wire sig_realign_cmd_cmplt_reg_i_1_n_0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_1_n_0 ;
  wire \sig_realigner_btt2[15]_i_4_n_0 ;
  wire \sig_realigner_btt2[15]_i_5_n_0 ;
  wire \sig_realigner_btt2[7]_i_3_n_0 ;
  wire \sig_realigner_btt2[7]_i_4_n_0 ;
  wire sig_reset_reg;
  wire sig_sf2pcc_xfer_valid;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire [18:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire [1:0]\sig_xfer_addr_reg_reg[1]_0 ;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [3:3]NLW_sig_btt_cntr0_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hF0FF1F1F)) 
    \FSM_sequential_sig_csm_state[0]_i_2 
       (.I0(p_11_out),
        .I1(p_22_out),
        .I2(sig_csm_state[1]),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_csm_state[0]),
        .O(\FSM_sequential_sig_csm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3330BBBB33308888)) 
    \FSM_sequential_sig_csm_state[0]_i_3 
       (.I0(sig_csm_state_ns1),
        .I1(sig_csm_state[1]),
        .I2(p_11_out),
        .I3(p_22_out),
        .I4(sig_csm_state[0]),
        .I5(sig_sf2pcc_xfer_valid),
        .O(\FSM_sequential_sig_csm_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h33333333B0808080)) 
    \FSM_sequential_sig_csm_state[1]_i_1 
       (.I0(sig_csm_state_ns19_out),
        .I1(sig_csm_state[2]),
        .I2(sig_csm_state[0]),
        .I3(sig_child_cmd_reg_full),
        .I4(sig_child_error_reg),
        .I5(sig_csm_state[1]),
        .O(\FSM_sequential_sig_csm_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_csm_state[1]_i_2 
       (.I0(p_22_out),
        .I1(p_11_out),
        .O(sig_csm_state_ns19_out));
  LUT6 #(
    .INIT(64'h04040404CCFCCCCC)) 
    \FSM_sequential_sig_csm_state[2]_i_1 
       (.I0(sig_csm_state_ns1),
        .I1(sig_csm_state[2]),
        .I2(sig_csm_state[0]),
        .I3(sig_child_error_reg),
        .I4(sig_child_cmd_reg_full),
        .I5(sig_csm_state[1]),
        .O(\FSM_sequential_sig_csm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_csm_state_reg[0]_i_1_n_0 ),
        .Q(sig_csm_state[0]),
        .R(sig_reset_reg));
  MUXF7 \FSM_sequential_sig_csm_state_reg[0]_i_1 
       (.I0(\FSM_sequential_sig_csm_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_sig_csm_state[0]_i_3_n_0 ),
        .O(\FSM_sequential_sig_csm_state_reg[0]_i_1_n_0 ),
        .S(sig_csm_state[2]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_csm_state[1]_i_1_n_0 ),
        .Q(sig_csm_state[1]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_csm_state[2]_i_1_n_0 ),
        .Q(sig_csm_state[2]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h11114151)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_input_burst_type_reg_i_2__0_n_0),
        .I4(sig_psm_state[1]),
        .O(\FSM_sequential_sig_psm_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30550000)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_child_cmd_reg_full),
        .I2(p_10_out),
        .I3(sig_psm_state[0]),
        .I4(sig_psm_state[1]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45504050)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .I4(sig_input_burst_type_reg_i_2__0_n_0),
        .O(\FSM_sequential_sig_psm_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1F0000)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_psm_state_ns2__0),
        .I1(sig_skip_align2mbaa_s_h),
        .I2(sig_psm_state[1]),
        .I3(p_10_out),
        .I4(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAA00000000)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(p_10_out),
        .I1(sig_btt_eq_b2mbaa2),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(\sig_realigner_btt2[15]_i_4_n_0 ),
        .I4(sig_addr_aligned),
        .I5(sig_first_realigner_cmd),
        .O(sig_psm_state_ns2__0));
  LUT5 #(
    .INIT(32'h04303430)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[0]),
        .I4(sig_realign_reg_empty),
        .O(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[0]_i_1_n_0 ),
        .Q(sig_psm_state[0]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[1]_i_1_n_0 ),
        .Q(sig_psm_state[1]),
        .R(sig_reset_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_psm_state[2]_i_1_n_0 ),
        .Q(sig_psm_state[2]),
        .R(sig_reset_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  CARRY4 sig_btt_cntr0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr0_carry_n_0,sig_btt_cntr0_carry_n_1,sig_btt_cntr0_carry_n_2,sig_btt_cntr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_residue_slice[3:0]),
        .O(sig_btt_cntr0[3:0]),
        .S({sig_btt_cntr0_carry_i_1_n_0,sig_btt_cntr0_carry_i_2_n_0,sig_btt_cntr0_carry_i_3_n_0,sig_btt_cntr0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr0_carry__0
       (.CI(sig_btt_cntr0_carry_n_0),
        .CO({sig_btt_cntr0_carry__0_n_0,sig_btt_cntr0_carry__0_n_1,sig_btt_cntr0_carry__0_n_2,sig_btt_cntr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_residue_slice[7:4]),
        .O(sig_btt_cntr0[7:4]),
        .S({sig_btt_cntr0_carry__0_i_1_n_0,sig_btt_cntr0_carry__0_i_2_n_0,sig_btt_cntr0_carry__0_i_3_n_0,sig_btt_cntr0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_1
       (.I0(sig_btt_residue_slice[7]),
        .I1(sig_realigner_btt2[7]),
        .O(sig_btt_cntr0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_2
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_realigner_btt2[6]),
        .O(sig_btt_cntr0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_3
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_realigner_btt2[5]),
        .O(sig_btt_cntr0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__0_i_4
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_realigner_btt2[4]),
        .O(sig_btt_cntr0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr0_carry__1
       (.CI(sig_btt_cntr0_carry__0_n_0),
        .CO({sig_btt_cntr0_carry__1_n_0,sig_btt_cntr0_carry__1_n_1,sig_btt_cntr0_carry__1_n_2,sig_btt_cntr0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] }),
        .O(sig_btt_cntr0[11:8]),
        .S({sig_btt_cntr0_carry__1_i_1_n_0,sig_btt_cntr0_carry__1_i_2_n_0,sig_btt_cntr0_carry__1_i_3_n_0,sig_btt_cntr0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_1
       (.I0(\sig_btt_cntr_reg_n_0_[11] ),
        .I1(sig_realigner_btt2[11]),
        .O(sig_btt_cntr0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_2
       (.I0(\sig_btt_cntr_reg_n_0_[10] ),
        .I1(sig_realigner_btt2[10]),
        .O(sig_btt_cntr0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_3
       (.I0(\sig_btt_cntr_reg_n_0_[9] ),
        .I1(sig_realigner_btt2[9]),
        .O(sig_btt_cntr0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__1_i_4
       (.I0(\sig_btt_cntr_reg_n_0_[8] ),
        .I1(sig_realigner_btt2[8]),
        .O(sig_btt_cntr0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr0_carry__2
       (.CI(sig_btt_cntr0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr0_carry__2_n_1,sig_btt_cntr0_carry__2_n_2,sig_btt_cntr0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] }),
        .O(sig_btt_cntr0[15:12]),
        .S({sig_btt_cntr0_carry__2_i_1_n_0,sig_btt_cntr0_carry__2_i_2_n_0,sig_btt_cntr0_carry__2_i_3_n_0,sig_btt_cntr0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__2_i_1
       (.I0(\sig_btt_cntr_reg_n_0_[15] ),
        .I1(sig_realigner_btt2[15]),
        .O(sig_btt_cntr0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__2_i_2
       (.I0(\sig_btt_cntr_reg_n_0_[14] ),
        .I1(sig_realigner_btt2[14]),
        .O(sig_btt_cntr0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__2_i_3
       (.I0(\sig_btt_cntr_reg_n_0_[13] ),
        .I1(sig_realigner_btt2[13]),
        .O(sig_btt_cntr0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry__2_i_4
       (.I0(\sig_btt_cntr_reg_n_0_[12] ),
        .I1(sig_realigner_btt2[12]),
        .O(sig_btt_cntr0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_1
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_realigner_btt2[3]),
        .O(sig_btt_cntr0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_2
       (.I0(sig_btt_residue_slice[2]),
        .I1(sig_realigner_btt2[2]),
        .O(sig_btt_cntr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_3
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_realigner_btt2[1]),
        .O(sig_btt_cntr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr0_carry_i_4
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_realigner_btt2[0]),
        .O(sig_btt_cntr0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(out[0]),
        .I1(sig_btt_cntr0[0]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(out[10]),
        .I1(sig_btt_cntr0[10]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(out[11]),
        .I1(sig_btt_cntr0[11]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(out[12]),
        .I1(sig_btt_cntr0[12]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(out[13]),
        .I1(sig_btt_cntr0[13]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(out[14]),
        .I1(sig_btt_cntr0[14]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0010)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(p_10_out),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(sig_psm_ld_realigner_reg),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[15]_i_2__0 
       (.I0(out[15]),
        .I1(sig_btt_cntr0[15]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(out[1]),
        .I1(sig_btt_cntr0[1]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(out[2]),
        .I1(sig_btt_cntr0[2]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(out[3]),
        .I1(sig_btt_cntr0[3]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(out[4]),
        .I1(sig_btt_cntr0[4]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(out[5]),
        .I1(sig_btt_cntr0[5]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(out[6]),
        .I1(sig_btt_cntr0[6]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(out[7]),
        .I1(sig_btt_cntr0[7]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(out[8]),
        .I1(sig_btt_cntr0[8]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCCACC)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(out[9]),
        .I1(sig_btt_cntr0[9]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .I5(p_10_out),
        .O(\sig_btt_cntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[0]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[10]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[11]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[12]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[13]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[14]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[15]_i_2__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[1]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[2]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[3]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[4]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[5]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[6]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[7]_i_1_n_0 ),
        .Q(sig_btt_residue_slice[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[8]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr[9]_i_1_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(sig_reset_reg));
  CARRY4 sig_btt_eq_b2mbaa2_carry
       (.CI(1'b0),
        .CO({NLW_sig_btt_eq_b2mbaa2_carry_CO_UNCONNECTED[3],sig_btt_eq_b2mbaa2,sig_btt_eq_b2mbaa2_carry_n_2,sig_btt_eq_b2mbaa2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,sig_btt_eq_b2mbaa2_carry_i_1_n_0,sig_btt_eq_b2mbaa2_carry_i_2_n_0,sig_btt_eq_b2mbaa2_carry_i_3_n_0}));
  LUT5 #(
    .INIT(32'h44442412)) 
    sig_btt_eq_b2mbaa2_carry_i_1
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg[6]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I4(sig_addr_aligned),
        .O(sig_btt_eq_b2mbaa2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_bytes_to_mbaa[3]),
        .I2(sig_bytes_to_mbaa[5]),
        .I3(sig_btt_residue_slice[5]),
        .I4(sig_bytes_to_mbaa[4]),
        .I5(sig_btt_residue_slice[4]),
        .O(sig_btt_eq_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    sig_btt_eq_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_bytes_to_mbaa[0]),
        .I2(sig_bytes_to_mbaa[2]),
        .I3(sig_btt_residue_slice[2]),
        .I4(sig_bytes_to_mbaa[1]),
        .I5(sig_btt_residue_slice[1]),
        .O(sig_btt_eq_b2mbaa2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_eq_b2mbaa2_carry_i_4
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_addr_aligned),
        .O(sig_bytes_to_mbaa[0]));
  LUT3 #(
    .INIT(8'h06)) 
    sig_btt_eq_b2mbaa2_carry_i_5
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_addr_aligned),
        .O(sig_bytes_to_mbaa[1]));
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT5 #(
    .INIT(32'h33331301)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_btt_residue_slice[7]),
        .I2(sig_input_addr_reg[6]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I4(sig_addr_aligned),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa2_carry_i_10
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h0056)) 
    sig_btt_lt_b2mbaa2_carry_i_11
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_addr_aligned),
        .O(sig_bytes_to_mbaa[2]));
  LUT6 #(
    .INIT(64'h0000000017033017)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_addr_aligned),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_bytes_to_mbaa[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_btt_residue_slice[3]),
        .I3(sig_bytes_to_mbaa[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001730)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_addr_aligned),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h55100086)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(sig_btt_residue_slice[6]),
        .I1(sig_input_addr_reg[6]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_9_n_0),
        .I3(sig_addr_aligned),
        .I4(sig_btt_residue_slice[7]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000214255558418)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg[5]),
        .I2(sig_btt_lt_b2mbaa2_carry_i_10_n_0),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_addr_aligned),
        .I5(sig_btt_residue_slice[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_bytes_to_mbaa[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_bytes_to_mbaa[3]),
        .I3(sig_btt_residue_slice[3]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h00245581)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_addr_aligned),
        .I4(sig_btt_residue_slice[1]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_btt_lt_b2mbaa2_carry_i_9
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_reg_0),
        .Q(p_10_out),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(\gpr1.dout_i_reg[8] [0]),
        .I1(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(\gpr1.dout_i_reg[8] [3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(\gpr1.dout_i_reg[8] [2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(\gpr1.dout_i_reg[8] [1]),
        .I1(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(\gpr1.dout_i_reg[8] [7]),
        .I1(sig_child_addr_cntr_lsh_reg[7]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[7] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(\gpr1.dout_i_reg[8] [6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(\gpr1.dout_i_reg[8] [5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_9 
       (.I0(\gpr1.dout_i_reg[8] [4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\sig_child_addr_cntr_lsh_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(sig_child_addr_cntr_lsh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[7] [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[7] [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[7] [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\gpr1.dout_i_reg[7] [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(CO),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_reset_reg));
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_reset_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover_reg_i_1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(sig_child_addr_cntr_lsh_reg[10]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(sig_child_addr_cntr_lsh_reg[9]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(sig_child_addr_cntr_lsh_reg[8]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_14
       (.I0(sig_child_addr_cntr_lsh_reg[7]),
        .I1(\gpr1.dout_i_reg[8] [7]),
        .O(sig_child_addr_lsh_rollover_reg_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_15
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(\gpr1.dout_i_reg[8] [6]),
        .O(sig_child_addr_lsh_rollover_reg_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_16
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(\gpr1.dout_i_reg[8] [5]),
        .O(sig_child_addr_lsh_rollover_reg_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_17
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(\gpr1.dout_i_reg[8] [4]),
        .O(sig_child_addr_lsh_rollover_reg_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_18
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(\gpr1.dout_i_reg[8] [3]),
        .O(sig_child_addr_lsh_rollover_reg_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_19
       (.I0(sig_child_addr_cntr_lsh_reg[2]),
        .I1(\gpr1.dout_i_reg[8] [2]),
        .O(sig_child_addr_lsh_rollover_reg_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_20
       (.I0(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .I1(\gpr1.dout_i_reg[8] [1]),
        .O(sig_child_addr_lsh_rollover_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_21
       (.I0(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .I1(\gpr1.dout_i_reg[8] [0]),
        .O(sig_child_addr_lsh_rollover_reg_i_21_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_4
       (.I0(p_1_in),
        .O(sig_child_addr_lsh_rollover_reg_i_4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_5
       (.I0(sig_child_addr_cntr_lsh_reg[14]),
        .O(sig_child_addr_lsh_rollover_reg_i_5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[13]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[12]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[11]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover_reg_i_1_n_0),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_reset_reg));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_13
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_13_n_0,sig_child_addr_lsh_rollover_reg_reg_i_13_n_1,sig_child_addr_lsh_rollover_reg_reg_i_13_n_2,sig_child_addr_lsh_rollover_reg_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3:2],\sig_xfer_addr_reg_reg[1]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_13_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_18_n_0,sig_child_addr_lsh_rollover_reg_i_19_n_0,sig_child_addr_lsh_rollover_reg_i_20_n_0,sig_child_addr_lsh_rollover_reg_i_21_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({sig_child_addr_lsh_rollover_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_8_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_8
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_13_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,sig_child_addr_lsh_rollover_reg_reg_i_8_n_1,sig_child_addr_lsh_rollover_reg_reg_i_8_n_2,sig_child_addr_lsh_rollover_reg_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(sig_child_addr_cntr_lsh_reg[7:4]),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_14_n_0,sig_child_addr_lsh_rollover_reg_i_15_n_0,sig_child_addr_lsh_rollover_reg_i_16_n_0,sig_child_addr_lsh_rollover_reg_i_17_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_child_addr_reg[31]_i_1 
       (.I0(sig_reset_reg),
        .I1(sig_csm_pop_child_cmd),
        .O(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(sig_child_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(p_10_out),
        .Q(sig_child_error_reg),
        .R(sig_child_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_needed_2_realign_cmds),
        .I3(p_32_out),
        .I4(\gpr1.dout_i_reg[8] [8]),
        .I5(sig_reset_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000CFAA)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(FIFO_Full_reg_1),
        .I2(sig_inhibit_rdy_n_1),
        .I3(p_22_out),
        .I4(sig_reset_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(p_22_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000CFAA)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_csm_ld_xfer),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n_0),
        .I3(p_11_out),
        .I4(sig_reset_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010008)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_csm_state[2]),
        .I1(sig_csm_state[0]),
        .I2(p_22_out),
        .I3(p_11_out),
        .I4(sig_csm_state[1]),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_csm_state[1]),
        .I1(sig_child_cmd_reg_full),
        .I2(sig_csm_state[0]),
        .I3(sig_csm_state[2]),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h01000000)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(sig_csm_state[1]),
        .I1(p_11_out),
        .I2(p_22_out),
        .I3(sig_csm_state[0]),
        .I4(sig_csm_state[2]),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(p_32_out),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h00F2)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_first_realigner_cmd),
        .I1(sig_psm_ld_realigner_reg),
        .I2(sig_input_burst_type_reg_i_2__0_n_0),
        .I3(sig_reset_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_input_burst_type_reg_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0004)) 
    sig_input_burst_type_reg_i_2__0
       (.I0(Q),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(p_10_out),
        .O(sig_input_burst_type_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_input_burst_type_reg_i_2__0_n_0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(sig_child_tag_reg0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_psm_state[1]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_reset_reg));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_ld_chcmd_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_ns),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0820)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[0]),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'hAA800080)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_pop_input_cmd_i_2_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  LUT5 #(
    .INIT(32'h00000054)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_skip_align2mbaa_s_h),
        .I2(sig_psm_state_ns2__0),
        .I3(p_10_out),
        .I4(sig_psm_state[2]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(sig_sm_pop_cmd_fifo_reg[0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(sig_sm_pop_cmd_fifo_reg[10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(sig_sm_pop_cmd_fifo_reg[11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(sig_sm_pop_cmd_fifo_reg[12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(sig_sm_pop_cmd_fifo_reg[13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(sig_sm_pop_cmd_fifo_reg[14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(sig_sm_pop_cmd_fifo_reg[15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(sig_sm_pop_cmd_fifo_reg[1]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(sig_sm_pop_cmd_fifo_reg[2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(sig_sm_pop_cmd_fifo_reg[3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(sig_sm_pop_cmd_fifo_reg[4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(sig_sm_pop_cmd_fifo_reg[5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(sig_sm_pop_cmd_fifo_reg[6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(sig_sm_pop_cmd_fifo_reg[7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(sig_sm_pop_cmd_fifo_reg[8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(sig_sm_pop_cmd_fifo_reg[9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(p_10_out),
        .Q(sig_sm_pop_cmd_fifo_reg[18]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(sig_psm_state_ns2__0),
        .I1(p_10_out),
        .I2(sig_first_realigner_cmd),
        .O(sig_realign_cmd_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg_i_1_n_0),
        .Q(sig_sm_pop_cmd_fifo_reg[17]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(sig_first_realigner_cmd),
        .I2(sig_psm_state_ns2__0),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(sig_sm_pop_cmd_fifo_reg[16]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_reset_reg),
        .I1(p_9_out_0),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(FIFO_Full_reg),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(p_9_out_0),
        .R(sig_realign_tag_reg0));
  LUT4 #(
    .INIT(16'h22F0)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_addr_aligned),
        .I2(sig_btt_residue_slice[0]),
        .I3(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[10] ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[11] ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[12] ),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[13] ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[14] ),
        .O(sig_realigner_btt[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF20202000)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_realigner_btt2[15]_i_4_n_0 ),
        .I3(sig_btt_lt_b2mbaa2),
        .I4(sig_btt_eq_b2mbaa2),
        .I5(sig_reset_reg),
        .O(\sig_realigner_btt2[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[15] ),
        .O(sig_realigner_btt[15]));
  LUT5 #(
    .INIT(32'hFFFFEEEA)) 
    \sig_realigner_btt2[15]_i_3 
       (.I0(sig_addr_aligned),
        .I1(\sig_realigner_btt2[15]_i_4_n_0 ),
        .I2(sig_btt_lt_b2mbaa2),
        .I3(sig_btt_eq_b2mbaa2),
        .I4(p_10_out),
        .O(sig_skip_align2mbaa));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sig_realigner_btt2[15]_i_4 
       (.I0(\sig_realigner_btt2[15]_i_5_n_0 ),
        .I1(\sig_btt_cntr_reg_n_0_[15] ),
        .I2(\sig_btt_cntr_reg_n_0_[14] ),
        .I3(\sig_btt_cntr_reg_n_0_[12] ),
        .I4(\sig_btt_cntr_reg_n_0_[13] ),
        .I5(sig_first_realigner_cmd),
        .O(\sig_realigner_btt2[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_realigner_btt2[15]_i_5 
       (.I0(\sig_btt_cntr_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_reg_n_0_[8] ),
        .I3(\sig_btt_cntr_reg_n_0_[9] ),
        .O(\sig_realigner_btt2[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0606FF00)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_addr_aligned),
        .I3(sig_btt_residue_slice[1]),
        .I4(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[1]));
  LUT6 #(
    .INIT(64'h00560056FFFF0000)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_addr_aligned),
        .I4(sig_btt_residue_slice[2]),
        .I5(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_realigner_btt2[2]_i_2 
       (.I0(sig_input_addr_reg[6]),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(\sig_realigner_btt2[7]_i_4_n_0 ),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_input_addr_reg[2]),
        .O(sig_addr_aligned));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_bytes_to_mbaa[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[3]));
  LUT5 #(
    .INIT(32'h00005556)) 
    \sig_realigner_btt2[3]_i_2 
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_input_addr_reg[1]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[2]),
        .I4(sig_addr_aligned),
        .O(sig_bytes_to_mbaa[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_bytes_to_mbaa[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[4]));
  LUT6 #(
    .INIT(64'h0000000055555556)) 
    \sig_realigner_btt2[4]_i_2 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[2]),
        .I2(sig_input_addr_reg[0]),
        .I3(sig_input_addr_reg[1]),
        .I4(sig_input_addr_reg[3]),
        .I5(sig_addr_aligned),
        .O(sig_bytes_to_mbaa[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_bytes_to_mbaa[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[5]));
  LUT5 #(
    .INIT(32'h00FF01FE)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(\sig_realigner_btt2[7]_i_4_n_0 ),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .O(sig_bytes_to_mbaa[5]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_bytes_to_mbaa[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[6]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_realigner_btt2[6]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(\sig_realigner_btt2[7]_i_4_n_0 ),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_input_addr_reg[6]),
        .O(sig_bytes_to_mbaa[6]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_bytes_to_mbaa[7]),
        .I1(sig_btt_residue_slice[7]),
        .I2(\sig_realigner_btt2[7]_i_3_n_0 ),
        .O(sig_realigner_btt[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_realigner_btt2[7]_i_2 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[3]),
        .I2(\sig_realigner_btt2[7]_i_4_n_0 ),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .I5(sig_input_addr_reg[6]),
        .O(sig_bytes_to_mbaa[7]));
  LUT6 #(
    .INIT(64'h0000005700000000)) 
    \sig_realigner_btt2[7]_i_3 
       (.I0(\sig_realigner_btt2[15]_i_4_n_0 ),
        .I1(sig_btt_lt_b2mbaa2),
        .I2(sig_btt_eq_b2mbaa2),
        .I3(sig_addr_aligned),
        .I4(p_10_out),
        .I5(sig_first_realigner_cmd),
        .O(\sig_realigner_btt2[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_realigner_btt2[7]_i_4 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .O(\sig_realigner_btt2[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[8] ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_skip_align2mbaa),
        .I2(\sig_btt_cntr_reg_n_0_[9] ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(\sig_realigner_btt2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000CC0A)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_chcmd_reg),
        .I3(sig_psm_ld_realigner_reg),
        .I4(sig_reset_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_addr_reg_reg[1]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_xfer_addr_reg_reg[1]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[39]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_next_cmd_cmplt_reg_reg[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\gpr1.dout_i_reg[9] ),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'hAAAAAAAAFAFFBABA)) 
    \sig_xfer_len_reg[5]_i_1 
       (.I0(sig_reset_reg),
        .I1(p_11_out),
        .I2(sig_clr_cmd2addr_valid4_out__0),
        .I3(p_22_out),
        .I4(sig_clr_cmd2data_valid5_out__0),
        .I5(sig_csm_ld_xfer),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[4]),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[5]),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[38]),
        .R(sig_xfer_cache_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_indet_btt" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_indet_btt
   (out,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    DI,
    sig_ibtt2wdc_tlast,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    D,
    sig_xfer_is_seq_reg_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \sig_strb_reg_out_reg[3] ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    Q,
    sig_dre2ibtt_eop,
    DIBDI,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_wdc2ibtt_tready,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    sig_reset_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output out;
  output \GEN_INDET_BTT.lsig_eop_reg_reg ;
  output [9:0]DI;
  output sig_ibtt2wdc_tlast;
  output [0:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[0] ;
  output [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[15] ;
  output [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  output [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  output \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [31:0]Q;
  input sig_dre2ibtt_eop;
  input [4:0]DIBDI;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_wdc2ibtt_tready;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input sig_reset_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [9:0]DI;
  wire [4:0]DIBDI;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_49 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_50 ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_51 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[15] ;
  wire [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire I_DATA_FIFO_n_38;
  wire I_DATA_FIFO_n_39;
  wire I_DATA_FIFO_n_43;
  wire I_DATA_FIFO_n_44;
  wire I_DATA_FIFO_n_45;
  wire I_XD_FIFO_n_0;
  wire I_XD_FIFO_n_2;
  wire I_XD_FIFO_n_4;
  wire [3:0]O;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]\gcc0.gc0.count_d1_reg[0] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire hold_ff_q;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_0_in5_in;
  wire [4:0]p_0_in__1;
  wire [9:0]p_0_out;
  wire p_1_in;
  wire p_32_out;
  wire p_4_out;
  wire [34:32]s_data;
  wire \sig_burst_dbeat_cntr[2]_i_1_n_0 ;
  wire [0:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [4:0]sig_burst_dbeat_cntr_reg__0;
  wire [7:0]sig_byte_cntr;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_i_2_n_0;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_ibtt2wdc_tlast;
  wire sig_reset_reg;
  wire sig_sf2pcc_xfer_valid;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_wdc2ibtt_tready;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(s_data),
        .E(E),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[15] (\GEN_INDET_BTT.lsig_byte_cntr_reg[15] ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] (\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_49 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_50 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_51 }),
        .\gpregsm1.user_valid_reg (p_4_out),
        .\gpregsm1.user_valid_reg_0 (I_DATA_FIFO_n_38),
        .hold_ff_q(hold_ff_q),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_0_in5_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_skid_reg_reg[34]_0 ({I_DATA_FIFO_n_43,I_DATA_FIFO_n_44,I_DATA_FIFO_n_45}),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_m_valid_out_reg_0(out),
        .sig_reset_reg(sig_reset_reg),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready));
  hdmi_in_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0 I_DATA_FIFO
       (.D(s_data),
        .DIBDI({sig_dre2ibtt_eop,DIBDI}),
        .E(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .Q(Q),
        .WEBWE(I_XD_FIFO_n_2),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(I_DATA_FIFO_n_38),
        .ram_empty_i_reg(I_DATA_FIFO_n_39),
        .\sig_burst_dbeat_cntr_reg[4] (p_1_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] ({I_DATA_FIFO_n_43,I_DATA_FIFO_n_44,I_DATA_FIFO_n_45}),
        .\sig_data_skid_reg_reg[34] ({\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_49 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_50 ,\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_51 }),
        .sig_s_ready_dup_reg(p_0_in5_in),
        .sig_s_ready_out_reg(p_4_out),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_axi_datamover_sfifo_autord I_XD_FIFO
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI[4]),
        .E(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .O(O),
        .Q(DI[7:0]),
        .S(S),
        .SR(I_XD_FIFO_n_0),
        .WEBWE(I_XD_FIFO_n_2),
        .\gcc0.gc0.count_d1_reg[0] (\gcc0.gc0.count_d1_reg[0] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(I_DATA_FIFO_n_39),
        .ram_full_i_reg(p_1_in),
        .\sig_burst_dbeat_cntr_reg[1] (sig_clr_dbc_reg_i_2_n_0),
        .\sig_burst_dbeat_cntr_reg[4] (sig_burst_dbeat_cntr_reg__0[4:2]),
        .\sig_byte_cntr_reg[7] (I_XD_FIFO_n_4),
        .\sig_byte_cntr_reg[7]_0 (sig_byte_cntr),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .sig_xfer_is_seq_reg_reg_0(sig_xfer_is_seq_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[0]),
        .I1(sig_burst_dbeat_cntr_reg__0[1]),
        .I2(sig_burst_dbeat_cntr_reg__0[2]),
        .O(\sig_burst_dbeat_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sig_burst_dbeat_cntr[3]_i_1 
       (.I0(sig_burst_dbeat_cntr_reg__0[1]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[2]),
        .I3(sig_burst_dbeat_cntr_reg__0[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sig_burst_dbeat_cntr[4]_i_2 
       (.I0(sig_burst_dbeat_cntr_reg__0[2]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .I2(sig_burst_dbeat_cntr_reg__0[1]),
        .I3(sig_burst_dbeat_cntr_reg__0[3]),
        .I4(sig_burst_dbeat_cntr_reg__0[4]),
        .O(p_0_in__1[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(p_0_in__1[0]),
        .Q(sig_burst_dbeat_cntr_reg__0[0]),
        .R(I_XD_FIFO_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(p_0_in__1[1]),
        .Q(sig_burst_dbeat_cntr_reg__0[1]),
        .R(I_XD_FIFO_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(\sig_burst_dbeat_cntr[2]_i_1_n_0 ),
        .Q(sig_burst_dbeat_cntr_reg__0[2]),
        .R(I_XD_FIFO_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(p_0_in__1[3]),
        .Q(sig_burst_dbeat_cntr_reg__0[3]),
        .R(I_XD_FIFO_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(p_0_in__1[4]),
        .Q(sig_burst_dbeat_cntr_reg__0[4]),
        .R(I_XD_FIFO_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[0]),
        .Q(DI[0]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[1]),
        .Q(DI[1]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[2]),
        .Q(DI[2]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[3]),
        .Q(DI[3]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[4]),
        .Q(DI[4]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[5]),
        .Q(DI[5]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[6]),
        .Q(DI[6]),
        .R(I_XD_FIFO_n_4));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_burst_dbeat_cntr_reg[4]_0 ),
        .D(sig_byte_cntr[7]),
        .Q(DI[7]),
        .R(I_XD_FIFO_n_4));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h7)) 
    sig_clr_dbc_reg_i_2
       (.I0(sig_burst_dbeat_cntr_reg__0[1]),
        .I1(sig_burst_dbeat_cntr_reg__0[0]),
        .O(sig_clr_dbc_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(DI[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(DIBDI[4]),
        .Q(DI[8]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_halt_reg_dly1_reg,
    Q,
    \sig_user_skid_reg_reg[0] ,
    m_axi_mm2s_rready,
    \sig_strb_skid_reg_reg[2] ,
    fifo_wren,
    E,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    p_60_out,
    p_62_out,
    sts_tready_reg,
    m_axi_mm2s_rlast,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    p_7_out,
    cmnd_wr,
    mm2s_halt,
    p_75_out,
    datamover_idle,
    m_axi_mm2s_arready,
    in);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_halt_reg_dly1_reg;
  output [0:0]Q;
  output [0:0]\sig_user_skid_reg_reg[0] ;
  output m_axi_mm2s_rready;
  output [3:0]\sig_strb_skid_reg_reg[2] ;
  output fifo_wren;
  output [0:0]E;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output [31:0]m_axi_mm2s_araddr;
  output [4:0]m_axi_mm2s_arlen;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input p_60_out;
  input p_62_out;
  input sts_tready_reg;
  input m_axi_mm2s_rlast;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input p_7_out;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]p_75_out;
  input datamover_idle;
  input m_axi_mm2s_arready;
  input [48:0]in;

  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire I_ADDR_CNTL_n_6;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_0;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_56;
  wire I_MSTR_PCC_n_1;
  wire I_MSTR_PCC_n_43;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_6;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire fifo_wren;
  wire halt_i_reg;
  wire [48:0]in;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [4:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_60_out;
  wire p_62_out;
  wire [0:0]p_75_out;
  wire p_7_out;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc_error_pushed;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_decerr;
  wire sig_halt_reg_dly1_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_input_reg_empty;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [4:0]sig_mstr2data_len;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire sig_next_calc_error_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_sm_halt_reg;
  wire [3:0]\sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire [0:0]\sig_user_skid_reg_reg[0] ;
  wire slverr_i_reg;
  wire sts_tready_reg;

  hdmi_in_axi_vdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_6),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(sig_halt_reg_dly1_reg),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  hdmi_in_axi_vdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.E(E),
        .FIFO_Full_reg(Q),
        .\INFERRED_GEN.cnt_i_reg[1] (I_CMD_STATUS_n_0),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .SR(sig_stream_rst),
        .cmnd_wr(cmnd_wr),
        .decerr_i_reg(decerr_i_reg),
        .in(I_MSTR_PCC_n_1),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_60_out(p_60_out),
        .p_62_out(p_62_out),
        .\s_axis_cmd_tdata_reg[63] (in),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(I_MSTR_PCC_n_43),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_54),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rd_sts_slverr_reg_reg(I_CMD_STATUS_n_56),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
  hdmi_in_axi_vdma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.FIFO_Full_reg(I_MSTR_PCC_n_43),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_0),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .SR(sig_stream_rst),
        .in({I_MSTR_PCC_n_1,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_54),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb}),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  hdmi_in_axi_vdma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_CMD_STATUS_n_0),
        .\INFERRED_GEN.cnt_i_reg[0] (I_RD_DATA_CNTL_n_0),
        .SR(sig_stream_rst),
        .fifo_wren(fifo_wren),
        .in({I_MSTR_PCC_n_1,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(sig_addr2data_addr_posted),
        .p_7_out(p_7_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_halt_reg_dly1_reg_0(sig_halt_reg_dly1_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_6),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\sig_user_skid_reg_reg[0] (\sig_user_skid_reg_reg[0] ),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  hdmi_in_axi_vdma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_coelsc_reg_full_reg(I_RD_DATA_CNTL_n_6),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_56),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  hdmi_in_axi_vdma_0_0_axi_datamover_reset_20 I_RESET
       (.SR(sig_stream_rst),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .halt_i_reg(halt_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .p_75_out(p_75_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(I_ADDR_CNTL_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mssai_skid_buf" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_mssai_skid_buf
   (out,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \sig_strb_reg_out_reg[3]_0 ,
    sig_strm_tlast,
    \sig_mssa_index_reg_out_reg[1]_0 ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    sig_cmd_full_reg,
    sig_cmd_empty_reg,
    lsig_set_absorb2tlast,
    SR,
    sig_eop_sent,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_dre2ibtt_eop,
    lsig_strm_eop_asserted6_out,
    sig_gated_fifo_freeze_out__1,
    sig_dre2ibtt_tvalid,
    lvar_num_set,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_s_ready_out_reg_0,
    E,
    DOUT,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    p_7_out,
    sig_m_valid_out_reg_0,
    lsig_absorb2tlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_eop_halt_xfer,
    sig_ibtt2dre_tready,
    Q,
    sig_reset_reg,
    sig_s_ready_out_reg_1,
    sig_strm_tready1_out,
    sig_valid_dre_output_dbeat11_out,
    \storage_data_reg[7] ,
    D,
    sig_s_ready_dup3_reg_0);
  output out;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \sig_strb_reg_out_reg[3]_0 ;
  output sig_strm_tlast;
  output \sig_mssa_index_reg_out_reg[1]_0 ;
  output \sig_mssa_index_reg_out_reg[0]_0 ;
  output sig_cmd_full_reg;
  output sig_cmd_empty_reg;
  output lsig_set_absorb2tlast;
  output [0:0]SR;
  output sig_eop_sent;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_dre2ibtt_eop;
  output lsig_strm_eop_asserted6_out;
  output sig_gated_fifo_freeze_out__1;
  output sig_dre2ibtt_tvalid;
  output [1:0]lvar_num_set;
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]sig_s_ready_out_reg_0;
  input [0:0]E;
  input [8:0]DOUT;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input p_7_out;
  input sig_m_valid_out_reg_0;
  input lsig_absorb2tlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_eop_halt_xfer;
  input sig_ibtt2dre_tready;
  input [0:0]Q;
  input sig_reset_reg;
  input sig_s_ready_out_reg_1;
  input sig_strm_tready1_out;
  input sig_valid_dre_output_dbeat11_out;
  input [7:0]\storage_data_reg[7] ;
  input [26:0]D;
  input [1:0]sig_s_ready_dup3_reg_0;

  wire [26:0]D;
  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire lsig_strm_eop_asserted6_out;
  wire [1:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [1:0]p_1_in;
  wire p_7_out;
  wire \sig_byte_cntr[4]_i_4_n_0 ;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_i_2_n_0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_2_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_ibtt2dre_tready;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  wire [1:0]sig_s_ready_dup3_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [0:0]sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_sm_ld_dre_cmd;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tready1_out;
  wire sig_valid_dre_output_dbeat11_out;
  wire [7:0]\storage_data_reg[7] ;

  assign \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram  = sig_m_valid_out;
  assign \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg  = sig_s_ready_out;
  assign out = sig_m_valid_dup;
  assign \sig_strb_reg_out_reg[3]_0  = sig_s_ready_dup3;
  LUT6 #(
    .INIT(64'hCF4D000000000000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_10 
       (.I0(p_1_in[0]),
        .I1(\storage_data_reg[7] [5]),
        .I2(p_1_in[1]),
        .I3(\storage_data_reg[7] [4]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(lsig_strm_eop_asserted6_out));
  LUT4 #(
    .INIT(16'h0200)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4 
       (.I0(lsig_strm_eop_asserted6_out),
        .I1(Q),
        .I2(sig_eop_halt_xfer),
        .I3(sig_m_valid_out),
        .O(sig_dre2ibtt_eop));
  LUT6 #(
    .INIT(64'h1000100030001000)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_2 
       (.I0(sig_strm_tlast),
        .I1(Q),
        .I2(\storage_data_reg[7] [7]),
        .I3(sig_m_valid_out),
        .I4(\storage_data_reg[7] [6]),
        .I5(lsig_strm_eop_asserted6_out),
        .O(lsig_set_absorb2tlast));
  LUT4 #(
    .INIT(16'h0020)) 
    \INFERRED_GEN.cnt_i[4]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_eop_halt_xfer),
        .I2(sig_ibtt2dre_tready),
        .I3(Q),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(sig_eop_sent),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \sig_byte_cntr[1]_i_3 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [3]),
        .I1(\storage_data_reg[7] [3]),
        .I2(\storage_data_reg[7] [0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [0]),
        .I4(\storage_data_reg[7] [1]),
        .I5(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [1]),
        .O(lvar_num_set[0]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \sig_byte_cntr[4]_i_2 
       (.I0(\storage_data_reg[7] [3]),
        .I1(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [3]),
        .I2(\storage_data_reg[7] [2]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [2]),
        .I4(\sig_byte_cntr[4]_i_4_n_0 ),
        .O(lvar_num_set[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_byte_cntr[4]_i_4 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [1]),
        .I1(\storage_data_reg[7] [1]),
        .I2(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [0]),
        .I3(\storage_data_reg[7] [0]),
        .O(\sig_byte_cntr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \sig_byte_cntr[7]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_eop_halt_xfer),
        .I2(Q),
        .O(sig_dre2ibtt_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    sig_cmd_empty_i_1
       (.I0(p_7_out),
        .I1(sig_cmd_full),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full_i_2_n_0),
        .O(sig_cmd_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full_i_2_n_0),
        .O(sig_cmd_full_reg));
  LUT6 #(
    .INIT(64'hF1111111FFFFFFFF)) 
    sig_cmd_full_i_2
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_m_valid_out_reg_0),
        .I2(sig_strm_tlast),
        .I3(sig_m_valid_out),
        .I4(lsig_absorb2tlast),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_cmd_full_i_2_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(D[0]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(D[10]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(D[11]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(D[12]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(D[13]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(D[14]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(D[15]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(D[16]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(D[17]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(D[18]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(D[19]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(D[1]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(D[20]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(D[21]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(D[22]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(D[23]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(D[24]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(D[25]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(D[26]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(DOUT[0]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(DOUT[1]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(DOUT[2]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(D[2]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(DOUT[3]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(DOUT[4]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(D[3]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(D[4]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(D[5]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(D[6]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(D[7]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(D[8]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(D[9]),
        .I2(sig_s_ready_dup2),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[31]_i_2_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    sig_eop_sent_reg_i_1
       (.I0(sig_valid_dre_output_dbeat11_out),
        .I1(sig_dre2ibtt_eop),
        .I2(lsig_absorb2tlast),
        .I3(lsig_set_absorb2tlast),
        .O(sig_eop_sent));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_s_ready_out_reg_0),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_s_ready_out_reg_0),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0404440444044404)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_s_ready_out_reg_1),
        .I3(sig_m_valid_dup),
        .I4(sig_strm_tready1_out),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    sig_m_valid_dup_i_5
       (.I0(lsig_strm_eop_asserted6_out),
        .I1(\storage_data_reg[7] [6]),
        .I2(sig_m_valid_out),
        .O(sig_gated_fifo_freeze_out__1));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_mssa_index_reg_out_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_mssa_index_reg_out_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_s_ready_dup3_reg_0[0]),
        .Q(p_1_in[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_s_ready_dup3_reg_0[1]),
        .Q(p_1_in[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFEEAE)) 
    sig_s_ready_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_out_reg_1),
        .I4(sig_strm_tready1_out),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(DOUT[5]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(DOUT[6]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(DOUT[7]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(DOUT[8]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[5]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[6]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[7]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(DOUT[8]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_pcc
   (sig_init_reg,
    in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_next_cmd_cmplt_reg_reg,
    SR,
    m_axi_mm2s_aclk,
    out,
    sig_calc_error_reg_reg_0,
    Q,
    sig_wr_fifo,
    sig_wr_fifo_0,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n);
  output sig_init_reg;
  output [38:0]in;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output FIFO_Full_reg;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output [10:0]sig_next_cmd_cmplt_reg_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [49:0]out;
  input sig_calc_error_reg_reg_0;
  input [0:0]Q;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \INFERRED_GEN.data_reg[3][40]_srl4_i_2_n_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [38:0]in;
  wire [3:3]lsig_end_vect;
  wire [0:0]lsig_start_vect;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire [8:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [7:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [6:1]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[4]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire [15:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:0]sig_btt_residue_slice_im0;
  wire [6:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire [10:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc1_reg_ns0_out;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[0]_i_2_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_1_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_sm_ld_calc1_reg_ns0_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_calc_error_reg0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns0_out));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_calc_error_reg0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F30000F2F2F2F2)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_wr_fifo_0),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .O(FIFO_Full_reg));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_next_cmd_cmplt_reg_reg[9]),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_next_cmd_cmplt_reg_reg[9]),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(p_1_in_0),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_next_cmd_cmplt_reg_reg[9]),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_next_cmd_cmplt_reg_reg[9]),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_next_cmd_cmplt_reg_reg[9]),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(in[38]),
        .I1(sig_next_cmd_cmplt_reg_reg[9]),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[34]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[35]));
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][40]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(\INFERRED_GEN.data_reg[3][40]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[37]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  hdmi_in_axi_vdma_0_0_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({lsig_end_vect,lsig_start_vect}),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_strbgen_bytes_ireg2_reg[0] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_strbgen_bytes_ireg2_reg[1] (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .\sig_strbgen_bytes_ireg2_reg[2] (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[34]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[37]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[36]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[35]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555C55)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[34]),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(in[38]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[49]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[48]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[47]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[46]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[41]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[40]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[39]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[38]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[45]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[44]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[43]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[42]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hEA40)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_residue_slice_im0[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[7]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[18]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[28]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[29]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[30]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[31]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[32]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBFA)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[33]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[19]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[20]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[21]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[22]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[23]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[24]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[25]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[26]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[27]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h56669AAA)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_residue_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h656A6A6A9A959595)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(sig_btt_residue_slice_im0[1]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[1]),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h15BFFFFF)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_residue_slice_im0[0]),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .I4(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[2]));
  LUT6 #(
    .INIT(64'h44444DDDDDDD4DDD)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_btt_residue_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[2]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .I4(\sig_adjusted_addr_incr_ireg2[4]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAABFFFBF)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[3]),
        .O(\sig_adjusted_addr_incr_ireg2[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h9A959595)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ),
        .I1(sig_btt_residue_slice_im0[5]),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(sig_bytes_to_mbaa_ireg1[5]),
        .O(sig_adjusted_addr_incr_im1[5]));
  LUT6 #(
    .INIT(64'hF80807F7F808F808)) 
    \sig_adjusted_addr_incr_ireg2[6]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_btt_residue_slice_im0[6]),
        .I4(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[6]));
  LUT6 #(
    .INIT(64'hFFFF4777FFFFFFFF)) 
    \sig_adjusted_addr_incr_ireg2[6]_i_2 
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sel0[8]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[7]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_residue_slice_im0[3:0]),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sel0[0],sig_btt_residue_slice_im0[6:4]}),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(sig_btt_residue_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[4:1]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sel0[7:5]}),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0,sig_btt_cntr_im00_carry__2_i_3_n_0,sig_btt_cntr_im00_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(sel0[8]),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(out[0]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[0]),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(out[10]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[10]),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(out[11]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[11]),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(out[12]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[12]),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(out[13]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[13]),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(out[14]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[14]),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(out[15]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[15]),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(out[1]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[1]),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(out[2]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[2]),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(out[3]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[3]),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(out[4]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[4]),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(out[5]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[5]),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(out[6]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[6]),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(out[7]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[7]),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(out[8]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[8]),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(out[9]),
        .I1(in[38]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(Q),
        .I5(sig_btt_cntr_im00[9]),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(sel0[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sig_btt_residue_slice_im0[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h80000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .I3(sig_brst_cnt_eq_zero_im0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_5_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_btt_residue_slice_im0[5]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I4(sig_btt_residue_slice_im0[4]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_btt_residue_slice_im0[3]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(sig_btt_residue_slice_im0[2]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_btt_residue_slice_im0[1]),
        .I2(sig_btt_residue_slice_im0[0]),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h86)) 
    sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0}));
  LUT3 #(
    .INIT(8'h4D)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ),
        .I2(sig_btt_residue_slice_im0[6]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(sig_btt_residue_slice_im0[5]),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(sig_btt_residue_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(sig_btt_residue_slice_im0[2]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_btt_residue_slice_im0[1]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(sig_btt_residue_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h86)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_btt_residue_slice_im0[6]),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_btt_residue_slice_im0[5]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I4(sig_btt_residue_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_btt_residue_slice_im0[3]),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(sig_btt_residue_slice_im0[2]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_btt_residue_slice_im0[1]),
        .I2(sig_btt_residue_slice_im0[0]),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[6]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[38]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[38]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_init_reg),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_init_reg),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_init_reg),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_pop_input_reg),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[38]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[16]),
        .Q(in[37]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_calc_error_reg0),
        .D(out[17]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_calc_error_reg0),
        .I2(sig_init_reg),
        .I3(sig_sm_pop_input_reg),
        .I4(sig_calc_error_pushed),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h0000000000FF0202)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_init_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(sig_btt_residue_slice_im0[3]),
        .I1(sig_btt_residue_slice_im0[5]),
        .I2(sig_btt_residue_slice_im0[4]),
        .I3(sig_no_btt_residue_ireg1_i_2_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(sig_btt_residue_slice_im0[2]),
        .I1(sig_btt_residue_slice_im0[0]),
        .I2(sig_btt_residue_slice_im0[6]),
        .I3(sig_btt_residue_slice_im0[1]),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_next_cmd_cmplt_reg_reg[9]),
        .I3(sig_calc_error_reg0),
        .I4(sig_init_reg),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(sig_addr_cntr_incr_ireg2[7]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_calc_error_reg0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00101110)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h553F)) 
    \sig_strbgen_bytes_ireg2[0]_i_2 
       (.I0(sig_btt_residue_slice_im0[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I5(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h0010FF10)) 
    \sig_strbgen_bytes_ireg2[2]_i_3 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(sig_btt_residue_slice_im0[4]),
        .O(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h00FC7FEC)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(lsig_start_vect),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(lsig_end_vect),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_push_rd_sts_reg,
    sig_rd_sts_reg_full0,
    m_axi_mm2s_aclk,
    sig_coelsc_reg_full_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_decerr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_reg_full0;
  input m_axi_mm2s_aclk;
  input sig_coelsc_reg_full_reg;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_coelsc_reg_full_reg;
  wire sig_data2rsc_decerr;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_reg_full_reg),
        .Q(sig_rsc2data_ready),
        .S(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_rddata_cntl
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_next_calc_error_reg,
    sig_halt_reg_dly1_reg_0,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_rd_sts_reg_full0,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_wr_fifo,
    sig_inhibit_rdy_n,
    sig_addr_posted_cntr,
    \sig_user_skid_reg_reg[0] ,
    m_axi_mm2s_rready,
    sig_push_rd_sts_reg,
    \sig_strb_skid_reg_reg[2] ,
    fifo_wren,
    SR,
    m_axi_mm2s_aclk,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    m_axi_mm2s_rlast,
    sig_halt_reg_reg_0,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    sig_rsc2data_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_7_out,
    in,
    sig_init_reg2,
    sig_init_reg,
    sig_rst2all_stop_request,
    out);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_next_calc_error_reg;
  output sig_halt_reg_dly1_reg_0;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_wr_fifo;
  output sig_inhibit_rdy_n;
  output [2:0]sig_addr_posted_cntr;
  output [0:0]\sig_user_skid_reg_reg[0] ;
  output m_axi_mm2s_rready;
  output sig_push_rd_sts_reg;
  output [3:0]\sig_strb_skid_reg_reg[2] ;
  output fifo_wren;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input m_axi_mm2s_rlast;
  input sig_halt_reg_reg_0;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input sig_rsc2data_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_7_out;
  input [16:0]in;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_rst2all_stop_request;
  input out;

  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]SR;
  wire fifo_wren;
  wire \gf36e1_inst.sngfifo36e1_i_2__6_n_0 ;
  wire \gf36e1_inst.sngfifo36e1_i_5_n_0 ;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire out;
  wire [4:0]p_0_in;
  wire p_7_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:14]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_full_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly1_reg_0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire [3:0]\sig_strb_skid_reg_reg[2] ;
  wire [0:0]\sig_user_skid_reg_reg[0] ;
  wire sig_wr_fifo;

  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,p_0_in}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14]}),
        .sel(sig_wr_fifo),
        .\sig_addr_posted_cntr_reg[0] (sig_addr_posted_cntr[0]),
        .\sig_addr_posted_cntr_reg[1] (sig_addr_posted_cntr[1]),
        .\sig_addr_posted_cntr_reg[1]_0 (\gf36e1_inst.sngfifo36e1_i_2__6_n_0 ),
        .\sig_addr_posted_cntr_reg[2] (sig_addr_posted_cntr[2]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .\sig_dbeat_cntr_reg[3] (sig_last_dbeat_i_3_n_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_reg_reg(sig_halt_reg_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \gf36e1_inst.sngfifo36e1_i_1 
       (.I0(\gf36e1_inst.sngfifo36e1_i_2__6_n_0 ),
        .I1(sig_halt_reg_dly1_reg_0),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(\sig_user_skid_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \gf36e1_inst.sngfifo36e1_i_1__0 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_halt_reg_dly1_reg_0),
        .O(\sig_strb_skid_reg_reg[2] [2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \gf36e1_inst.sngfifo36e1_i_2 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_halt_reg_dly1_reg_0),
        .O(\sig_strb_skid_reg_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gf36e1_inst.sngfifo36e1_i_2__6 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\gf36e1_inst.sngfifo36e1_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \gf36e1_inst.sngfifo36e1_i_3 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_halt_reg_dly1_reg_0),
        .O(\sig_strb_skid_reg_reg[2] [0]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \gf36e1_inst.sngfifo36e1_i_4 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_halt_reg_dly1_reg_0),
        .O(\sig_strb_skid_reg_reg[2] [3]));
  LUT6 #(
    .INIT(64'h0303010000000000)) 
    \gf36e1_inst.sngfifo36e1_i_4__0 
       (.I0(sig_data2rsc_valid),
        .I1(\gf36e1_inst.sngfifo36e1_i_5_n_0 ),
        .I2(\gf36e1_inst.sngfifo36e1_i_2__6_n_0 ),
        .I3(m_axi_mm2s_rvalid),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(p_7_out),
        .O(fifo_wren));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gf36e1_inst.sngfifo36e1_i_5 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\gf36e1_inst.sngfifo36e1_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    m_axi_mm2s_rready_INST_0_i_2
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg_reg_n_0),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAADAA4AA)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hCCECC8CC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_n_0),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_data2rsc_valid),
        .I3(sig_rsc2data_ready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_coelsc_reg_full_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_reg_full_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_reg_full_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg_0),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_halt_reg_dly1_reg_0),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_halt_reg_dly1_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr_reg__0[5]),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[6]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_3
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg,
    sig_stream_rst,
    datamover_idle_reg,
    s2mm_halt_cmplt,
    SR,
    s_soft_reset_i_reg,
    m_axi_s2mm_aclk,
    halt_i_reg,
    s2mm_halt,
    s2mm_dmacr,
    datamover_idle_1,
    lsig_end_of_cmd_reg,
    sig_wsc2rst_stop_cmplt,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_data2addr_stop_req,
    sig_data2rst_stop_cmplt);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_s_h_halt_reg;
  output sig_stream_rst;
  output datamover_idle_reg;
  output s2mm_halt_cmplt;
  output [0:0]SR;
  input s_soft_reset_i_reg;
  input m_axi_s2mm_aclk;
  input halt_i_reg;
  input s2mm_halt;
  input [0:0]s2mm_dmacr;
  input datamover_idle_1;
  input lsig_end_of_cmd_reg;
  input sig_wsc2rst_stop_cmplt;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input sig_data2addr_stop_req;
  input sig_data2rst_stop_cmplt;

  wire [0:0]SR;
  wire datamover_idle_1;
  wire datamover_idle_reg;
  wire halt_i_reg;
  wire lsig_end_of_cmd_reg;
  wire m_axi_s2mm_aclk;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s_soft_reset_i_reg;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;
  wire sig_wsc2rst_stop_cmplt;

  LUT2 #(
    .INIT(4'hD)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(lsig_end_of_cmd_reg),
        .O(SR));
  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1__0
       (.I0(s2mm_halt_cmplt),
        .I1(s2mm_halt),
        .I2(s2mm_dmacr),
        .I3(datamover_idle_1),
        .O(datamover_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i_reg),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_wsc2rst_stop_cmplt),
        .I1(sig_addr_reg_empty),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_data2addr_stop_req),
        .I4(sig_data2rst_stop_cmplt),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_reset_20
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rst2all_stop_request,
    SR,
    datamover_idle_reg,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    halt_i_reg,
    p_75_out,
    mm2s_halt,
    datamover_idle,
    sig_calc_error_reg_reg,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_rst2all_stop_request;
  output [0:0]SR;
  output datamover_idle_reg;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input halt_i_reg;
  input [0:0]p_75_out;
  input mm2s_halt;
  input datamover_idle;
  input sig_calc_error_reg_reg;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire [0:0]SR;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire halt_i_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [0:0]p_75_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;

  LUT4 #(
    .INIT(16'hF3A0)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(p_75_out),
        .I2(mm2s_halt),
        .I3(datamover_idle),
        .O(datamover_idle_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_2
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_2_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(sig_rst2all_stop_request),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_s2mm_full_wrap
   (m_axi_s2mm_wvalid,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    out,
    sig_s_h_halt_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    DI,
    m_axi_s2mm_wlast,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0] ,
    p_9_out,
    Q,
    s_axis_cmd_tvalid_reg,
    CO,
    datamover_idle_reg,
    s2mm_halt_cmplt,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    E,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    s_soft_reset_i_reg,
    halt_i_reg,
    sig_s_ready_out_reg,
    DOUT,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    cmnd_wr_0,
    \hsize_vid_reg[15] ,
    s2mm_dmacr,
    datamover_idle_1,
    m_axi_s2mm_awready,
    m_axi_s2mm_wready,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_s2mm_bresp,
    p_0_out,
    D,
    sig_s_ready_dup3_reg,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    sig_s_ready_out_reg_0,
    m_axis_s2mm_sts_tready);
  output m_axi_s2mm_wvalid;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output out;
  output sig_s_h_halt_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output [9:0]DI;
  output m_axi_s2mm_wlast;
  output \sig_mssa_index_reg_out_reg[1] ;
  output \sig_mssa_index_reg_out_reg[0] ;
  output p_9_out;
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]CO;
  output datamover_idle_reg;
  output s2mm_halt_cmplt;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output [0:0]E;
  output [31:0]m_axi_s2mm_awaddr;
  output [5:0]m_axi_s2mm_awlen;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input s_soft_reset_i_reg;
  input halt_i_reg;
  input [0:0]sig_s_ready_out_reg;
  input [8:0]DOUT;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input cmnd_wr_0;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]s2mm_dmacr;
  input datamover_idle_1;
  input m_axi_s2mm_awready;
  input m_axi_s2mm_wready;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input [1:0]m_axi_s2mm_bresp;
  input [9:0]p_0_out;
  input [26:0]D;
  input [1:0]sig_s_ready_dup3_reg;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input sig_s_ready_out_reg_0;
  input m_axis_s2mm_sts_tready;

  wire [0:0]CO;
  wire [26:0]D;
  wire [9:0]DI;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ;
  wire \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_82 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_dre_output_dbeat11_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/sig_rd_empty ;
  wire I_CMD_STATUS_n_1;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_7;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_5;
  wire I_WR_DATA_CNTL_n_1;
  wire I_WR_DATA_CNTL_n_26;
  wire I_WR_DATA_CNTL_n_3;
  wire I_WR_STATUS_CNTLR_n_24;
  wire [0:0]Q;
  wire [2:0]\SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set ;
  wire cmnd_wr_0;
  wire datamover_idle_1;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire dma_err;
  wire [7:0]dout_i;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire halt_i_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [5:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire p_0_in3_in;
  wire [9:0]p_0_out;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire p_14_out;
  wire [5:0]p_19_out;
  wire p_1_out;
  wire [1:0]p_20_out;
  wire p_22_out;
  wire [0:0]p_27_out;
  wire p_2_out;
  wire [31:2]p_30_out;
  wire p_32_out;
  wire p_3_out;
  wire [15:0]p_5_out;
  wire p_9_out;
  wire p_9_out_0;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_soft_reset_i_reg;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_clr_cmd2data_valid5_out__0;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire [3:0]sig_data2skid_wstrb;
  wire sig_data2skid_wvalid;
  wire [15:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_strm_dbeat1_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_ibtt2dre_tready;
  wire [2:0]sig_ibtt2wdc_stbs_asserted;
  wire sig_ibtt2wdc_tlast;
  wire [3:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire sig_input_reg_empty;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_psm_halt;
  wire sig_s_h_halt_reg;
  wire [1:0]sig_s_ready_dup3_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_set_push2wsc;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_xfer_valid;
  wire sig_skid2data_wready;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wsc2rst_stop_cmplt;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire sig_xfer_cmd_cmplt_reg0;
  wire slverr_i_reg;

  hdmi_in_axi_vdma_0_0_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 }),
        .DI(DI),
        .DIBDI({sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .E(I_WR_DATA_CNTL_n_26),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[15] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 }),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ({sig_ibtt2wdc_stbs_asserted,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68 }),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (sig_ibtt2wdc_tvalid),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_82 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 }),
        .Q(sig_dre2ibtt_tdata),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .\gcc0.gc0.count_d1_reg[0] (E),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 }),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .lvar_num_set(\SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .\sig_burst_dbeat_cntr_reg[4]_0 (sig_good_strm_dbeat1_out),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 }),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .\sig_strb_reg_out_reg[3] (sig_ibtt2wdc_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_dre_output_dbeat11_out ),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg({sig_sf2pcc_cmd_cmplt,dout_i}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70 ));
  hdmi_in_axi_vdma_0_0_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.CO(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_86 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 }),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .FIFO_Full_reg_0(I_WR_DATA_CNTL_n_1),
        .FIFO_Full_reg_1(I_ADDR_CNTL_n_1),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_82 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_83 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_84 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_85 }),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .S({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .\gpr1.dout_i_reg[7] ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_87 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_88 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 }),
        .\gpr1.dout_i_reg[8] ({sig_sf2pcc_cmd_cmplt,dout_i}),
        .\gpr1.dout_i_reg[9] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_70 ),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_22_out(p_22_out),
        .p_32_out(p_32_out),
        .p_9_out_0(p_9_out_0),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_78 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 }),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_cmd_cmplt_reg_reg({p_12_out,p_14_out}),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_halt_reg_0(I_CMD_STATUS_n_1),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_sm_pop_cmd_fifo_reg({p_1_out,p_2_out,p_3_out,p_5_out}),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_addr_reg_reg[1]_0 (sig_child_addr_cntr_lsh_reg),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0));
  hdmi_in_axi_vdma_0_0_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.D(D),
        .DIBDI({sig_dre2ibtt_tlast,sig_dre2ibtt_tstrb}),
        .DOUT(DOUT),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .Q(sig_dre2ibtt_tdata),
        .in({p_1_out,p_2_out,p_3_out,p_5_out}),
        .lvar_num_set(\SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_9_out_0(p_9_out_0),
        .ram_full_i_reg(sig_good_strm_dbeat1_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_dre_output_dbeat11_out ));
  hdmi_in_axi_vdma_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.\INFERRED_GEN.cnt_i_reg[0] (I_ADDR_CNTL_n_1),
        .in({p_13_out,p_27_out,p_19_out,p_30_out,p_20_out}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_22_out(p_22_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.CO(CO),
        .FIFO_Full_reg(Q),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (I_CMD_STATUS_n_7),
        .Q(\I_CMD_FIFO/sig_rd_empty ),
        .cmnd_wr_0(cmnd_wr_0),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .p_10_out(p_10_out),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty_reg(I_CMD_STATUS_n_11),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  hdmi_in_axi_vdma_0_0_axi_datamover_reset I_RESET
       (.SR(I_RESET_n_5),
        .datamover_idle_1(datamover_idle_1),
        .datamover_idle_reg(datamover_idle_reg),
        .halt_i_reg(halt_i_reg),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s_soft_reset_i_reg(s_soft_reset_i_reg),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt));
  hdmi_in_axi_vdma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_60 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_68 }),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_dqual_reg_empty_reg(sig_skid2data_wready),
        .\sig_next_strt_strb_reg_reg[3] (sig_data2skid_wstrb),
        .\sig_next_strt_strb_reg_reg[3]_0 (sig_strb_skid_mux_out),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.E(I_WR_DATA_CNTL_n_26),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_DATA_CNTL_n_1),
        .Q(sig_strb_skid_reg),
        .SR(I_RESET_n_5),
        .in({I_WR_DATA_CNTL_n_3,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .lsig_end_of_cmd_reg(lsig_end_of_cmd_reg),
        .lsig_eop_reg(lsig_eop_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in ),
        .p_11_out(p_11_out),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(I_WR_STATUS_CNTLR_n_24),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rst_stop_cmplt(sig_data2rst_stop_cmplt),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2skid_wvalid(sig_data2skid_wvalid),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .\sig_data_reg_out_reg[34] (sig_ibtt2wdc_stbs_asserted),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_11),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_69 ),
        .sig_m_valid_out_reg_0(sig_ibtt2wdc_tvalid),
        .sig_m_valid_out_reg_1(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30 ),
        .sig_m_valid_out_reg_2({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33 }),
        .sig_posted_to_axi_reg(sig_addr2data_addr_posted),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_ready_dup_reg(p_0_in3_in),
        .sig_s_ready_out_reg(sig_skid2data_wready),
        .sig_set_push2wsc(sig_set_push2wsc),
        .\sig_strb_reg_out_reg[3] (sig_strb_skid_mux_out),
        .\sig_strb_reg_out_reg[3]_0 (sig_ibtt2wdc_tstrb),
        .\sig_strb_skid_reg_reg[3] (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc2ibtt_tready(sig_wdc2ibtt_tready),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg({p_13_out,p_12_out,p_14_out,p_19_out,p_20_out}));
  hdmi_in_axi_vdma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.\GEN_INDET_BTT.lsig_eop_reg_reg ({I_WR_DATA_CNTL_n_3,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg_dly1(sig_halt_reg_dly1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_7),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_push_to_wsc_reg(I_WR_STATUS_CNTLR_n_24),
        .sig_reset_reg(\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo ),
        .sig_wsc2rst_stop_cmplt(sig_wsc2rst_stop_cmplt),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_realign" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_s2mm_realign
   (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    out,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0] ,
    sig_inhibit_rdy_n,
    DIBDI,
    sig_dre2ibtt_eop,
    sig_dre2ibtt_tvalid,
    lvar_num_set,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_s_ready_out_reg,
    DOUT,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    p_9_out_0,
    sig_reset_reg,
    sig_s_ready_out_reg_0,
    sig_valid_dre_output_dbeat11_out,
    in,
    sig_init_reg2,
    D,
    sig_s_ready_dup3_reg,
    ram_full_i_reg);
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output out;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \sig_mssa_index_reg_out_reg[1] ;
  output \sig_mssa_index_reg_out_reg[0] ;
  output sig_inhibit_rdy_n;
  output [4:0]DIBDI;
  output sig_dre2ibtt_eop;
  output sig_dre2ibtt_tvalid;
  output [2:0]lvar_num_set;
  output [31:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]sig_s_ready_out_reg;
  input [8:0]DOUT;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input p_9_out_0;
  input sig_reset_reg;
  input sig_s_ready_out_reg_0;
  input sig_valid_dre_output_dbeat11_out;
  input [18:0]in;
  input sig_init_reg2;
  input [26:0]D;
  input [1:0]sig_s_ready_dup3_reg;
  input [0:0]ram_full_i_reg;

  wire [26:0]D;
  wire [4:0]DIBDI;
  wire [8:0]DOUT;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1_n_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1_n_0 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_DRE_CNTL_FIFO_n_23;
  wire I_DRE_CNTL_FIFO_n_24;
  wire I_DRE_CNTL_FIFO_n_25;
  wire [31:0]Q;
  wire [18:0]in;
  wire lsig_cmd_fetch_pause;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire p_9_out_0;
  wire [0:0]ram_full_i_reg;
  wire [24:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_cmdcntl_sm_state;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg2;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire [1:0]sig_s_ready_dup3_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;

  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_25),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_24),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_23),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hAAAE000000000000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(lsig_cmd_fetch_pause),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_fifo_data_out[24]),
        .I3(sig_need_cmd_flush),
        .I4(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1_n_0 ),
        .Q(lsig_cmd_fetch_pause),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008000FF008000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(ram_full_i_reg),
        .I1(lsig_cmd_fetch_pause),
        .I2(sig_dre2ibtt_eop),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_need_cmd_flush),
        .I5(sig_sm_pop_cmd_fifo),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1_n_0 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (Q),
        .DIBDI(DIBDI),
        .DOUT(DOUT),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_5 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .Q(sig_rd_empty),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .sig_realign_eof_reg_reg({sig_cmd_fifo_data_out[23],sig_cmd_fifo_data_out[21:6]}),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out));
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized6 I_DRE_CNTL_FIFO
       (.D({I_DRE_CNTL_FIFO_n_23,I_DRE_CNTL_FIFO_n_24,I_DRE_CNTL_FIFO_n_25}),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_sm_pop_cmd_fifo_i_2_n_0),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (sig_cmdcntl_sm_state),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_rd_empty),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[24:23],sig_cmd_fifo_data_out[21:6]}),
        .p_7_out(p_7_out),
        .p_9_out_0(p_9_out_0),
        .sig_cmd_empty_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_reset_reg(sig_reset_reg),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(sig_cmdcntl_sm_state[0]),
        .I1(sig_cmdcntl_sm_state[2]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_scatter" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_s2mm_scatter
   (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    out,
    p_7_out,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0] ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    DIBDI,
    sig_dre2ibtt_eop,
    sig_dre2ibtt_tvalid,
    lvar_num_set,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_s_ready_out_reg,
    sig_realign_eof_reg_reg,
    DOUT,
    sig_sm_ld_dre_cmd,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ibtt2dre_tready,
    Q,
    sig_reset_reg,
    sig_s_ready_out_reg_0,
    sig_valid_dre_output_dbeat11_out,
    D,
    sig_s_ready_dup3_reg);
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output out;
  output p_7_out;
  output \sig_mssa_index_reg_out_reg[1] ;
  output \sig_mssa_index_reg_out_reg[0] ;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  output [4:0]DIBDI;
  output sig_dre2ibtt_eop;
  output sig_dre2ibtt_tvalid;
  output [2:0]lvar_num_set;
  output [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [0:0]sig_s_ready_out_reg;
  input [16:0]sig_realign_eof_reg_reg;
  input [8:0]DOUT;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ibtt2dre_tready;
  input [0:0]Q;
  input sig_reset_reg;
  input sig_s_ready_out_reg_0;
  input sig_valid_dre_output_dbeat11_out;
  input [26:0]D;
  input [1:0]sig_s_ready_dup3_reg;

  wire [26:0]D;
  wire [31:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [4:0]DIBDI;
  wire [8:0]DOUT;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire I_MSSAI_SKID_BUF_n_10;
  wire I_MSSAI_SKID_BUF_n_12;
  wire I_MSSAI_SKID_BUF_n_7;
  wire I_MSSAI_SKID_BUF_n_8;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_1;
  wire I_TSTRB_FIFO_n_2;
  wire [0:0]Q;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_11;
  wire SLICE_INSERTION_n_12;
  wire SLICE_INSERTION_n_13;
  wire SLICE_INSERTION_n_14;
  wire SLICE_INSERTION_n_2;
  wire SLICE_INSERTION_n_3;
  wire SLICE_INSERTION_n_5;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire lsig_absorb2tlast;
  wire lsig_set_absorb2tlast;
  wire lsig_strm_eop_asserted6_out;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_1_in2_in;
  wire p_7_out;
  wire [1:0]sig_btt_cntr;
  wire sig_btt_cntr03_out;
  wire \sig_btt_cntr[0]_i_1__0_n_0 ;
  wire \sig_btt_cntr[10]_i_1__0_n_0 ;
  wire \sig_btt_cntr[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr[12]_i_1__0_n_0 ;
  wire \sig_btt_cntr[13]_i_1__0_n_0 ;
  wire \sig_btt_cntr[14]_i_1__0_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[1]_i_1__0_n_0 ;
  wire \sig_btt_cntr[2]_i_1__0_n_0 ;
  wire \sig_btt_cntr[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr[4]_i_1__0_n_0 ;
  wire \sig_btt_cntr[5]_i_1__0_n_0 ;
  wire \sig_btt_cntr[6]_i_1__0_n_0 ;
  wire \sig_btt_cntr[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr[8]_i_1__0_n_0 ;
  wire \sig_btt_cntr[9]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_1_n_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_5_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire sig_curr_eof_reg_i_1_n_0;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire sig_eop_sent;
  wire sig_eop_sent_reg;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire [1:0]sig_next_strt_offset_reg__0;
  wire sig_rd_empty;
  wire [16:0]sig_realign_eof_reg_reg;
  wire sig_reset_reg;
  wire [1:0]sig_s_ready_dup3_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;
  wire sig_strm_tlast;
  wire sig_strm_tready1_out;
  wire [3:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire [7:0]sig_tstrb_fifo_data_out;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_valid_fifo_ld12_out;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_3 
       (.I0(p_7_out),
        .I1(Q),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(lsig_set_absorb2tlast),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(lsig_absorb2tlast),
        .I3(sig_strm_tvalid),
        .I4(sig_strm_tlast),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_absorb2tlast_i_1_n_0 ),
        .Q(lsig_absorb2tlast),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (sig_strm_tvalid),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (sig_strm_tstrb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .DOUT(DOUT),
        .E(I_TSTRB_FIFO_n_2),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (I_MSSAI_SKID_BUF_n_12),
        .Q(sig_rd_empty),
        .SR(I_MSSAI_SKID_BUF_n_10),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_set_absorb2tlast(lsig_set_absorb2tlast),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .p_7_out(p_7_out),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_8),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_7),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent(sig_eop_sent),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_m_valid_out_reg_0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[1]_0 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg_0(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_0),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[3]_0 (out),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tlast(sig_strm_tlast),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .\storage_data_reg[7] (sig_tstrb_fifo_data_out));
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized7 I_TSTRB_FIFO
       (.DIBDI(DIBDI),
        .E(I_TSTRB_FIFO_n_2),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (I_TSTRB_FIFO_n_0),
        .Q(sig_rd_empty),
        .SS(I_TSTRB_FIFO_n_1),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_tstrb_fifo_data_out),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_m_valid_out_reg(I_MSSAI_SKID_BUF_n_12),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .\sig_strb_reg_out_reg[3] (sig_strm_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (slice_insert_data));
  hdmi_in_axi_vdma_0_0_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (slice_insert_data),
        .DI({SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}),
        .E(sig_btt_cntr03_out),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,sig_btt_cntr}),
        .S({SLICE_INSERTION_n_5,SLICE_INSERTION_n_6,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_3),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(SLICE_INSERTION_n_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_btt_cntr_dup),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_eop_sent(sig_eop_sent),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_max_first_increment_reg[0] (\sig_max_first_increment_reg_n_0_[0] ),
        .\sig_max_first_increment_reg[1] (\sig_max_first_increment_reg_n_0_[1] ),
        .\sig_max_first_increment_reg[2] (\sig_max_first_increment_reg_n_0_[2] ),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 ({SLICE_INSERTION_n_11,SLICE_INSERTION_n_12,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14}));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_3),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_2),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[0]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[0]),
        .I1(sig_btt_cntr_prv0[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[10]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[10]),
        .I1(sig_btt_cntr_prv0[10]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[11]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[11]),
        .I1(sig_btt_cntr_prv0[11]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[12]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[12]),
        .I1(sig_btt_cntr_prv0[12]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[13]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[13]),
        .I1(sig_btt_cntr_prv0[13]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[14]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[14]),
        .I1(sig_btt_cntr_prv0[14]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realign_eof_reg_reg[15]),
        .I1(sig_btt_cntr_prv0[15]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[1]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[1]),
        .I1(sig_btt_cntr_prv0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[2]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[2]),
        .I1(sig_btt_cntr_prv0[2]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[3]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[3]),
        .I1(sig_btt_cntr_prv0[3]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[4]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[4]),
        .I1(sig_btt_cntr_prv0[4]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[5]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[5]),
        .I1(sig_btt_cntr_prv0[5]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[6]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[6]),
        .I1(sig_btt_cntr_prv0[6]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[7]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[7]),
        .I1(sig_btt_cntr_prv0[7]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[8]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[8]),
        .I1(sig_btt_cntr_prv0[8]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \sig_btt_cntr[9]_i_1__0 
       (.I0(sig_realign_eof_reg_reg[9]),
        .I1(sig_btt_cntr_prv0[9]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .O(\sig_btt_cntr[9]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[0]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[10]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[11]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[12]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[13]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[14]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[15]_i_3_n_0 ),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[1]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[2]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[3]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[4]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[5]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[6]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[7]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[8]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[9]_i_1__0_n_0 ),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_10));
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[7] ),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[6] ),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[5] ),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[4] ),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[11] ),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[10] ),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[9] ),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[8] ),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[15] ),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[14] ),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[13] ),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[12] ),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[3] ),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[2] ),
        .I3(\sig_btt_cntr_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[1] ),
        .I3(sig_btt_cntr[1]),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA965)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_max_first_increment_reg_n_0_[0] ),
        .I3(sig_btt_cntr[0]),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[0]_i_1__0_n_0 ),
        .Q(sig_btt_cntr[0]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[10]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[11]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[12]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[13]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[14]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[15]_i_3_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[1]_i_1__0_n_0 ),
        .Q(sig_btt_cntr[1]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[2]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[3]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[4]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[5]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[6]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[7]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[8]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr03_out),
        .D(\sig_btt_cntr[9]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  LUT6 #(
    .INIT(64'hFFFFFFFF2222222E)) 
    sig_btt_eq_0_i_1
       (.I0(sig_btt_eq_0),
        .I1(sig_btt_cntr03_out),
        .I2(sig_btt_eq_0_i_2_n_0),
        .I3(sig_btt_eq_0_i_3_n_0),
        .I4(sig_btt_eq_0_i_4_n_0),
        .I5(I_MSSAI_SKID_BUF_n_10),
        .O(sig_btt_eq_0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(\sig_btt_cntr[5]_i_1__0_n_0 ),
        .I1(\sig_btt_cntr[4]_i_1__0_n_0 ),
        .I2(\sig_btt_cntr[7]_i_1__0_n_0 ),
        .I3(\sig_btt_cntr[6]_i_1__0_n_0 ),
        .I4(sig_btt_eq_0_i_5_n_0),
        .I5(sig_btt_eq_0_i_6_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    sig_btt_eq_0_i_3
       (.I0(\sig_btt_cntr[15]_i_3_n_0 ),
        .I1(sig_realign_eof_reg_reg[14]),
        .I2(sig_btt_cntr_prv0[14]),
        .I3(sig_curr_eof_reg_i_1_n_0),
        .I4(\sig_btt_cntr[12]_i_1__0_n_0 ),
        .I5(\sig_btt_cntr[13]_i_1__0_n_0 ),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    sig_btt_eq_0_i_4
       (.I0(\sig_btt_cntr[10]_i_1__0_n_0 ),
        .I1(sig_realign_eof_reg_reg[11]),
        .I2(sig_btt_cntr_prv0[11]),
        .I3(sig_curr_eof_reg_i_1_n_0),
        .I4(\sig_btt_cntr[8]_i_1__0_n_0 ),
        .I5(\sig_btt_cntr[9]_i_1__0_n_0 ),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_5
       (.I0(sig_btt_cntr_prv0[1]),
        .I1(sig_realign_eof_reg_reg[1]),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_btt_cntr_prv0[0]),
        .I5(sig_realign_eof_reg_reg[0]),
        .O(sig_btt_eq_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[3]),
        .I1(sig_realign_eof_reg_reg[3]),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_btt_cntr_prv0[2]),
        .I5(sig_realign_eof_reg_reg[2]),
        .O(sig_btt_eq_0_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_btt_eq_0_i_1_n_0),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_5,SLICE_INSERTION_n_6,SLICE_INSERTION_n_7,SLICE_INSERTION_n_8}));
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_11,SLICE_INSERTION_n_12,SLICE_INSERTION_n_13,SLICE_INSERTION_n_14}));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_8),
        .Q(p_7_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_7),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_curr_eof_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_curr_eof_reg_i_1_n_0),
        .D(sig_realign_eof_reg_reg[16]),
        .Q(sig_curr_eof_reg),
        .R(I_TSTRB_FIFO_n_1));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_eof_reg_i_1_n_0),
        .I2(sig_next_strt_offset_reg__0[0]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_curr_eof_reg_i_1_n_0),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_eop_sent_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer),
        .I2(I_MSSAI_SKID_BUF_n_10),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent),
        .Q(sig_eop_sent_reg),
        .R(I_TSTRB_FIFO_n_1));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(I_TSTRB_FIFO_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(I_TSTRB_FIFO_n_1));
  LUT6 #(
    .INIT(64'h00C0AACA00000000)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003CAA00000000)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_next_strt_offset_reg__0[0]),
        .I2(sig_next_strt_offset_reg__0[1]),
        .I3(sig_curr_eof_reg_i_1_n_0),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_next_strt_offset_reg__0[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(sig_realign_eof_reg_reg[0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_next_strt_offset_reg__0[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(sig_next_strt_offset_reg__0[0]),
        .I1(sig_realign_eof_reg_reg[0]),
        .I2(sig_realign_eof_reg_reg[1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_next_strt_offset_reg__0[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[0]),
        .R(I_TSTRB_FIFO_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_next_strt_offset_reg__0[1]),
        .R(I_TSTRB_FIFO_n_1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_sfifo_autord
   (SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    E,
    \sig_byte_cntr_reg[7] ,
    D,
    sig_xfer_is_seq_reg_reg,
    \gcc0.gc0.count_d1_reg[0] ,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output [0:0]E;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[0] ;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4] ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_0 ;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [0:0]\gcc0.gc0.count_d1_reg[0] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire hold_ff_q;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4] ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_sync_fifo_fg \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(\gcc0.gc0.count_d1_reg[0] ),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_0 ),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (E),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .sig_xfer_is_seq_reg_reg_0(sig_xfer_is_seq_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_0 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_sfifo_autord__parameterized0
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    hold_ff_q,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    E,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output hold_ff_q;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input [0:0]E;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire \BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_41 ;
  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_sync_fifo_fg__parameterized0 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_41 ),
        .hold_ff_q_reg_0(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    hold_ff_q_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\BLK_MEM.I_SYNC_FIFOGEN_FIFO_n_41 ),
        .Q(hold_ff_q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_dqual_reg_empty_reg,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    m_axi_s2mm_wready,
    sig_reset_reg,
    sig_data2skid_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    \sig_next_strt_strb_reg_reg[3] ,
    \sig_next_strt_strb_reg_reg[3]_0 );
  output out;
  output sig_dqual_reg_empty_reg;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]Q;
  output [3:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input m_axi_s2mm_wready;
  input sig_reset_reg;
  input sig_data2skid_wvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [31:0]D;
  input [3:0]\sig_next_strt_strb_reg_reg[3] ;
  input [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;

  wire [31:0]D;
  wire [3:0]Q;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire \sig_data_reg_out[31]_i_1__2_n_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [3:0]\sig_next_strt_strb_reg_reg[3] ;
  wire [3:0]\sig_next_strt_strb_reg_reg[3]_0 ;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_dqual_reg_empty_reg = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(sig_data_skid_reg[0]),
        .I1(D[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(sig_data_skid_reg[10]),
        .I1(D[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(sig_data_skid_reg[11]),
        .I1(D[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(sig_data_skid_reg[12]),
        .I1(D[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(sig_data_skid_reg[13]),
        .I1(D[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(sig_data_skid_reg[14]),
        .I1(D[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(sig_data_skid_reg[15]),
        .I1(D[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(sig_data_skid_reg[16]),
        .I1(D[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(sig_data_skid_reg[17]),
        .I1(D[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(sig_data_skid_reg[18]),
        .I1(D[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(sig_data_skid_reg[19]),
        .I1(D[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(sig_data_skid_reg[1]),
        .I1(D[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(sig_data_skid_reg[20]),
        .I1(D[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(sig_data_skid_reg[21]),
        .I1(D[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(sig_data_skid_reg[22]),
        .I1(D[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(sig_data_skid_reg[23]),
        .I1(D[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(sig_data_skid_reg[24]),
        .I1(D[24]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(sig_data_skid_reg[25]),
        .I1(D[25]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(sig_data_skid_reg[26]),
        .I1(D[26]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(sig_data_skid_reg[27]),
        .I1(D[27]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(sig_data_skid_reg[28]),
        .I1(D[28]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(sig_data_skid_reg[29]),
        .I1(D[29]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(sig_data_skid_reg[2]),
        .I1(D[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(sig_data_skid_reg[30]),
        .I1(D[30]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(\sig_data_reg_out[31]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(D[31]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(sig_data_skid_reg[3]),
        .I1(D[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(sig_data_skid_reg[4]),
        .I1(D[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(sig_data_skid_reg[5]),
        .I1(D[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(sig_data_skid_reg[6]),
        .I1(D[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(sig_data_skid_reg[7]),
        .I1(D[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(sig_data_skid_reg[8]),
        .I1(D[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(sig_data_skid_reg[9]),
        .I1(D[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1
       (.I0(sig_data2skid_wlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(m_axi_s2mm_wready),
        .I5(sig_data2skid_wvalid),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(sig_data2skid_wvalid),
        .I4(m_axi_s2mm_wready),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_data_reg_out[31]_i_1__2_n_0 ),
        .D(\sig_next_strt_strb_reg_reg[3]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_next_strt_strb_reg_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid_buf" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    \gpregsm1.user_valid_reg ,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_ibtt2wdc_tlast,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    Q,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data_fifo_data_out,
    E,
    sig_wdc2ibtt_tready,
    lsig_end_of_cmd_reg,
    lsig_eop_reg,
    sig_reset_reg,
    hold_ff_q,
    \gpregsm1.user_valid_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data_fifo_dvalid,
    D,
    \sig_data_skid_reg_reg[34]_0 );
  output out;
  output sig_m_valid_out_reg_0;
  output \gpregsm1.user_valid_reg ;
  output \GEN_INDET_BTT.lsig_eop_reg_reg ;
  output sig_ibtt2wdc_tlast;
  output [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[15] ;
  output [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  output [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  output \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  output [2:0]Q;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [37:0]sig_data_fifo_data_out;
  input [0:0]E;
  input sig_wdc2ibtt_tready;
  input lsig_end_of_cmd_reg;
  input lsig_eop_reg;
  input sig_reset_reg;
  input hold_ff_q;
  input \gpregsm1.user_valid_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data_fifo_dvalid;
  input [2:0]D;
  input [2:0]\sig_data_skid_reg_reg[34]_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[15] ;
  wire [2:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire [34:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [2:0]Q;
  wire \gpregsm1.user_valid_reg_0 ;
  wire hold_ff_q;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire s2mm_strm_eop;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire \sig_data_reg_out[0]_i_1_n_0 ;
  wire \sig_data_reg_out[10]_i_1_n_0 ;
  wire \sig_data_reg_out[11]_i_1_n_0 ;
  wire \sig_data_reg_out[12]_i_1_n_0 ;
  wire \sig_data_reg_out[13]_i_1_n_0 ;
  wire \sig_data_reg_out[14]_i_1_n_0 ;
  wire \sig_data_reg_out[15]_i_1_n_0 ;
  wire \sig_data_reg_out[16]_i_1_n_0 ;
  wire \sig_data_reg_out[17]_i_1_n_0 ;
  wire \sig_data_reg_out[18]_i_1_n_0 ;
  wire \sig_data_reg_out[19]_i_1_n_0 ;
  wire \sig_data_reg_out[1]_i_1_n_0 ;
  wire \sig_data_reg_out[20]_i_1_n_0 ;
  wire \sig_data_reg_out[21]_i_1_n_0 ;
  wire \sig_data_reg_out[22]_i_1_n_0 ;
  wire \sig_data_reg_out[23]_i_1_n_0 ;
  wire \sig_data_reg_out[24]_i_1_n_0 ;
  wire \sig_data_reg_out[25]_i_1_n_0 ;
  wire \sig_data_reg_out[26]_i_1_n_0 ;
  wire \sig_data_reg_out[27]_i_1_n_0 ;
  wire \sig_data_reg_out[28]_i_1_n_0 ;
  wire \sig_data_reg_out[29]_i_1_n_0 ;
  wire \sig_data_reg_out[2]_i_1_n_0 ;
  wire \sig_data_reg_out[30]_i_1_n_0 ;
  wire \sig_data_reg_out[31]_i_1_n_0 ;
  wire \sig_data_reg_out[3]_i_1_n_0 ;
  wire \sig_data_reg_out[4]_i_1_n_0 ;
  wire \sig_data_reg_out[5]_i_1_n_0 ;
  wire \sig_data_reg_out[6]_i_1_n_0 ;
  wire \sig_data_reg_out[7]_i_1_n_0 ;
  wire \sig_data_reg_out[8]_i_1_n_0 ;
  wire \sig_data_reg_out[9]_i_1_n_0 ;
  wire [2:0]\sig_data_skid_reg_reg[34]_0 ;
  wire \sig_data_skid_reg_reg_n_0_[0] ;
  wire \sig_data_skid_reg_reg_n_0_[10] ;
  wire \sig_data_skid_reg_reg_n_0_[11] ;
  wire \sig_data_skid_reg_reg_n_0_[12] ;
  wire \sig_data_skid_reg_reg_n_0_[13] ;
  wire \sig_data_skid_reg_reg_n_0_[14] ;
  wire \sig_data_skid_reg_reg_n_0_[15] ;
  wire \sig_data_skid_reg_reg_n_0_[16] ;
  wire \sig_data_skid_reg_reg_n_0_[17] ;
  wire \sig_data_skid_reg_reg_n_0_[18] ;
  wire \sig_data_skid_reg_reg_n_0_[19] ;
  wire \sig_data_skid_reg_reg_n_0_[1] ;
  wire \sig_data_skid_reg_reg_n_0_[20] ;
  wire \sig_data_skid_reg_reg_n_0_[21] ;
  wire \sig_data_skid_reg_reg_n_0_[22] ;
  wire \sig_data_skid_reg_reg_n_0_[23] ;
  wire \sig_data_skid_reg_reg_n_0_[24] ;
  wire \sig_data_skid_reg_reg_n_0_[25] ;
  wire \sig_data_skid_reg_reg_n_0_[26] ;
  wire \sig_data_skid_reg_reg_n_0_[27] ;
  wire \sig_data_skid_reg_reg_n_0_[28] ;
  wire \sig_data_skid_reg_reg_n_0_[29] ;
  wire \sig_data_skid_reg_reg_n_0_[2] ;
  wire \sig_data_skid_reg_reg_n_0_[30] ;
  wire \sig_data_skid_reg_reg_n_0_[31] ;
  wire \sig_data_skid_reg_reg_n_0_[3] ;
  wire \sig_data_skid_reg_reg_n_0_[4] ;
  wire \sig_data_skid_reg_reg_n_0_[5] ;
  wire \sig_data_skid_reg_reg_n_0_[6] ;
  wire \sig_data_skid_reg_reg_n_0_[7] ;
  wire \sig_data_skid_reg_reg_n_0_[8] ;
  wire \sig_data_skid_reg_reg_n_0_[9] ;
  wire sig_ibtt2wdc_tlast;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [4:0]sig_strb_skid_mux_out;
  wire [4:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;

  assign \GEN_INDET_BTT.lsig_eop_reg_reg  = sig_m_valid_out;
  assign \gpregsm1.user_valid_reg  = sig_s_ready_out;
  assign out = sig_s_ready_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_dup;
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[15] ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [34]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] [2]));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [33]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] [1]));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [32]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] [0]));
  LUT4 #(
    .INIT(16'hF780)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_wdc2ibtt_tready),
        .I2(s2mm_strm_eop),
        .I3(lsig_eop_reg),
        .O(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[0] ),
        .I1(sig_data_fifo_data_out[0]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[10] ),
        .I1(sig_data_fifo_data_out[10]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[11] ),
        .I1(sig_data_fifo_data_out[11]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[12] ),
        .I1(sig_data_fifo_data_out[12]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[13] ),
        .I1(sig_data_fifo_data_out[13]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[14] ),
        .I1(sig_data_fifo_data_out[14]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[15] ),
        .I1(sig_data_fifo_data_out[15]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[16] ),
        .I1(sig_data_fifo_data_out[16]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[17] ),
        .I1(sig_data_fifo_data_out[17]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[18] ),
        .I1(sig_data_fifo_data_out[18]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[19] ),
        .I1(sig_data_fifo_data_out[19]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[1] ),
        .I1(sig_data_fifo_data_out[1]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[20] ),
        .I1(sig_data_fifo_data_out[20]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[21] ),
        .I1(sig_data_fifo_data_out[21]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[22] ),
        .I1(sig_data_fifo_data_out[22]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[23] ),
        .I1(sig_data_fifo_data_out[23]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[24] ),
        .I1(sig_data_fifo_data_out[24]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[25] ),
        .I1(sig_data_fifo_data_out[25]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[26] ),
        .I1(sig_data_fifo_data_out[26]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[27] ),
        .I1(sig_data_fifo_data_out[27]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[28] ),
        .I1(sig_data_fifo_data_out[28]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[29] ),
        .I1(sig_data_fifo_data_out[29]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[2] ),
        .I1(sig_data_fifo_data_out[2]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[30] ),
        .I1(sig_data_fifo_data_out[30]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[31] ),
        .I1(sig_data_fifo_data_out[31]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[3] ),
        .I1(sig_data_fifo_data_out[3]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[4] ),
        .I1(sig_data_fifo_data_out[4]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[5] ),
        .I1(sig_data_fifo_data_out[5]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[6] ),
        .I1(sig_data_fifo_data_out[6]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[7] ),
        .I1(sig_data_fifo_data_out[7]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[8] ),
        .I1(sig_data_fifo_data_out[8]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(\sig_data_skid_reg_reg_n_0_[9] ),
        .I1(sig_data_fifo_data_out[9]),
        .I2(sig_s_ready_dup),
        .O(\sig_data_reg_out[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[0]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[10]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[11]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[12]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[13]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[14]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[15]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[16]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[17]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[18]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[19]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[1]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[20]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[21]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[22]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[23]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[24]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[25]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[26]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[27]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[28]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[29]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[2]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[30]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[31]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_skid_reg_reg[34]_0 [0]),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_skid_reg_reg[34]_0 [1]),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_skid_reg_reg[34]_0 [2]),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[3]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[4]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[5]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[6]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[7]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[8]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_data_reg_out[9]_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[0]),
        .Q(\sig_data_skid_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[10]),
        .Q(\sig_data_skid_reg_reg_n_0_[10] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[11]),
        .Q(\sig_data_skid_reg_reg_n_0_[11] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[12]),
        .Q(\sig_data_skid_reg_reg_n_0_[12] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[13]),
        .Q(\sig_data_skid_reg_reg_n_0_[13] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[14]),
        .Q(\sig_data_skid_reg_reg_n_0_[14] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[15]),
        .Q(\sig_data_skid_reg_reg_n_0_[15] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[16]),
        .Q(\sig_data_skid_reg_reg_n_0_[16] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[17]),
        .Q(\sig_data_skid_reg_reg_n_0_[17] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[18]),
        .Q(\sig_data_skid_reg_reg_n_0_[18] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[19]),
        .Q(\sig_data_skid_reg_reg_n_0_[19] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[1]),
        .Q(\sig_data_skid_reg_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[20]),
        .Q(\sig_data_skid_reg_reg_n_0_[20] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[21]),
        .Q(\sig_data_skid_reg_reg_n_0_[21] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[22]),
        .Q(\sig_data_skid_reg_reg_n_0_[22] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[23]),
        .Q(\sig_data_skid_reg_reg_n_0_[23] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[24]),
        .Q(\sig_data_skid_reg_reg_n_0_[24] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[25]),
        .Q(\sig_data_skid_reg_reg_n_0_[25] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[26]),
        .Q(\sig_data_skid_reg_reg_n_0_[26] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[27]),
        .Q(\sig_data_skid_reg_reg_n_0_[27] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[28]),
        .Q(\sig_data_skid_reg_reg_n_0_[28] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[29]),
        .Q(\sig_data_skid_reg_reg_n_0_[29] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[2]),
        .Q(\sig_data_skid_reg_reg_n_0_[2] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[30]),
        .Q(\sig_data_skid_reg_reg_n_0_[30] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[31]),
        .Q(\sig_data_skid_reg_reg_n_0_[31] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[3]),
        .Q(\sig_data_skid_reg_reg_n_0_[3] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[4]),
        .Q(\sig_data_skid_reg_reg_n_0_[4] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[5]),
        .Q(\sig_data_skid_reg_reg_n_0_[5] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[6]),
        .Q(\sig_data_skid_reg_reg_n_0_[6] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[7]),
        .Q(\sig_data_skid_reg_reg_n_0_[7] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[8]),
        .Q(\sig_data_skid_reg_reg_n_0_[8] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[9]),
        .Q(\sig_data_skid_reg_reg_n_0_[9] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(sig_data_fifo_data_out[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4444444400404040)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_reset_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(sig_wdc2ibtt_tready),
        .I5(sig_data_fifo_dvalid),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEAEAEEE)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(sig_m_valid_dup),
        .I3(hold_ff_q),
        .I4(\gpregsm1.user_valid_reg_0 ),
        .I5(sig_wdc2ibtt_tready),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(sig_data_fifo_data_out[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(sig_data_fifo_data_out[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_2 
       (.I0(sig_data_fifo_data_out[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[4]),
        .Q(s2mm_strm_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data_fifo_data_out[37]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_slice" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_slice
   (slice_insert_valid,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg1_reg,
    sig_valid_fifo_ld12_out,
    S,
    DI,
    \storage_data_reg[8]_0 ,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg2,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    CO,
    sig_eop_sent,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_curr_strt_offset,
    Q,
    \sig_max_first_increment_reg[2] ,
    out,
    sig_fifo_mssai,
    sig_btt_eq_0,
    \sig_max_first_increment_reg[0] ,
    \sig_max_first_increment_reg[1] ,
    sig_curr_eof_reg,
    sig_stream_rst);
  output slice_insert_valid;
  output ld_btt_cntr_reg3_reg;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg1_reg;
  output sig_valid_fifo_ld12_out;
  output [3:0]S;
  output [1:0]DI;
  output [3:0]\storage_data_reg[8]_0 ;
  output [0:0]E;
  output [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg2;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [0:0]CO;
  input sig_eop_sent;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]sig_curr_strt_offset;
  input [15:0]Q;
  input \sig_max_first_increment_reg[2] ;
  input [15:0]out;
  input [1:0]sig_fifo_mssai;
  input sig_btt_eq_0;
  input \sig_max_first_increment_reg[0] ;
  input \sig_max_first_increment_reg[1] ;
  input sig_curr_eof_reg;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [1:0]DI;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [3:3]\I_SCATTER_STROBE_GEN/lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/lsig_start_vect ;
  wire [15:0]Q;
  wire [3:0]S;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_i_2_n_0;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire [15:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_btt_gteq_max_incr;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire sig_eop_sent;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire \sig_max_first_increment_reg[0] ;
  wire \sig_max_first_increment_reg[1] ;
  wire \sig_max_first_increment_reg[2] ;
  wire sig_sm_ld_dre_cmd;
  wire sig_stream_rst;
  wire [7:7]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[2]_i_1_n_0 ;
  wire \storage_data[4]_i_1_n_0 ;
  wire \storage_data[5]_i_1_n_0 ;
  wire \storage_data[6]_i_1_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire \storage_data[6]_i_5_n_0 ;
  wire [3:0]\storage_data_reg[8]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(ld_btt_cntr_reg1_i_2_n_0),
        .O(ld_btt_cntr_reg1_reg));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    ld_btt_cntr_reg1_i_2
       (.I0(CO),
        .I1(sig_valid_fifo_ld12_out),
        .I2(sig_eop_sent),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(ld_btt_cntr_reg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg1_i_2_n_0),
        .O(ld_btt_cntr_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    ld_btt_cntr_reg3_i_1
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(ld_btt_cntr_reg1_i_2_n_0),
        .O(ld_btt_cntr_reg3_reg));
  LUT5 #(
    .INIT(32'h0000FFA2)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(E));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[14]),
        .I1(out[15]),
        .O(\storage_data_reg[8]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[12]),
        .I1(out[13]),
        .O(\storage_data_reg[8]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[10]),
        .I1(out[11]),
        .O(\storage_data_reg[8]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[8]),
        .I1(out[9]),
        .O(\storage_data_reg[8]_0 [0]));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(out[2]),
        .I1(\sig_max_first_increment_reg[2] ),
        .I2(out[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg[0] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\sig_max_first_increment_reg[1] ),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(\sig_max_first_increment_reg[2] ),
        .I1(out[2]),
        .I2(out[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(\sig_max_first_increment_reg[0] ),
        .I1(out[0]),
        .I2(\sig_max_first_increment_reg[1] ),
        .I3(out[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \storage_data[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_btt_gteq_max_incr),
        .I2(sig_curr_strt_offset[0]),
        .I3(sig_curr_strt_offset[1]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h5454FEFA)) 
    \storage_data[2]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[0]),
        .I4(sig_curr_strt_offset[0]),
        .O(\storage_data[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFAF8F0)) 
    \storage_data[3]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(Q[0]),
        .I2(sig_btt_gteq_max_incr),
        .I3(Q[1]),
        .I4(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/lsig_end_vect ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(\storage_data[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(\storage_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00020022002A002A)) 
    \storage_data[6]_i_1 
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_curr_strt_offset[1]),
        .I2(Q[1]),
        .I3(sig_btt_gteq_max_incr),
        .I4(Q[0]),
        .I5(sig_curr_strt_offset[0]),
        .O(\storage_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(\storage_data[6]_i_4_n_0 ),
        .I5(\storage_data[6]_i_5_n_0 ),
        .O(sig_btt_gteq_max_incr));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[12]),
        .I3(Q[11]),
        .O(\storage_data[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \storage_data[6]_i_5 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[14]),
        .O(\storage_data[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h0000005D)) 
    \storage_data[8]_i_2 
       (.I0(slice_insert_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_start_vect ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[2]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/lsig_end_vect ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[4]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[5]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[6]_i_1_n_0 ),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_strb_gen2
   (D,
    Q,
    \sig_strbgen_bytes_ireg2_reg[0] ,
    \sig_strbgen_bytes_ireg2_reg[2] ,
    \sig_strbgen_bytes_ireg2_reg[1] );
  output [1:0]D;
  input [1:0]Q;
  input \sig_strbgen_bytes_ireg2_reg[0] ;
  input \sig_strbgen_bytes_ireg2_reg[2] ;
  input \sig_strbgen_bytes_ireg2_reg[1] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_strbgen_bytes_ireg2_reg[0] ;
  wire \sig_strbgen_bytes_ireg2_reg[1] ;
  wire \sig_strbgen_bytes_ireg2_reg[2] ;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    lsig_end_vect
       (.I0(Q[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg[1] ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    lsig_start_vect
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_wr_status_cntl
   (sig_halt_reg_dly1,
    sig_data2addr_stop_req,
    sig_wsc2stat_status_valid,
    in,
    sig_wdc_status_going_full,
    sig_push_to_wsc_reg,
    sig_wr_fifo,
    m_axi_s2mm_bready,
    sig_wsc2rst_stop_cmplt,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_inhibit_rdy_n_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    out,
    m_axi_s2mm_bvalid,
    sig_halt_reg_dly3,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_bresp,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    sig_reset_reg,
    sig_init_reg2,
    sig_s_h_halt_reg);
  output sig_halt_reg_dly1;
  output sig_data2addr_stop_req;
  output sig_wsc2stat_status_valid;
  output [19:0]in;
  output sig_wdc_status_going_full;
  output sig_push_to_wsc_reg;
  output sig_wr_fifo;
  output m_axi_s2mm_bready;
  output sig_wsc2rst_stop_cmplt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_halt_reg_dly3;
  input sig_addr2wsc_calc_error;
  input [1:0]m_axi_s2mm_bresp;
  input [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  input sig_reset_reg;
  input sig_init_reg2;
  input sig_s_h_halt_reg;

  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_0 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ;
  wire [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire I_WRESP_STATUS_FIFO_n_0;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_6;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_data2wsc_valid;
  wire [22:4]sig_dcntl_sfifo_out;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_reg2;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc_reg;
  wire sig_rd_empty;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_set_push2wsc;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2rst_stop_cmplt;
  wire sig_wsc2stat_status_valid;

  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized5 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_0 ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_wdc_statcnt_reg__0),
        .in(in[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_dcntl_sfifo_out),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_init_reg2(sig_init_reg2),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(in[3]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[16]),
        .Q(in[13]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[17]),
        .Q(in[14]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[18]),
        .Q(in[15]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[19]),
        .Q(in[16]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[20]),
        .Q(in[17]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[21]),
        .Q(in[18]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[7]),
        .Q(in[4]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[8]),
        .Q(in[5]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[9]),
        .Q(in[6]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[10]),
        .Q(in[7]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[11]),
        .Q(in[8]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[12]),
        .Q(in[9]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[13]),
        .Q(in[10]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[14]),
        .Q(in[11]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[15]),
        .Q(in[12]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_0),
        .Q(in[1]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[22]),
        .Q(in[19]),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(in[0]),
        .R(sig_inhibit_rdy_n_reg));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_0 ),
        .Q(sig_coelsc_reg_empty),
        .S(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(sig_wsc2stat_status_valid),
        .R(sig_inhibit_rdy_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(in[2]),
        .R(sig_inhibit_rdy_n_reg));
  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized4 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3,I_WRESP_STATUS_FIFO_n_4}),
        .E(I_WRESP_STATUS_FIFO_n_6),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25 ),
        .Q(sig_addr_posted_cntr_reg__0),
        .in(in[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_dcntl_sfifo_out[4]),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_init_reg2(sig_init_reg2),
        .sig_posted_to_axi_reg(out),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_6),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000002000000002)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr_reg__0[1]),
        .I2(sig_addr_posted_cntr_reg__0[0]),
        .I3(sig_addr_posted_cntr_reg__0[2]),
        .I4(sig_addr_posted_cntr_reg__0[3]),
        .I5(sig_addr2wsc_calc_error),
        .O(sig_wsc2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_21 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg__0[3]),
        .I1(sig_wdc_statcnt_reg__0[2]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module hdmi_in_axi_vdma_0_0_axi_datamover_wrdata_cntl
   (sig_halt_reg_dly3,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_data2wsc_valid,
    in,
    lsig_eop_reg,
    lsig_end_of_cmd_reg,
    sig_set_push2wsc,
    sig_data2skid_wlast,
    E,
    sig_wdc2ibtt_tready,
    sig_inhibit_rdy_n,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_skid_reg_reg[3] ,
    sig_clr_cmd2data_valid5_out__0,
    sig_data2skid_wvalid,
    sig_data2rst_stop_cmplt,
    sig_stream_rst,
    sig_halt_reg_dly1,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    sig_m_valid_out_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_wr_fifo,
    out,
    sig_m_valid_out_reg_0,
    \sig_data_reg_out_reg[34] ,
    sig_ibtt2wdc_tlast,
    p_11_out,
    sig_data2addr_stop_req,
    sig_s_ready_out_reg,
    \sig_strb_reg_out_reg[3]_0 ,
    sig_s_ready_dup_reg,
    Q,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg,
    sig_wsc2stat_status_valid,
    sig_posted_to_axi_reg,
    sig_xfer_calc_err_reg_reg,
    sig_reset_reg,
    sig_init_reg2,
    SR,
    sig_m_valid_out_reg_1,
    sig_m_valid_out_reg_2);
  output sig_halt_reg_dly3;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_data2wsc_valid;
  output [18:0]in;
  output lsig_eop_reg;
  output lsig_end_of_cmd_reg;
  output sig_set_push2wsc;
  output sig_data2skid_wlast;
  output [0:0]E;
  output sig_wdc2ibtt_tready;
  output sig_inhibit_rdy_n;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  output [3:0]\sig_strb_skid_reg_reg[3] ;
  output sig_clr_cmd2data_valid5_out__0;
  output sig_data2skid_wvalid;
  output sig_data2rst_stop_cmplt;
  input sig_stream_rst;
  input sig_halt_reg_dly1;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  input sig_m_valid_out_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_wr_fifo;
  input out;
  input sig_m_valid_out_reg_0;
  input [2:0]\sig_data_reg_out_reg[34] ;
  input sig_ibtt2wdc_tlast;
  input p_11_out;
  input sig_data2addr_stop_req;
  input sig_s_ready_out_reg;
  input [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input sig_s_ready_dup_reg;
  input [3:0]Q;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg;
  input sig_wsc2stat_status_valid;
  input sig_posted_to_axi_reg;
  input [10:0]sig_xfer_calc_err_reg_reg;
  input sig_reset_reg;
  input sig_init_reg2;
  input [0:0]SR;
  input [0:0]sig_m_valid_out_reg_1;
  input [2:0]sig_m_valid_out_reg_2;

  wire [0:0]E;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [18:0]in;
  wire lsig_end_of_cmd_reg;
  wire lsig_eop_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [5:0]p_0_in__0;
  wire [2:2]p_0_out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_clr_cmd2data_valid5_out__0;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire sig_data2addr_stop_req;
  wire sig_data2rst_stop_cmplt;
  wire sig_data2skid_wlast;
  wire sig_data2skid_wvalid;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4__0_n_0 ;
  wire sig_dbeat_cntr_eq_0;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_good_mmap_dbeat12_out__0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_strb1__0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_reg2;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_reg_i_2_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_m_valid_out_reg_1;
  wire [2:0]sig_m_valid_out_reg_2;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_reset_reg;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_set_push2wsc;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg_n_0;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]\sig_strb_skid_reg_reg[3] ;
  wire sig_stream_rst;
  wire sig_wdc2ibtt_tready;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire [10:0]sig_xfer_calc_err_reg_reg;
  wire [3:3]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;

  hdmi_in_axi_vdma_0_0_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({p_0_out,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_4__0_n_0 ),
        .\sig_dbeat_cntr_reg[7] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ,p_0_in__0}),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_good_mmap_dbeat12_out__0(sig_good_mmap_dbeat12_out__0),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .sig_m_valid_out_reg(sig_m_valid_out_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_n_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[13]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[12]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[11]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[10]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAEAAA)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_s_ready_out_reg),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(sig_wdc2ibtt_tready));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[17]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[16]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[15]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[14]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[5]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[4]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\sig_data_reg_out_reg[34] [2]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[3]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\sig_data_reg_out_reg[34] [1]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8F0F70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[2]),
        .I3(lsig_end_of_cmd_reg),
        .I4(\sig_data_reg_out_reg[34] [0]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h70FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(lsig_end_of_cmd_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[9]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[8]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[7]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h70F0)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(in[6]),
        .I3(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 ),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(SR));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ),
        .Q(in[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ),
        .Q(in[17]),
        .R(SR));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,sig_m_valid_out_reg_2}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_m_valid_out_reg_1),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF7778000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_wdc2ibtt_tready),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_ibtt2wdc_tlast),
        .I4(lsig_end_of_cmd_reg),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(lsig_end_of_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_out_reg),
        .Q(lsig_eop_reg),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][22]_srl6_i_1 
       (.I0(lsig_eop_reg),
        .I1(sig_next_calc_error_reg),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_posted_to_axi_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0C2BCF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_calc_err_i_1
       (.I0(in[0]),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(in[1]),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_wr_fifo),
        .I4(sig_set_push2wsc),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .O(sig_dbeat_cntr_eq_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_4__0 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(\sig_dbeat_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(p_0_in__0[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(p_0_in__0[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(p_0_in__0[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(p_0_in__0[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(p_0_in__0[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(p_0_in__0[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8888888A)) 
    sig_halt_cmplt_i_3__0
       (.I0(sig_halt_reg_dly3),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_addr_posted_cntr[2]),
        .O(sig_data2rst_stop_cmplt));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .I5(sig_good_mmap_dbeat12_out__0),
        .O(sig_first_dbeat1__0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_dbeat_cntr_reg__0[2]),
        .I5(sig_good_mmap_dbeat12_out__0),
        .O(sig_single_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(sig_data2skid_wlast),
        .I1(sig_good_mmap_dbeat12_out__0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_last_skid_reg_i_2_n_0),
        .I5(sig_dqual_reg_full),
        .O(sig_data2skid_wlast));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_skid_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[4]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .O(sig_last_skid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000A800)) 
    sig_m_valid_dup_i_2__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24 ),
        .I1(sig_m_valid_out_reg_0),
        .I2(sig_data2addr_stop_req),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .O(sig_data2skid_wvalid));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_push_to_wsc_i_2
       (.I0(sig_push_err2wsc),
        .I1(sig_good_mmap_dbeat12_out__0),
        .I2(sig_dbeat_cntr_eq_0),
        .O(sig_set_push2wsc));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [0]),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[0]),
        .O(\sig_strb_reg_out_reg[3] [0]));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [1]),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[1]),
        .O(\sig_strb_reg_out_reg[3] [1]));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [2]),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[2]),
        .O(\sig_strb_reg_out_reg[3] [2]));
  LUT6 #(
    .INIT(64'hBFB0FFFFBFB00000)) 
    \sig_strb_reg_out[3]_i_2 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_halt_strb1__0),
        .I2(sig_data2addr_stop_req),
        .I3(\sig_strb_reg_out_reg[3]_0 [3]),
        .I4(sig_s_ready_dup_reg),
        .I5(Q[3]),
        .O(\sig_strb_reg_out_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_reg_out[3]_i_3 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .O(sig_halt_strb1__0));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_wdc2ibtt_tready),
        .I1(out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_next_strt_strb_reg[0]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [0]),
        .O(\sig_strb_skid_reg_reg[3] [0]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_next_strt_strb_reg[1]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [1]),
        .O(\sig_strb_skid_reg_reg[3] [1]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_next_strt_strb_reg[2]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [2]),
        .O(\sig_strb_skid_reg_reg[3] [2]));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_next_strt_strb_reg[3]),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(sig_first_dbeat_reg_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\sig_strb_reg_out_reg[3]_0 [3]),
        .O(\sig_strb_skid_reg_reg[3] [3]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) (* C_FAMILY = "zynq" *) 
(* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) (* C_INCLUDE_MM2S = "1" *) 
(* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) (* C_INCLUDE_S2MM = "1" *) 
(* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) (* C_INCLUDE_SG = "0" *) 
(* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "0" *) (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
(* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "4096" *) (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
(* C_MM2S_MAX_BURST_LENGTH = "32" *) (* C_MM2S_SOF_ENABLE = "1" *) (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
(* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "3" *) (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
(* C_S2MM_GENLOCK_MODE = "0" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
(* C_S2MM_LINEBUFFER_DEPTH = "4096" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) (* C_S2MM_MAX_BURST_LENGTH = "32" *) 
(* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) (* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) 
(* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) (* C_USE_S2MM_FSYNC = "2" *) 
(* ORIG_REF_NAME = "axi_vdma" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
(* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_109;
  wire AXI_LITE_REG_INTERFACE_I_n_110;
  wire AXI_LITE_REG_INTERFACE_I_n_111;
  wire AXI_LITE_REG_INTERFACE_I_n_112;
  wire AXI_LITE_REG_INTERFACE_I_n_113;
  wire AXI_LITE_REG_INTERFACE_I_n_114;
  wire AXI_LITE_REG_INTERFACE_I_n_115;
  wire AXI_LITE_REG_INTERFACE_I_n_116;
  wire AXI_LITE_REG_INTERFACE_I_n_117;
  wire AXI_LITE_REG_INTERFACE_I_n_118;
  wire AXI_LITE_REG_INTERFACE_I_n_131;
  wire AXI_LITE_REG_INTERFACE_I_n_132;
  wire AXI_LITE_REG_INTERFACE_I_n_133;
  wire AXI_LITE_REG_INTERFACE_I_n_134;
  wire AXI_LITE_REG_INTERFACE_I_n_135;
  wire AXI_LITE_REG_INTERFACE_I_n_136;
  wire AXI_LITE_REG_INTERFACE_I_n_137;
  wire AXI_LITE_REG_INTERFACE_I_n_138;
  wire AXI_LITE_REG_INTERFACE_I_n_139;
  wire AXI_LITE_REG_INTERFACE_I_n_140;
  wire AXI_LITE_REG_INTERFACE_I_n_141;
  wire AXI_LITE_REG_INTERFACE_I_n_142;
  wire AXI_LITE_REG_INTERFACE_I_n_143;
  wire AXI_LITE_REG_INTERFACE_I_n_144;
  wire AXI_LITE_REG_INTERFACE_I_n_145;
  wire AXI_LITE_REG_INTERFACE_I_n_146;
  wire AXI_LITE_REG_INTERFACE_I_n_147;
  wire AXI_LITE_REG_INTERFACE_I_n_148;
  wire AXI_LITE_REG_INTERFACE_I_n_149;
  wire AXI_LITE_REG_INTERFACE_I_n_150;
  wire AXI_LITE_REG_INTERFACE_I_n_151;
  wire AXI_LITE_REG_INTERFACE_I_n_152;
  wire AXI_LITE_REG_INTERFACE_I_n_153;
  wire AXI_LITE_REG_INTERFACE_I_n_154;
  wire AXI_LITE_REG_INTERFACE_I_n_155;
  wire AXI_LITE_REG_INTERFACE_I_n_156;
  wire AXI_LITE_REG_INTERFACE_I_n_157;
  wire AXI_LITE_REG_INTERFACE_I_n_158;
  wire AXI_LITE_REG_INTERFACE_I_n_159;
  wire AXI_LITE_REG_INTERFACE_I_n_160;
  wire AXI_LITE_REG_INTERFACE_I_n_161;
  wire AXI_LITE_REG_INTERFACE_I_n_162;
  wire AXI_LITE_REG_INTERFACE_I_n_163;
  wire AXI_LITE_REG_INTERFACE_I_n_164;
  wire AXI_LITE_REG_INTERFACE_I_n_165;
  wire AXI_LITE_REG_INTERFACE_I_n_166;
  wire AXI_LITE_REG_INTERFACE_I_n_167;
  wire AXI_LITE_REG_INTERFACE_I_n_168;
  wire AXI_LITE_REG_INTERFACE_I_n_169;
  wire AXI_LITE_REG_INTERFACE_I_n_170;
  wire AXI_LITE_REG_INTERFACE_I_n_171;
  wire AXI_LITE_REG_INTERFACE_I_n_172;
  wire AXI_LITE_REG_INTERFACE_I_n_173;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from_19 ;
  wire \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored ;
  wire \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored_11 ;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_20 ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ;
  wire \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_18 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_0 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_1 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_2 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_3 ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ;
  wire [2:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ;
  wire [7:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg ;
  wire [1:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_eop_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_tlast_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_33 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_34 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_1 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_4 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_227 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_230 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_5 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_13 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_14 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_5 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_14 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_33 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_34 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_178 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_182 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_183 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_185 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_186 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_187 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_188 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_189 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_190 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_191 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_192 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_193 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_194 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_195 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_196 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_197 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_198 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_199 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_200 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_201 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_247 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_248 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_249 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_254 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_7 ;
  wire I_AXI_DMA_INTRPT_n_39;
  wire I_AXI_DMA_INTRPT_n_40;
  wire \I_CMDSTS/p_12_out ;
  wire \I_CMDSTS/p_9_out ;
  wire [0:0]\I_DMA_REGISTER/dmacr_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i ;
  wire \I_DMA_REGISTER/p_14_out ;
  wire \I_DMA_REGISTER/p_15_out ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire \I_DMA_REGISTER/reset_counts_17 ;
  wire I_PRMRY_DATAMOVER_n_25;
  wire I_PRMRY_DATAMOVER_n_30;
  wire I_PRMRY_DATAMOVER_n_31;
  wire I_PRMRY_DATAMOVER_n_33;
  wire I_PRMRY_DATAMOVER_n_34;
  wire I_PRMRY_DATAMOVER_n_38;
  wire I_PRMRY_DATAMOVER_n_39;
  wire I_PRMRY_DATAMOVER_n_40;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_43;
  wire I_PRMRY_DATAMOVER_n_44;
  wire I_PRMRY_DATAMOVER_n_45;
  wire I_PRMRY_DATAMOVER_n_46;
  wire I_PRMRY_DATAMOVER_n_47;
  wire I_PRMRY_DATAMOVER_n_48;
  wire I_PRMRY_DATAMOVER_n_7;
  wire I_RST_MODULE_n_17;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_22;
  wire I_RST_MODULE_n_24;
  wire I_RST_MODULE_n_25;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_31;
  wire I_RST_MODULE_n_32;
  wire I_RST_MODULE_n_33;
  wire I_RST_MODULE_n_34;
  wire I_RST_MODULE_n_35;
  wire I_RST_MODULE_n_36;
  wire I_RST_MODULE_n_37;
  wire I_RST_MODULE_n_38;
  wire \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ;
  wire \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \I_SM/fsize_mismatch_err_flag_int ;
  wire \I_SM/fsize_mismatch_err_s1 ;
  wire \I_STS_MNGR/datamover_idle ;
  wire \I_STS_MNGR/datamover_idle_7 ;
  wire \VIDEO_REG_I/p_1_out ;
  wire \VIDEO_REG_I/p_1_out_15 ;
  wire all_lines_xfred;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire cmnd_wr_9;
  wire [15:0]crnt_hsize;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dm2linebuf_s2mm_tready;
  wire dma_err;
  wire dma_err_6;
  wire [3:1]dma_irq_mask_i;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire fifo_full_i;
  wire fifo_wren;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire initial_frame;
  wire initial_frame_4;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire [3:0]linebuf2dm_s2mm_tkeep;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [4:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [5:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [3:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i_12;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [25:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [31:0]\mm2s_reg_module_strt_addr[1] ;
  wire [31:0]\mm2s_reg_module_strt_addr[2] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_101_out;
  wire [23:0]p_103_out;
  wire [2:0]p_104_out;
  wire p_105_out;
  wire p_106_out;
  wire p_11_out;
  wire p_11_out_2;
  wire [12:0]p_12_out;
  wire p_13_out;
  wire p_19_out;
  wire p_21_out;
  wire p_28_out;
  wire p_2_out;
  wire p_2_out_0;
  wire p_2_out_5;
  wire [4:0]p_35_out;
  wire [4:0]p_37_out;
  wire p_3_out;
  wire p_3_out_13;
  wire p_40_out;
  wire p_41_out;
  wire p_43_out;
  wire [2:0]p_48_out;
  wire p_49_out;
  wire p_4_out;
  wire p_4_out_1;
  wire p_4_out_10;
  wire p_4_out_14;
  wire p_51_out;
  wire [12:0]p_53_out;
  wire p_54_out;
  wire [3:0]p_5_out;
  wire p_60_out;
  wire [63:0]p_61_out;
  wire p_62_out;
  wire p_6_in;
  wire [31:0]p_6_out;
  wire p_6_out_16;
  wire p_71_out;
  wire p_74_out;
  wire [31:0]p_75_out;
  wire p_7_out;
  wire p_81_out;
  wire p_82_out;
  wire [4:0]p_83_out;
  wire [4:0]p_84_out;
  wire [31:0]p_85_out;
  wire p_86_out;
  wire p_88_out;
  wire [12:0]p_8_out;
  wire [3:0]p_91_out;
  wire p_92_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmtr_update_complete;
  wire prmtr_update_complete_8;
  wire repeat_frame;
  wire run_stop_reg;
  wire [4:2]s2mm_axi2ip_rdaddr;
  wire [45:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_resetn;
  wire s2mm_cdc2dmac_fsync;
  wire [4:0]s2mm_chnl_current_frame;
  wire s2mm_chnl_ready;
  wire [12:0]s2mm_crnt_vsize;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [31:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire [4:0]s2mm_frame_number;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [4:0]s2mm_ip2axi_frame_ptr_ref;
  wire [4:0]s2mm_ip2axi_frame_store;
  wire s2mm_ip2axi_introut;
  wire [31:0]s2mm_ip2axi_rddata;
  wire [7:0]s2mm_irqdelay_status;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire [2:0]s2mm_m_frame_ptr_out;
  wire s2mm_packet_sof;
  wire s2mm_prmry_resetn;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [31:0]\s2mm_reg_module_strt_addr[1] ;
  wire [31:0]\s2mm_reg_module_strt_addr[2] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_to_fsync_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [23:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire s_valid0_3;
  wire sig_reset_reg;
  wire sof_flag;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_DOC_UNCONNECTED ;
  wire [1:0]\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_DOD_UNCONNECTED ;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4:0] = \^m_axi_mm2s_arlen [4:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5:0] = \^m_axi_s2mm_awlen [5:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const1> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const1> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  hdmi_in_axi_vdma_0_0_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_201 ),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (dma_irq_mask_i),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] (s2mm_axi2ip_wrdata),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (AXI_LITE_REG_INTERFACE_I_n_84),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (AXI_LITE_REG_INTERFACE_I_n_162),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ),
        .\GEN_FOR_FLUSH.fsize_err_reg (AXI_LITE_REG_INTERFACE_I_n_168),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (AXI_LITE_REG_INTERFACE_I_n_170),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (s2mm_ip2axi_rddata),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_178 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_182 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_183 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_185 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (AXI_LITE_REG_INTERFACE_I_n_116),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (AXI_LITE_REG_INTERFACE_I_n_114),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (AXI_LITE_REG_INTERFACE_I_n_117),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (AXI_LITE_REG_INTERFACE_I_n_118),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] (AXI_LITE_REG_INTERFACE_I_n_115),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] (s2mm_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] (AXI_LITE_REG_INTERFACE_I_n_160),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 (AXI_LITE_REG_INTERFACE_I_n_161),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142,AXI_LITE_REG_INTERFACE_I_n_143,AXI_LITE_REG_INTERFACE_I_n_144,AXI_LITE_REG_INTERFACE_I_n_145,AXI_LITE_REG_INTERFACE_I_n_146,AXI_LITE_REG_INTERFACE_I_n_147,AXI_LITE_REG_INTERFACE_I_n_148,AXI_LITE_REG_INTERFACE_I_n_149,AXI_LITE_REG_INTERFACE_I_n_150,AXI_LITE_REG_INTERFACE_I_n_151,AXI_LITE_REG_INTERFACE_I_n_152,AXI_LITE_REG_INTERFACE_I_n_153,AXI_LITE_REG_INTERFACE_I_n_154,AXI_LITE_REG_INTERFACE_I_n_155,AXI_LITE_REG_INTERFACE_I_n_156,AXI_LITE_REG_INTERFACE_I_n_157,AXI_LITE_REG_INTERFACE_I_n_158,AXI_LITE_REG_INTERFACE_I_n_159}),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_247 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] (\s2mm_reg_module_strt_addr[0] [15:13]),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_186 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_187 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_188 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_189 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_190 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_191 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_192 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_193 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_194 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_195 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_196 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_197 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_198 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_199 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_200 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] [31:13]),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 (p_85_out),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_248 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ({\s2mm_reg_module_strt_addr[1] [15:13],\s2mm_reg_module_strt_addr[1] [10:9]}),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ({\mm2s_reg_module_strt_addr[1] [31:16],\mm2s_reg_module_strt_addr[1] [14:3],\mm2s_reg_module_strt_addr[1] [0]}),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ({\s2mm_reg_module_strt_addr[2] [15:13],\s2mm_reg_module_strt_addr[2] [10:9]}),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ({\mm2s_reg_module_strt_addr[2] [31:16],\mm2s_reg_module_strt_addr[2] [14:3],\mm2s_reg_module_strt_addr[2] [0]}),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] (p_35_out),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_chnl_current_frame),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (p_83_out),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride[15:13]),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (s2mm_reg_module_stride[15:13]),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 }),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 }),
        .Q(p_84_out),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] (s2mm_ip2axi_frame_store),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_irqdelay_status(mm2s_irqdelay_status),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqdelay_status(s2mm_irqdelay_status),
        .dly_irq_reg(AXI_LITE_REG_INTERFACE_I_n_166),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_172),
        .dly_irq_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ),
        .dly_irq_reg_2(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .dma_interr_reg(AXI_LITE_REG_INTERFACE_I_n_167),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_interr_reg_1(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dmacr_i(\I_DMA_REGISTER/dmacr_i ),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .err_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ),
        .fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .in0({AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110,AXI_LITE_REG_INTERFACE_I_n_111,AXI_LITE_REG_INTERFACE_I_n_112,AXI_LITE_REG_INTERFACE_I_n_113}),
        .ioc_irq_reg(AXI_LITE_REG_INTERFACE_I_n_165),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_171),
        .ioc_irq_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .ioc_irq_reg_2(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .lsize_err_reg(AXI_LITE_REG_INTERFACE_I_n_169),
        .lsize_err_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_err_reg(AXI_LITE_REG_INTERFACE_I_n_173),
        .lsize_more_err_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67 ),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(mm2s_axi2ip_rdaddr),
        .p_14_out(\I_DMA_REGISTER/p_14_out ),
        .p_15_out(\I_DMA_REGISTER/p_15_out ),
        .p_74_out(p_74_out),
        .p_75_out({p_75_out[31:16],p_75_out[4],p_75_out[0]}),
        .p_82_out(p_82_out),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_0(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmtr_updt_complete_i_reg(AXI_LITE_REG_INTERFACE_I_n_163),
        .prmtr_updt_complete_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_164),
        .\ptr_ref_i_reg[4] (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ),
        .\reg_module_hsize_reg[10] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ),
        .\reg_module_hsize_reg[11] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize[15:13]),
        .\reg_module_hsize_reg[15]_0 (s2mm_reg_module_hsize[15:13]),
        .\reg_module_hsize_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220 ),
        .\reg_module_hsize_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221 ),
        .\reg_module_hsize_reg[8] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222 ),
        .\reg_module_hsize_reg[9] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223 ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[45:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[1:0]}),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(p_40_out));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5 
       (.ADDRA({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out }),
        .DIA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [1:0]),
        .DIB(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [3:2]),
        .DIC(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1 }),
        .DOB({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3 }),
        .DOC({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5 }),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(I_PRMRY_DATAMOVER_n_48));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9 
       (.ADDRA({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRB({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRC({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out }),
        .ADDRD({1'b0,1'b0,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out }),
        .DIA(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg [7:6]),
        .DIB({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_eop_reg ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_tlast_reg }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_1 }),
        .DOB({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_2 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_3 }),
        .DOC(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_DOD_UNCONNECTED [1:0]),
        .WCLK(m_axi_s2mm_aclk),
        .WE(I_PRMRY_DATAMOVER_n_48));
  hdmi_in_axi_vdma_0_0_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(mm2s_axi2ip_wrdata[4]),
        .E(I_PRMRY_DATAMOVER_n_33),
        .\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] (p_48_out),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] (p_35_out),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\mm2s_reg_module_strt_addr[2] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_42),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_43),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_44),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (p_37_out),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .Q(p_53_out),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_33 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_34 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dwidth_fifo_pipe_empty_m(p_2_out),
        .err_i_reg(I_RST_MODULE_n_31),
        .halted_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32 ),
        .halted_reg_0(\VIDEO_REG_I/p_1_out ),
        .initial_frame(initial_frame),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_28_out(p_28_out),
        .p_2_out(p_2_out_0),
        .p_41_out(p_41_out),
        .p_43_out(p_43_out),
        .p_49_out(p_49_out),
        .p_51_out(p_51_out),
        .p_54_out(p_54_out),
        .p_60_out(p_60_out),
        .p_62_out(p_62_out),
        .p_71_out(p_71_out),
        .p_74_out(p_74_out),
        .p_75_out(p_75_out[1:0]),
        .p_81_out(p_81_out),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_227 ),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_230 ),
        .\ptr_ref_i_reg[4] (p_84_out),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .\sig_addr_cntr_lsh_kh_reg[31] ({p_61_out[63:32],p_61_out[23],p_61_out[15:0]}),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_34),
        .stop(p_40_out));
  hdmi_in_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.E(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RST_MODULE_n_25),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_1 ),
        .Q(p_5_out),
        .SR(I_RST_MODULE_n_30),
        .all_lines_xfred(all_lines_xfred),
        .crnt_vsize_d2_out(p_8_out),
        .dm_halt_reg_out(p_11_out),
        .dwidth_fifo_pipe_empty(p_86_out),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_tlast(p_4_out),
        .m_axis_tuser(p_0_in),
        .m_axis_tvalid(p_3_out),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .p_19_out(p_19_out),
        .p_88_out(p_88_out),
        .s_valid0(s_valid0),
        .\sig_data_reg_out_reg[31] (p_6_out));
  hdmi_in_axi_vdma_0_0_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.Q(mm2s_irqthresh_status),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .p_28_out(p_28_out),
        .p_2_out(p_2_out_0),
        .p_41_out(p_41_out),
        .p_4_out(p_4_out_1),
        .p_51_out(p_51_out),
        .p_75_out({p_75_out[4],p_75_out[0]}),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored ),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_39));
  hdmi_in_axi_vdma_0_0_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.DIN(sof_flag),
        .E(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_4 ),
        .\FSM_onehot_state_reg[4] (p_3_out),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] (p_8_out),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 (I_RST_MODULE_n_19),
        .Q(p_53_out),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .dm_halt_reg_out(p_11_out),
        .dwidth_fifo_pipe_empty(p_86_out),
        .dwidth_fifo_pipe_empty_m(p_2_out),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .halt_i_reg(I_RST_MODULE_n_34),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_tlast(p_4_out),
        .m_axis_tuser(p_0_in),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_halt(mm2s_halt),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .p_88_out(p_88_out),
        .\r0_data_reg[31] (p_6_out),
        .\r0_keep_reg[3] (p_5_out),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .sig_halt_reg_reg(dm2linebuf_mm2s_tlast),
        .sig_last_dbeat_reg(dm2linebuf_mm2s_tkeep));
  hdmi_in_axi_vdma_0_0_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (p_11_out_2),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (mm2s_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 (AXI_LITE_REG_INTERFACE_I_n_117),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_114),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_115),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (AXI_LITE_REG_INTERFACE_I_n_116),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 (AXI_LITE_REG_INTERFACE_I_n_118),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_163),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_165),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_166),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (AXI_LITE_REG_INTERFACE_I_n_84),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_33 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_75 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_221 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_223 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (p_84_out),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (p_83_out),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_230 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\mm2s_reg_module_strt_addr[2] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_227 ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (p_37_out),
        .Q({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 }),
        .SR(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_35 ),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_58 ),
        .dmacr_i(\I_DMA_REGISTER/dmacr_i ),
        .\dmacr_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_18),
        .err_d1_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .err_d1_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .err_d1_reg_1(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_clr_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_32 ),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .in0({AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110,AXI_LITE_REG_INTERFACE_I_n_111,AXI_LITE_REG_INTERFACE_I_n_112,AXI_LITE_REG_INTERFACE_I_n_113}),
        .initial_frame(initial_frame),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(p_85_out),
        .p_13_out(p_13_out),
        .p_21_out(p_21_out),
        .p_28_out(p_28_out),
        .p_49_out(p_49_out),
        .p_51_out(p_51_out),
        .p_54_out(p_54_out),
        .p_71_out(p_71_out),
        .p_74_out(p_74_out),
        .p_75_out({p_75_out[31:16],p_75_out[4],p_75_out[1:0]}),
        .p_81_out(p_81_out),
        .p_82_out(p_82_out),
        .prmry_in(p_43_out),
        .prmry_resetn_i_reg(mm2s_prmry_resetn),
        .prmtr_update_complete(prmtr_update_complete),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_35),
        .s_axis_cmd_tvalid_reg(\VIDEO_REG_I/p_1_out ),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_34 ),
        .stop(p_40_out),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  hdmi_in_axi_vdma_0_0_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(mm2s_axis_resetn),
        .p_19_out(p_19_out),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .s_valid0(s_valid0),
        .scndry_reset2(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_vid_cdc \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I 
       (.\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] (p_48_out),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_1 ),
        .SR(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .all_lines_xfred(all_lines_xfred),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .p_19_out(p_19_out),
        .p_21_out(p_21_out),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from ),
        .p_in_d1_cdc_from_0(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored ),
        .prmry_in_xored_1(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored ),
        .prmry_resetn_i_reg(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I 
       (.DIN(p_92_out),
        .E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_7 ),
        .\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_5 ),
        .M_Last(p_105_out),
        .M_VALID(p_101_out),
        .Q(p_104_out),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .crnt_vsize_d2_s(p_12_out),
        .out(p_0_in2_in),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .s_valid0(s_valid0_3),
        .s_valid_reg(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_3 ),
        .\sig_data_reg_out_reg[23] (p_103_out),
        .sig_last_reg_out_reg(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_5 ),
        .\sig_strb_skid_reg_reg[2] (p_91_out));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized22 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I 
       (.SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized21 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I 
       (.\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_1 ),
        .SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_axis_resetn),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized23 \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I 
       (.SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_1 ),
        .Q(d_tready_before_fsync_clr_flag1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(I_RST_MODULE_n_33),
        .Q(d_tready_before_fsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_58 ),
        .Q(s2mm_fsize_less_err_flag_10),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_14 ),
        .Q(d_tready_sof_late),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_13 ),
        .Q(s2mm_tuser_to_fsync_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_6_in),
        .Q(s_axis_s2mm_tuser_d1),
        .R(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0 \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_axis_resetn),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_5 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_14 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_13 ),
        .M_Data(p_103_out),
        .M_Last(p_105_out),
        .M_STRB(p_104_out),
        .M_User(p_106_out),
        .M_VALID(p_101_out),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .d_tready_sof_late(d_tready_sof_late),
        .out(p_0_in2_in),
        .p_6_in(p_6_in),
        .run_stop_reg(run_stop_reg),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_fsync_int(s2mm_fsync_int),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_tuser_to_fsync_out(s2mm_tuser_to_fsync_out),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_reset_reg(sig_reset_reg));
  hdmi_in_axi_vdma_0_0_axi_vdma_mngr__parameterized0 \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.D(s2mm_axi2ip_wrdata[4]),
        .E(I_PRMRY_DATAMOVER_n_38),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_axis_resetn),
        .\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] (s2mm_m_frame_ptr_out),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_14 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (crnt_hsize),
        .\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\s2mm_reg_module_strt_addr[2] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_34 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] (s2mm_chnl_current_frame),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_58 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_45),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (I_PRMRY_DATAMOVER_n_46),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_47),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_frame_number),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .Q(s2mm_crnt_vsize),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_62 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .cmnd_wr(cmnd_wr_9),
        .datamover_idle(\I_STS_MNGR/datamover_idle_7 ),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .dma_err(dma_err_6),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_60 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .err_i_reg(I_RST_MODULE_n_32),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .fsize_mismatch_err_flag_int(\I_SM/fsize_mismatch_err_flag_int ),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(I_RST_MODULE_n_27),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_59 ),
        .halted_reg_0(\VIDEO_REG_I/p_1_out_15 ),
        .initial_frame(initial_frame_4),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mask_fsync_out_i(mask_fsync_out_i_12),
        .out(s2mm_prmry_resetn),
        .p_12_out(\I_CMDSTS/p_12_out ),
        .p_2_out(p_2_out_5),
        .p_3_out(p_3_out_13),
        .p_9_out(\I_CMDSTS/p_9_out ),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .prmry_resetn_i_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_249 ),
        .prmtr_update_complete(prmtr_update_complete_8),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_254 ),
        .\ptr_ref_i_reg[4] (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .repeat_frame(repeat_frame),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr({s2mm_dmacr[15],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_40),
        .\sig_input_addr_reg_reg[31] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .sig_m_valid_out_reg(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.\M_GEN_DMACR_REGISTER.dmacr_i_reg[4] (s2mm_dmacr[4]),
        .Q(s2mm_irqthresh_status),
        .SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i_12),
        .p_2_out(p_2_out_5),
        .p_4_out(p_4_out_10),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from_19 ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored_11 ),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_40),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs));
  hdmi_in_axi_vdma_0_0_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .DIN(p_91_out),
        .DOUT({linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata[31:27]}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (s2mm_axis_resetn),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (I_RST_MODULE_n_24),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_34 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_33 ),
        .M_User(p_106_out),
        .M_VALID(p_101_out),
        .Q(s2mm_crnt_vsize),
        .SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(\I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .fsize_mismatch_err_s1(\I_SM/fsize_mismatch_err_s1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_12_out),
        .p_3_out(p_3_out_13),
        .p_in_d1_cdc_from(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored ),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .r1_last_reg(p_92_out),
        .run_stop_reg(run_stop_reg),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmacr({s2mm_dmacr[6:5],s2mm_dmacr[0]}),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_int(s2mm_fsync_int),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .\sig_data_skid_reg_reg[26] (linebuf2dm_s2mm_tdata[26:0]),
        .sig_last_skid_reg_reg(linebuf2dm_s2mm_tlast),
        .sig_m_valid_out_reg(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(I_PRMRY_DATAMOVER_n_7),
        .sig_s_ready_out_reg(dm2linebuf_s2mm_tready),
        .\sig_strb_skid_reg_reg[1] (I_PRMRY_DATAMOVER_n_30),
        .\sig_strb_skid_reg_reg[2] (I_PRMRY_DATAMOVER_n_31),
        .\state_reg[1] (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_3 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_reg_module__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.D(s2mm_axi2ip_wrdata),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (p_4_out_14),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ({AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142,AXI_LITE_REG_INTERFACE_I_n_143,AXI_LITE_REG_INTERFACE_I_n_144,AXI_LITE_REG_INTERFACE_I_n_145,AXI_LITE_REG_INTERFACE_I_n_146,AXI_LITE_REG_INTERFACE_I_n_147,AXI_LITE_REG_INTERFACE_I_n_148,AXI_LITE_REG_INTERFACE_I_n_149,AXI_LITE_REG_INTERFACE_I_n_150,AXI_LITE_REG_INTERFACE_I_n_151,AXI_LITE_REG_INTERFACE_I_n_152,AXI_LITE_REG_INTERFACE_I_n_153,AXI_LITE_REG_INTERFACE_I_n_154,AXI_LITE_REG_INTERFACE_I_n_155,AXI_LITE_REG_INTERFACE_I_n_156,AXI_LITE_REG_INTERFACE_I_n_157,AXI_LITE_REG_INTERFACE_I_n_158,AXI_LITE_REG_INTERFACE_I_n_159}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] (AXI_LITE_REG_INTERFACE_I_n_160),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] (s2mm_axi2ip_rdaddr),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] (AXI_LITE_REG_INTERFACE_I_n_161),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_164),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (AXI_LITE_REG_INTERFACE_I_n_170),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_171),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_172),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_173),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] (AXI_LITE_REG_INTERFACE_I_n_162),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_167),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_62 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_168),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_169),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_178 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_201 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_247 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_184 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_185 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_186 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_187 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_188 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_189 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_179 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_190 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_191 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_192 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_193 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_194 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_195 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_196 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_197 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_198 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_199 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_180 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_200 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (dma_irq_mask_i),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_181 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_182 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_183 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_248 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_254 ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (s2mm_ip2axi_frame_ptr_ref),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] (s2mm_ip2axi_frame_store),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\s2mm_reg_module_strt_addr[2] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_251 ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_249 ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (s2mm_frame_number),
        .Q({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 }),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_67 ),
        .SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65 ),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_22),
        .err_d1_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .err_d1_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_66 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .halted_clr_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_59 ),
        .\hsize_vid_reg[15] (s2mm_reg_module_hsize),
        .initial_frame(initial_frame_4),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .irqdelay_wren_i(\I_DMA_REGISTER/irqdelay_wren_i ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i_12),
        .out(s2mm_ip2axi_rddata),
        .p_14_out(\I_DMA_REGISTER/p_14_out ),
        .p_15_out(\I_DMA_REGISTER/p_15_out ),
        .p_6_out(p_6_out_16),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_in_xored(prmry_in_xored),
        .prmry_resetn_i_reg(s2mm_prmry_resetn),
        .prmtr_update_complete(prmtr_update_complete_8),
        .repeat_frame(repeat_frame),
        .reset_counts(\I_DMA_REGISTER/reset_counts_17 ),
        .reset_counts_reg(I_RST_MODULE_n_36),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[45:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[6:4],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_cmd_tvalid_reg(\VIDEO_REG_I/p_1_out_15 ),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_60 ),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .\vsize_vid_reg[12] (s2mm_reg_module_vsize));
  hdmi_in_axi_vdma_0_0_axi_vdma_sof_gen_0 \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.out(s2mm_axis_resetn),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_20 ),
        .prmry_in_xored(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_18 ),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0_3));
  hdmi_in_axi_vdma_0_0_axi_vdma_vid_cdc_1 \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] (s2mm_m_frame_ptr_out),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_7 ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_5 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5 ),
        .SR(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .irqdelay_wren_i(\I_DMA_REGISTER/irqdelay_wren_i ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from_20 ),
        .p_in_d1_cdc_from_0(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/p_in_d1_cdc_from_19 ),
        .p_in_d1_cdc_from_3(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/p_in_d1_cdc_from ),
        .prmry_in_xored(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/prmry_in_xored ),
        .prmry_in_xored_1(\GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored_18 ),
        .prmry_in_xored_2(\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/prmry_in_xored_11 ),
        .prmry_reset2(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .reset_counts(\I_DMA_REGISTER/reset_counts_17 ),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_frame_ptr_in(s2mm_frame_ptr_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  GND GND
       (.G(\<const0> ));
  hdmi_in_axi_vdma_0_0_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_65 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 (\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (I_AXI_DMA_INTRPT_n_39),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_14 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_16 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg (I_AXI_DMA_INTRPT_n_40),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (p_4_out_14),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .Q(mm2s_irqdelay_status),
        .SR(p_11_out_2),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mask_fsync_out_i_1(mask_fsync_out_i_12),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(mm2s_prmry_resetn),
        .p_13_out(p_13_out),
        .p_21_out(p_21_out),
        .p_4_out(p_4_out_1),
        .p_4_out_0(p_4_out_10),
        .p_54_out(p_54_out),
        .p_6_out(p_6_out_16),
        .p_75_out(p_75_out[31:16]),
        .prmry_resetn_i_reg(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .prmry_resetn_i_reg_0(s2mm_prmry_resetn),
        .prmry_resetn_i_reg_1(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .prmry_resetn_i_reg_2(\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .s2mm_dmacr(s2mm_dmacr[31:16]),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync));
  hdmi_in_axi_vdma_0_0_axi_datamover I_PRMRY_DATAMOVER
       (.CO(I_PRMRY_DATAMOVER_n_39),
        .D(linebuf2dm_s2mm_tdata[26:0]),
        .DI({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_eop_reg ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_dre2ibtt_tlast_reg ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg }),
        .DOUT({linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata[31:27]}),
        .E(I_PRMRY_DATAMOVER_n_33),
        .FIFO_Full_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (dm2linebuf_s2mm_tready),
        .Q(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .cmnd_wr_0(cmnd_wr_9),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_1(\I_STS_MNGR/datamover_idle_7 ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_34),
        .datamover_idle_reg_0(I_PRMRY_DATAMOVER_n_40),
        .decerr_i_reg(I_PRMRY_DATAMOVER_n_42),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_45),
        .dma_err(dma_err_6),
        .fifo_wren(fifo_wren),
        .\gcc0.gc0.count_d1_reg[0] (I_PRMRY_DATAMOVER_n_48),
        .\gpr1.dout_i_reg[1] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out ),
        .\gpr1.dout_i_reg[1]_0 (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_11_out ),
        .halt_i_reg(I_RST_MODULE_n_37),
        .halt_i_reg_0(I_RST_MODULE_n_38),
        .\hsize_vid_reg[15] (crnt_hsize),
        .in({p_61_out[63:32],p_61_out[23],p_61_out[15:0]}),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_44),
        .interr_i_reg_0(I_PRMRY_DATAMOVER_n_47),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(I_PRMRY_DATAMOVER_n_25),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .p_0_out({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_2 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_3 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_9_n_1 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_4 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_5 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_2 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_3 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_0 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5_n_1 }),
        .p_60_out(p_60_out),
        .p_62_out(p_62_out),
        .p_75_out(p_75_out[0]),
        .p_7_out(p_7_out),
        .p_9_out(\I_CMDSTS/p_9_out ),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(I_PRMRY_DATAMOVER_n_38),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_soft_reset_i_reg(s2mm_dm_prmry_resetn),
        .sig_data2addr_stop_req(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req ),
        .sig_halt_reg_reg(I_RST_MODULE_n_17),
        .\sig_mssa_index_reg_out_reg[0] (I_PRMRY_DATAMOVER_n_31),
        .\sig_mssa_index_reg_out_reg[1] (I_PRMRY_DATAMOVER_n_30),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_s_ready_dup3_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .sig_s_ready_out_reg(linebuf2dm_s2mm_tlast),
        .sig_s_ready_out_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_33 ),
        .\sig_strb_reg_out_reg[3] (I_PRMRY_DATAMOVER_n_7),
        .\sig_strb_skid_reg_reg[2] (dm2linebuf_mm2s_tkeep),
        .\sig_user_skid_reg_reg[0] (dm2linebuf_mm2s_tlast),
        .slverr_i_reg(I_PRMRY_DATAMOVER_n_43),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_46),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_rst_module I_RST_MODULE
       (.CO(I_PRMRY_DATAMOVER_n_39),
        .D(mm2s_axi2ip_wrdata[2]),
        .DIN(sof_flag),
        .\FSM_sequential_dmacntrl_cs_reg[2] (I_RST_MODULE_n_27),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from (s2mm_axis_resetn),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/scndry_reset2 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg (mm2s_axis_resetn),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 (I_RST_MODULE_n_25),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (I_RST_MODULE_n_30),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] (\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/prmry_reset2 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (I_RST_MODULE_n_19),
        .\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg (I_RST_MODULE_n_34),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] (s2mm_axi2ip_wrdata[2]),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (I_RST_MODULE_n_24),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg (I_RST_MODULE_n_33),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty ),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .axi_resetn(axi_resetn),
        .\cmnds_queued_reg[0] (s2mm_ftchcmdsts_idle),
        .\cmnds_queued_reg[3] (p_43_out),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_31),
        .\cmnds_queued_reg[7]_0 (I_RST_MODULE_n_32),
        .d_tready_before_fsync(d_tready_before_fsync),
        .d_tready_before_fsync_clr_flag1(d_tready_before_fsync_clr_flag1),
        .dm_halt_reg_out(p_11_out),
        .dma_err(dma_err_6),
        .dma_err_4(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_18),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_22),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .fsize_mismatch_err_flag_int(\I_SM/fsize_mismatch_err_flag_int ),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_2(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_prmry_resetn),
        .p_12_out(\I_CMDSTS/p_12_out ),
        .p_19_out(p_19_out),
        .p_28_out(p_28_out),
        .p_75_out(p_75_out[0]),
        .p_7_out(p_7_out),
        .p_81_out(p_81_out),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_0(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_1(\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2 ),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_5(\I_DMA_REGISTER/reset_counts_17 ),
        .reset_counts_reg(I_RST_MODULE_n_35),
        .reset_counts_reg_0(I_RST_MODULE_n_36),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr_halted_s(s2mm_dmasr_halted_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .s_soft_reset_i0_3(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .\sig_addr_posted_cntr_reg[0] (I_PRMRY_DATAMOVER_n_25),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(mm2s_dm_prmry_resetn),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0(s2mm_dm_prmry_resetn),
        .sig_data2addr_stop_req(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2addr_stop_req ),
        .sig_dqual_reg_empty_reg(I_RST_MODULE_n_17),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_37),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_38),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop(p_40_out),
        .sts_tready_reg(s2mm_prmry_resetn));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_afifo_builtin
   (sig_s_ready_out_reg,
    fifo_full_i,
    fifo_dout,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    out,
    fifo_wren,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    DIN);
  output sig_s_ready_out_reg;
  output fifo_full_i;
  output [37:0]fifo_dout;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input out;
  input fifo_wren;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire s_axis_fifo_ainit_nosync_reg;
  wire [3:0]sig_last_dbeat_reg;
  wire sig_s_ready_out_reg;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3 fg_builtin_fifo_inst
       (.DIN(DIN),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0
   (D,
    DOUT,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    \sig_data_skid_reg_reg[26] ,
    s_axis_s2mm_aclk,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg);
  output [1:0]D;
  output [8:0]DOUT;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  input s_axis_s2mm_aclk;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0 fg_builtin_fifo_inst
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .Q(Q),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\state_reg[1] (\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_cmdsts_if
   (\cmnds_queued_reg[0] ,
    err_i_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ,
    stop_reg,
    stop_i,
    \INFERRED_GEN.cnt_i_reg[1] ,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    mm2s_prmry_resetn,
    m_axi_mm2s_aclk,
    SR,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    halted_reg,
    E,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    p_81_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    frame_sync_reg,
    mm2s_halt,
    p_75_out,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output \cmnds_queued_reg[0] ;
  output err_i_reg_0;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ;
  output stop_reg;
  output stop_i;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  input mm2s_prmry_resetn;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]halted_reg;
  input [0:0]E;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  input p_81_out;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input frame_sync_reg;
  input mm2s_halt;
  input [0:0]p_75_out;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]SR;
  wire \cmnds_queued_reg[0] ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire [0:0]halted_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_58_out;
  wire p_59_out;
  wire [0:0]p_75_out;
  wire p_81_out;
  wire [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  wire stop_i;
  wire stop_reg;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_2 
       (.I0(p_81_out),
        .I1(stop_reg),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I3(frame_sync_reg),
        .I4(mm2s_halt),
        .I5(p_75_out),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(\cmnds_queued_reg[0] ),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .O(\INFERRED_GEN.cnt_i_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(p_59_out),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(p_58_out),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(p_59_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(p_58_out),
        .I1(zero_hsize_err),
        .I2(zero_vsize_err),
        .I3(err_i_reg_0),
        .I4(p_59_out),
        .I5(stop_reg),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(stop_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(err_i_reg_0),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [0]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [10]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [11]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [12]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [13]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [14]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [15]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [1]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [16]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [2]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [17]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [18]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [19]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [20]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [21]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [22]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [23]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [24]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [3]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [25]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [26]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [27]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [28]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [29]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [30]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [31]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [32]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [33]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [34]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [4]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [35]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [36]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [37]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [38]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [39]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [40]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [41]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [42]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [43]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [44]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [5]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [45]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [46]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [47]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [48]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [6]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [7]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [8]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_addr_cntr_lsh_kh_reg[31] [9]),
        .R(halted_reg));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .R(halted_reg));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(p_58_out),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(stop_reg),
        .I1(p_81_out),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_prmry_resetn),
        .Q(\cmnds_queued_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0
   (m_axis_s2mm_sts_tready,
    err_i_reg_0,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    \vert_count_reg[0] ,
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ,
    stop_i,
    stop_reg,
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg ,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_input_addr_reg_reg[31] ,
    out,
    m_axi_s2mm_aclk,
    SR,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_12_out,
    p_9_out,
    halted_reg,
    E,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    flag_to_repeat_after_fsize_less_err,
    s2mm_soft_reset,
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ,
    valid_frame_sync_d2,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    zero_vsize_err,
    zero_hsize_err);
  output m_axis_s2mm_sts_tready;
  output err_i_reg_0;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output \vert_count_reg[0] ;
  output [0:0]\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  output stop_i;
  output stop_reg;
  output \MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [48:0]\sig_input_addr_reg_reg[31] ;
  input out;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input p_12_out;
  input p_9_out;
  input [0:0]halted_reg;
  input [0:0]E;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input flag_to_repeat_after_fsize_less_err;
  input s2mm_soft_reset;
  input \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ;
  input valid_frame_sync_d2;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [48:0]D;
  input zero_vsize_err;
  input zero_hsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  wire \MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  wire \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ;
  wire [0:0]SR;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire err_i_i_1__0_n_0;
  wire err_i_reg_0;
  wire flag_to_repeat_after_fsize_less_err;
  wire [0:0]halted_reg;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire p_12_out;
  wire p_9_out;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire s2mm_soft_reset;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire stop_i;
  wire stop_reg;
  wire valid_frame_sync_d2;
  wire \vert_count_reg[0] ;
  wire zero_hsize_err;
  wire zero_vsize_err;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_9_out),
        .Q(lsize_more_mismatch_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_12_out),
        .Q(lsize_mismatch_err),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1__0 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1__0 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ),
        .I1(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ),
        .I2(out),
        .I3(valid_frame_sync_d2),
        .I4(flag_to_repeat_after_fsize_less_err),
        .O(\MASTER_MODE_FRAME_CNT.repeat_frame_reg ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(lsize_mismatch_err),
        .I3(lsize_more_mismatch_err),
        .O(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(s2mm_dma_decerr_set),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1__0
       (.I0(s2mm_dma_decerr_set),
        .I1(s2mm_dma_slverr_set),
        .I2(err_i_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(stop_reg),
        .O(err_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1__0_n_0),
        .Q(stop_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(err_i_reg_0),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\sig_input_addr_reg_reg[31] [0]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\sig_input_addr_reg_reg[31] [10]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\sig_input_addr_reg_reg[31] [11]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\sig_input_addr_reg_reg[31] [12]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\sig_input_addr_reg_reg[31] [13]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\sig_input_addr_reg_reg[31] [14]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\sig_input_addr_reg_reg[31] [15]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\sig_input_addr_reg_reg[31] [1]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\sig_input_addr_reg_reg[31] [16]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\sig_input_addr_reg_reg[31] [2]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\sig_input_addr_reg_reg[31] [17]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\sig_input_addr_reg_reg[31] [18]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\sig_input_addr_reg_reg[31] [19]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\sig_input_addr_reg_reg[31] [20]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\sig_input_addr_reg_reg[31] [21]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\sig_input_addr_reg_reg[31] [22]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\sig_input_addr_reg_reg[31] [23]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\sig_input_addr_reg_reg[31] [24]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\sig_input_addr_reg_reg[31] [3]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\sig_input_addr_reg_reg[31] [25]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\sig_input_addr_reg_reg[31] [26]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\sig_input_addr_reg_reg[31] [27]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\sig_input_addr_reg_reg[31] [28]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\sig_input_addr_reg_reg[31] [29]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\sig_input_addr_reg_reg[31] [30]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\sig_input_addr_reg_reg[31] [31]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\sig_input_addr_reg_reg[31] [32]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\sig_input_addr_reg_reg[31] [33]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\sig_input_addr_reg_reg[31] [34]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\sig_input_addr_reg_reg[31] [4]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\sig_input_addr_reg_reg[31] [35]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\sig_input_addr_reg_reg[31] [36]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\sig_input_addr_reg_reg[31] [37]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\sig_input_addr_reg_reg[31] [38]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\sig_input_addr_reg_reg[31] [39]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\sig_input_addr_reg_reg[31] [40]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\sig_input_addr_reg_reg[31] [41]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\sig_input_addr_reg_reg[31] [42]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\sig_input_addr_reg_reg[31] [43]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\sig_input_addr_reg_reg[31] [44]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_input_addr_reg_reg[31] [5]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\sig_input_addr_reg_reg[31] [45]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\sig_input_addr_reg_reg[31] [46]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\sig_input_addr_reg_reg[31] [47]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\sig_input_addr_reg_reg[31] [48]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\sig_input_addr_reg_reg[31] [6]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\sig_input_addr_reg_reg[31] [7]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\sig_input_addr_reg_reg[31] [8]),
        .R(halted_reg));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\sig_input_addr_reg_reg[31] [9]),
        .R(halted_reg));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(\vert_count_reg[0] ),
        .R(halted_reg));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(s2mm_dma_slverr_set),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1__0
       (.I0(stop_reg),
        .I1(s2mm_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_fsync_gen
   (p_28_out,
    mask_fsync_out_i,
    prmry_in_xored,
    p_4_out,
    p_75_out,
    SR,
    p_41_out,
    m_axi_mm2s_aclk,
    p_2_out,
    prmry_resetn_i_reg,
    p_in_d1_cdc_from,
    Q,
    p_51_out);
  output p_28_out;
  output mask_fsync_out_i;
  output prmry_in_xored;
  output p_4_out;
  input [1:0]p_75_out;
  input [0:0]SR;
  input p_41_out;
  input m_axi_mm2s_aclk;
  input p_2_out;
  input prmry_resetn_i_reg;
  input p_in_d1_cdc_from;
  input [7:0]Q;
  input p_51_out;

  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire all_idle_d1;
  wire all_idle_d2;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire p_27_out;
  wire p_28_out;
  wire p_2_out;
  wire p_41_out;
  wire p_4_out;
  wire p_51_out;
  wire [1:0]p_75_out;
  wire p_8_out__0;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_resetn_i_reg;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__13 
       (.I0(p_27_out),
        .I1(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_41_out),
        .Q(all_idle_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_d1),
        .Q(all_idle_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_8_out__0),
        .Q(p_28_out),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(p_27_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[0]),
        .I1(p_75_out[1]),
        .I2(p_51_out),
        .I3(p_28_out),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_resetn_i_reg),
        .Q(mask_fsync_out_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    p_8_out
       (.I0(all_idle_d2),
        .I1(all_idle_d1),
        .I2(p_75_out[0]),
        .O(p_8_out__0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_fsync_gen__parameterized0
   (mask_fsync_out_i,
    prmry_in_xored,
    p_4_out,
    SR,
    p_2_out,
    m_axi_s2mm_aclk,
    prmry_resetn_i_reg,
    p_in_d1_cdc_from,
    Q,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ,
    s2mm_cdc2dmac_fsync,
    s2mm_valid_video_prmtrs);
  output mask_fsync_out_i;
  output prmry_in_xored;
  output p_4_out;
  input [0:0]SR;
  input p_2_out;
  input m_axi_s2mm_aclk;
  input prmry_resetn_i_reg;
  input p_in_d1_cdc_from;
  input [7:0]Q;
  input [0:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  input s2mm_cdc2dmac_fsync;
  input s2mm_valid_video_prmtrs;

  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ;
  wire [0:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire p_2_out;
  wire p_4_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_resetn_i_reg;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_valid_video_prmtrs;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__14 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  FDRE \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3 
       (.I0(Q[0]),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[4] ),
        .I2(s2mm_cdc2dmac_fsync),
        .I3(s2mm_valid_video_prmtrs),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_resetn_i_reg),
        .Q(mask_fsync_out_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_genlock_mngr
   (s2mm_valid_frame_sync,
    mstr_reverse_order,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1 ,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ,
    SR,
    valid_frame_sync_d2,
    m_axi_s2mm_aclk,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_2 ,
    Q,
    num_fstore_minus1);
  output s2mm_valid_frame_sync;
  output mstr_reverse_order;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1 ;
  output [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  input [0:0]SR;
  input valid_frame_sync_d2;
  input m_axi_s2mm_aclk;
  input \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_2 ;
  input [4:0]Q;
  input [0:0]num_fstore_minus1;

  wire \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1__0_n_0 ;
  wire \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ;
  wire \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1__0_n_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_2 ;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]binary_frame_ptr;
  wire [2:2]data0;
  wire m_axi_s2mm_aclk;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire [1:0]p_0_out;
  wire [2:1]raw_frame_ptr;
  wire s2mm_valid_frame_sync;
  wire valid_frame_sync_d2;

  hdmi_in_axi_vdma_0_0_axi_vdma_greycoder \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(p_0_out),
        .Q(binary_frame_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1__0 
       (.I0(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .O(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1__0_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data0),
        .Q(binary_frame_ptr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h40BF)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1__0 
       (.I0(Q[0]),
        .I1(mstr_reverse_order),
        .I2(num_fstore_minus1),
        .I3(Q[1]),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mstr_reverse_order),
        .I3(num_fstore_minus1),
        .I4(Q[2]),
        .O(raw_frame_ptr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(data0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1__0 
       (.I0(mstr_reverse_order_d2),
        .O(\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1__0_n_0 ));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] [0]),
        .R(SR));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] [1]),
        .R(SR));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1__0_n_0 ),
        .Q(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] [2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_i_2 
       (.I0(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1 ),
        .I1(Q[1]),
        .I2(num_fstore_minus1),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_2 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(s2mm_valid_frame_sync),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000100)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(valid_frame_sync_d2),
        .I4(Q[0]),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_genlock_mngr_47
   (p_49_out,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ,
    SR,
    valid_frame_sync_d2,
    m_axi_mm2s_aclk,
    Q,
    num_fstore_minus1,
    p_75_out,
    mm2s_prmry_resetn,
    p_74_out);
  output p_49_out;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  output [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  input [0:0]SR;
  input valid_frame_sync_d2;
  input m_axi_mm2s_aclk;
  input [4:0]Q;
  input [0:0]num_fstore_minus1;
  input [0:0]p_75_out;
  input mm2s_prmry_resetn;
  input p_74_out;

  wire \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ;
  wire \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ;
  wire \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]binary_frame_ptr;
  wire [2:2]data0;
  wire m_axi_mm2s_aclk;
  wire mm2s_prmry_resetn;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire [1:0]p_0_out;
  wire p_49_out;
  wire p_74_out;
  wire [0:0]p_75_out;
  wire [2:1]raw_frame_ptr;
  wire valid_frame_sync_d2;

  hdmi_in_axi_vdma_0_0_axi_vdma_greycoder_50 \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(p_0_out),
        .Q(binary_frame_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1 
       (.I0(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .O(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data0),
        .Q(binary_frame_ptr[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h40BF)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(Q[0]),
        .I1(mstr_reverse_order),
        .I2(num_fstore_minus1),
        .I3(Q[1]),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(mstr_reverse_order),
        .I3(num_fstore_minus1),
        .I4(Q[2]),
        .O(raw_frame_ptr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(data0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0 ));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] [0]),
        .R(SR));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] [1]),
        .R(SR));
  FDRE \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1_n_0 ),
        .Q(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] [2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(SR));
  LUT5 #(
    .INIT(32'hFFFF6AFF)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(p_75_out),
        .I2(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .I3(mm2s_prmry_resetn),
        .I4(p_74_out),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(p_49_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(Q[1]),
        .I1(num_fstore_minus1),
        .I2(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(valid_frame_sync_d2),
        .I4(Q[2]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_greycoder
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_greycoder_50
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_intrpt" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_intrpt
   (ch1_delay_cnt_en,
    ch1_dly_irq_set,
    ch2_delay_cnt_en,
    ch2_dly_irq_set,
    mm2s_ioc_irq_set,
    ch2_irqthresh_decr_mask_sig,
    s2mm_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ,
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    m_axi_mm2s_aclk,
    SR,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    m_axi_s2mm_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    prmry_resetn_i_reg,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    ch1_delay_zero,
    p_21_out,
    p_75_out,
    p_13_out,
    ch2_delay_zero,
    s2mm_packet_sof,
    s2mm_dmacr,
    p_6_out,
    s2mm_tstvect_fsync,
    p_54_out,
    out,
    prmry_resetn_i_reg_0,
    p_4_out,
    mask_fsync_out_i,
    p_4_out_0,
    mask_fsync_out_i_1,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    prmry_resetn_i_reg_1,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ,
    prmry_resetn_i_reg_2,
    E);
  output ch1_delay_cnt_en;
  output ch1_dly_irq_set;
  output ch2_delay_cnt_en;
  output ch2_dly_irq_set;
  output mm2s_ioc_irq_set;
  output ch2_irqthresh_decr_mask_sig;
  output s2mm_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  input \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  input m_axi_s2mm_aclk;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input [0:0]prmry_resetn_i_reg;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  input ch1_delay_zero;
  input p_21_out;
  input [15:0]p_75_out;
  input p_13_out;
  input ch2_delay_zero;
  input s2mm_packet_sof;
  input [15:0]s2mm_dmacr;
  input p_6_out;
  input s2mm_tstvect_fsync;
  input p_54_out;
  input out;
  input prmry_resetn_i_reg_0;
  input p_4_out;
  input mask_fsync_out_i;
  input p_4_out_0;
  input mask_fsync_out_i_1;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input prmry_resetn_i_reg_1;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  input [0:0]prmry_resetn_i_reg_2;
  input [0:0]E;

  wire [0:0]E;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire [6:0]L;
  wire \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_dly_irq_set;
  wire ch1_ioc_irq_set_i;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_dly_irq_set;
  wire ch2_ioc_irq_set_i;
  wire ch2_irqthresh_decr_mask_sig;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire mask_fsync_out_i_1;
  wire mm2s_ioc_irq_set;
  wire out;
  wire p_12_out;
  wire p_13_out;
  wire p_21_out;
  wire p_26_out;
  wire [7:0]p_2_in;
  wire p_4_out;
  wire p_4_out_0;
  wire p_54_out;
  wire p_6_out;
  wire [15:0]p_75_out;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire [0:0]prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire prmry_resetn_i_reg_1;
  wire [0:0]prmry_resetn_i_reg_2;
  wire [15:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_packet_sof;
  wire s2mm_tstvect_fsync;

  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(p_4_out),
        .I1(out),
        .I2(mask_fsync_out_i),
        .I3(mm2s_ioc_irq_set),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1 
       (.I0(p_4_out_0),
        .I1(prmry_resetn_i_reg_0),
        .I2(mask_fsync_out_i_1),
        .I3(s2mm_ioc_irq_set),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBFBB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I1(ch1_delay_cnt_en),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .I5(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_zero),
        .I1(p_21_out),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(p_26_out));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(p_75_out[15]),
        .I2(Q[6]),
        .I3(p_75_out[14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(p_75_out[9]),
        .I3(Q[0]),
        .I4(p_75_out[8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(p_75_out[12]),
        .I2(Q[3]),
        .I3(p_75_out[11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(p_75_out[13]),
        .I2(Q[2]),
        .I3(p_75_out[10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_26_out),
        .Q(ch1_dly_irq_set),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_ioc_irq_set_i),
        .I1(p_54_out),
        .I2(out),
        .I3(p_13_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ),
        .O(ch1_ioc_irq_set_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(p_75_out[0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(p_75_out[1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(p_75_out[2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(p_75_out[3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(p_75_out[4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I3(p_75_out[5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(p_75_out[6]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(p_75_out[7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I5(p_13_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(prmry_resetn_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(prmry_resetn_i_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBFBB)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(prmry_resetn_i_reg_1),
        .I1(ch2_delay_cnt_en),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .I5(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(ch2_delay_zero),
        .I1(s2mm_packet_sof),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .O(p_12_out));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I1(s2mm_dmacr[15]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I3(s2mm_dmacr[14]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(s2mm_dmacr[9]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(s2mm_dmacr[8]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(s2mm_dmacr[12]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(s2mm_dmacr[11]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(s2mm_dmacr[13]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I3(s2mm_dmacr[10]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_12_out),
        .Q(ch2_dly_irq_set),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(ch2_ioc_irq_set_i),
        .I1(s2mm_tstvect_fsync),
        .I2(ch2_irqthresh_decr_mask_sig),
        .I3(prmry_resetn_i_reg_0),
        .I4(p_6_out),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ),
        .O(ch2_ioc_irq_set_i));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .Q(ch2_irqthresh_decr_mask_sig),
        .R(prmry_resetn_i_reg));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(s2mm_dmacr[0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(s2mm_dmacr[1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(s2mm_dmacr[2]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I4(s2mm_dmacr[3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I2(s2mm_dmacr[4]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I4(s2mm_dmacr[6]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(ch2_irqthresh_decr_mask_sig),
        .I1(s2mm_tstvect_fsync),
        .I2(p_6_out),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I3(s2mm_dmacr[7]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I5(p_6_out),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(prmry_resetn_i_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_lite_if" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_lite_if
   (D,
    out,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    dmacr_i,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ,
    p_15_out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ,
    p_14_out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    prmtr_updt_complete_i_reg,
    prmtr_updt_complete_i_reg_0,
    ioc_irq_reg,
    dly_irq_reg,
    dma_interr_reg,
    dma_interr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    p_75_out,
    mm2s_prmry_resetn,
    stop,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    \reg_module_hsize_reg[0] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \reg_module_hsize_reg[3] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \reg_module_hsize_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[7] ,
    \reg_module_hsize_reg[8] ,
    \reg_module_hsize_reg[9] ,
    \reg_module_hsize_reg[10] ,
    \reg_module_hsize_reg[11] ,
    \reg_module_hsize_reg[12] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    p_74_out,
    dma_interr_reg_1,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    err_irq_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    ch1_irqdelay_status,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    s2mm_dmacr,
    ch2_irqdelay_status,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ,
    lsize_err_reg_0,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ,
    ioc_irq_reg_2,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_7 ,
    dly_irq_reg_2,
    err_irq_reg_0,
    lsize_more_err_reg_0,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ,
    s2mm_soft_reset,
    s2mm_prmry_resetn,
    \reg_module_hsize_reg[15]_0 ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ,
    mm2s_ioc_irq_set,
    ch1_dly_irq_set,
    s2mm_dma_interr_set_minus_frame_errors,
    s2mm_fsize_more_or_sof_late,
    fsize_mismatch_err,
    dma_interr_reg_2,
    lsize_mismatch_err,
    s2mm_ioc_irq_set,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] );
  output [31:0]D;
  output [1:0]out;
  output [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 ;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output [0:0]dmacr_i;
  output [8:0]mm2s_axi2ip_wrce;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output [28:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ;
  output p_15_out;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ;
  output p_14_out;
  output [28:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output prmtr_updt_complete_i_reg;
  output prmtr_updt_complete_i_reg_0;
  output ioc_irq_reg;
  output dly_irq_reg;
  output dma_interr_reg;
  output dma_interr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [7:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input [17:0]p_75_out;
  input mm2s_prmry_resetn;
  input stop;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input \reg_module_hsize_reg[0] ;
  input [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input \reg_module_hsize_reg[3] ;
  input [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input \reg_module_hsize_reg[4] ;
  input \reg_module_hsize_reg[5] ;
  input \reg_module_hsize_reg[6] ;
  input \reg_module_hsize_reg[7] ;
  input \reg_module_hsize_reg[8] ;
  input \reg_module_hsize_reg[9] ;
  input \reg_module_hsize_reg[10] ;
  input \reg_module_hsize_reg[11] ;
  input \reg_module_hsize_reg[12] ;
  input [18:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [2:0]\reg_module_hsize_reg[15] ;
  input [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input p_74_out;
  input dma_interr_reg_1;
  input [4:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input err_irq_reg;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input [7:0]ch1_irqdelay_status;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [18:0]s2mm_dmacr;
  input [7:0]ch2_irqdelay_status;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  input \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ;
  input [2:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ;
  input lsize_err_reg_0;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ;
  input [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ;
  input [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ;
  input ioc_irq_reg_2;
  input [2:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_7 ;
  input dly_irq_reg_2;
  input err_irq_reg_0;
  input lsize_more_err_reg_0;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ;
  input s2mm_soft_reset;
  input s2mm_prmry_resetn;
  input [2:0]\reg_module_hsize_reg[15]_0 ;
  input [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  input [2:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ;
  input mm2s_ioc_irq_set;
  input ch1_dly_irq_set;
  input s2mm_dma_interr_set_minus_frame_errors;
  input s2mm_fsize_more_or_sof_late;
  input fsize_mismatch_err;
  input dma_interr_reg_2;
  input lsize_mismatch_err;
  input s2mm_ioc_irq_set;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;

  wire \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ;
  wire [2:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_7 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ;
  wire [28:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ;
  wire [2:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ;
  wire [18:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ;
  wire [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ;
  wire [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ;
  wire [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [4:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [2:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dly_irq_reg_2;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_interr_reg_2;
  wire dma_slverr_reg;
  wire [0:0]dmacr_i;
  wire err_irq_reg;
  wire err_irq_reg_0;
  wire fsize_mismatch_err;
  wire [28:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire ioc_irq_reg_2;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51__0_n_0;
  wire ip2axi_rddata_int_inferred_i_52__0_n_0;
  wire ip2axi_rddata_int_inferred_i_53__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56__0_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58__0_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_66__0_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire ip2axi_rddata_int_inferred_i_68__0_n_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70__0_n_0;
  wire ip2axi_rddata_int_inferred_i_71_n_0;
  wire ip2axi_rddata_int_inferred_i_73__0_n_0;
  wire ip2axi_rddata_int_inferred_i_74__0_n_0;
  wire ip2axi_rddata_int_inferred_i_75__0_n_0;
  wire ip2axi_rddata_int_inferred_i_76_n_0;
  wire ip2axi_rddata_int_inferred_i_78_n_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_prmry_resetn;
  wire p_14_out;
  wire p_15_out;
  wire [5:0]p_2_in__0;
  wire [3:2]p_4_in;
  wire p_74_out;
  wire [17:0]p_75_out;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[10] ;
  wire \reg_module_hsize_reg[11] ;
  wire \reg_module_hsize_reg[12] ;
  wire [2:0]\reg_module_hsize_reg[15] ;
  wire [2:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[3] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire \reg_module_hsize_reg[7] ;
  wire \reg_module_hsize_reg[8] ;
  wire \reg_module_hsize_reg[9] ;
  wire [7:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [18:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire stop;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 [2:0] = axi2ip_rdaddr_captured_s2mm_cdc_tig[4:2];
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0 
       (.I0(s2mm_dmacr[17]),
        .I1(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .I2(s2mm_dmacr[18]),
        .I3(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ),
        .I5(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .I1(s2mm_dmacr[11]),
        .I2(s2mm_dmacr[12]),
        .I3(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .I4(s2mm_dmacr[13]),
        .I5(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .I1(s2mm_dmacr[14]),
        .I2(s2mm_dmacr[16]),
        .I3(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .I4(s2mm_dmacr[15]),
        .I5(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized6 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D({mm2s_axi2ip_wrdata_cdc_tig[23:16],mm2s_axi2ip_wrdata_cdc_tig[13:12],mm2s_axi2ip_wrdata_cdc_tig[0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_1),
        .dmacr_i(dmacr_i),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_1),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .p_75_out(p_75_out[0]),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop(stop),
        .wvalid(wvalid));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized7 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] ({s2mm_axi2ip_wrdata_cdc_tig[23:15],s2mm_axi2ip_wrdata_cdc_tig[13:11],s2mm_axi2ip_wrdata_cdc_tig[8:7],s2mm_axi2ip_wrdata_cdc_tig[4]}),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg_0),
        .dly_irq_reg_0(dly_irq_reg_2),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .dma_interr_reg_1(dma_interr_reg_2),
        .fsize_mismatch_err(fsize_mismatch_err),
        .ioc_irq_reg(ioc_irq_reg_0),
        .ioc_irq_reg_0(ioc_irq_reg_2),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_err_reg(lsize_err_reg),
        .lsize_err_reg_0(lsize_err_reg_0),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_err_reg_0(lsize_more_err_reg_0),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2_0(prmry_reset2_0),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_4_in[2]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_4_in[3]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_4_in[2]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_4_in[3]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[10]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[11]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[20]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[24]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_4_in[3]),
        .I5(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[26]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[27]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_4_in[3]),
        .I5(p_4_in[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_4_in[3]),
        .I5(p_4_in[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h38AC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h03E3)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[4]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(p_4_in[3]),
        .I5(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[6]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[8]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[9]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0 ),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_2_in__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_2_in__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_2_in__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_2_in__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_2_in__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_2_in__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[0]),
        .Q(p_4_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[1]),
        .Q(p_4_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_2_in__0[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [18]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [28]),
        .O(in0[28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(ip2axi_rddata_int_inferred_i_44_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [19]),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_10__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [6]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[9]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [8]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [18]),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_11__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[8]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [17]),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_12__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[7]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [16]),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_13__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[6]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_48_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [5]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [15]),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_14__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[5]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [14]),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_15__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[4]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_50_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [13]),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_16__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[3]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_17__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(lsize_more_err_reg_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[2]),
        .I4(ip2axi_rddata_int_inferred_i_51__0_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_54_n_0),
        .I1(ip2axi_rddata_int_inferred_i_55_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [12]),
        .O(in0[12]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_18__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(err_irq_reg_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [2]),
        .I4(ip2axi_rddata_int_inferred_i_52__0_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(ip2axi_rddata_int_inferred_i_57_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [11]),
        .O(in0[11]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_19__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(dly_irq_reg_2),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .I4(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_1__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[18]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(ip2axi_rddata_int_inferred_i_36_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [17]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [27]),
        .O(in0[27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_58_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[12] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [10]),
        .O(in0[10]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_20__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ioc_irq_reg_2),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_7 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(\reg_module_hsize_reg[11] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [9]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[9]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    ip2axi_rddata_int_inferred_i_21__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(\reg_module_hsize_reg[10] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [8]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'h4000404040004000)) 
    ip2axi_rddata_int_inferred_i_22__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I3(ip2axi_rddata_int_inferred_i_56__0_n_0),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(\reg_module_hsize_reg[9] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [7]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[7]));
  LUT6 #(
    .INIT(64'h4000404040004000)) 
    ip2axi_rddata_int_inferred_i_23__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I3(ip2axi_rddata_int_inferred_i_58__0_n_0),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(\reg_module_hsize_reg[8] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [6]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [6]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_int_inferred_i_24__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(lsize_err_reg_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(\reg_module_hsize_reg[7] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [5]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [5]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[5]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    ip2axi_rddata_int_inferred_i_25__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_67_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[6] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [4]),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_69_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[5] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [3]),
        .O(in0[3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_71_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[4] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [2]),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(\reg_module_hsize_reg[3] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'h4F44444444444444)) 
    ip2axi_rddata_int_inferred_i_29__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .I2(ip2axi_rddata_int_inferred_i_66__0_n_0),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I5(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_2__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[6]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[17]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [16]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [26]),
        .O(in0[26]));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    ip2axi_rddata_int_inferred_i_30__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(ip2axi_rddata_int_inferred_i_68__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    ip2axi_rddata_int_inferred_i_31__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(ip2axi_rddata_int_inferred_i_70__0_n_0),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(ip2axi_rddata_int_inferred_i_76_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I2(\reg_module_hsize_reg[0] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [0]),
        .O(in0[0]));
  LUT6 #(
    .INIT(64'h000000000F004400)) 
    ip2axi_rddata_int_inferred_i_32__0
       (.I0(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[17]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[7]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [28]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    ip2axi_rddata_int_inferred_i_33__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    ip2axi_rddata_int_inferred_i_35__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[16]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[6]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [27]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[15]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[5]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [26]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[14]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[4]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [25]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[13]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[3]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [24]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_3__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[5]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[16]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(ip2axi_rddata_int_inferred_i_38_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [25]),
        .O(in0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[12]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[2]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [23]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[11]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [22]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[10]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ch1_irqdelay_status[0]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [21]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[9]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [7]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [20]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[8]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [6]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[7]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [5]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [18]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[6]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [4]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[5]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [3]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [16]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[4]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [2]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[3]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [14]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_4__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[15]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(ip2axi_rddata_int_inferred_i_39_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [14]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [24]),
        .O(in0[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[2]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] [0]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [13]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    ip2axi_rddata_int_inferred_i_51__0
       (.I0(ip2axi_rddata_int_inferred_i_73__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] [4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] [4]),
        .O(ip2axi_rddata_int_inferred_i_51__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hA2A2A2AAAAAAA2AA)) 
    ip2axi_rddata_int_inferred_i_52__0
       (.I0(ip2axi_rddata_int_inferred_i_74__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] [3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] [3]),
        .O(ip2axi_rddata_int_inferred_i_52__0_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [2]),
        .I4(\reg_module_hsize_reg[15] [2]),
        .I5(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A2A2AAAAAA)) 
    ip2axi_rddata_int_inferred_i_53__0
       (.I0(ip2axi_rddata_int_inferred_i_75__0_n_0),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] [2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] [2]),
        .O(ip2axi_rddata_int_inferred_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] [4]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(err_irq_reg),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [1]),
        .I4(\reg_module_hsize_reg[15] [1]),
        .I5(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] [3]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(dly_irq_reg_1),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT5 #(
    .INIT(32'h0000B800)) 
    ip2axi_rddata_int_inferred_i_56__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] [1]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] [1]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_56__0_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [0]),
        .I4(\reg_module_hsize_reg[15] [0]),
        .I5(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] [2]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(ioc_irq_reg_1),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT5 #(
    .INIT(32'h0000B800)) 
    ip2axi_rddata_int_inferred_i_58__0
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] [0]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] [0]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_58__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_5__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[14]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(ip2axi_rddata_int_inferred_i_40_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [13]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [23]),
        .O(in0[23]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    ip2axi_rddata_int_inferred_i_66__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] [1]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(dma_decerr_reg),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [4]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT5 #(
    .INIT(32'h30020002)) 
    ip2axi_rddata_int_inferred_i_68__0
       (.I0(s2mm_soft_reset),
        .I1(ip2axi_rddata_int_inferred_i_66__0_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [1]),
        .O(ip2axi_rddata_int_inferred_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] [0]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(dma_slverr_reg),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_6__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[13]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(ip2axi_rddata_int_inferred_i_41_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [12]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [22]),
        .O(in0[22]));
  LUT5 #(
    .INIT(32'h30020002)) 
    ip2axi_rddata_int_inferred_i_70__0
       (.I0(s2mm_dmacr[1]),
        .I1(ip2axi_rddata_int_inferred_i_66__0_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] [0]),
        .O(ip2axi_rddata_int_inferred_i_70__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[1]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(dma_interr_reg_1),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_71_n_0));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    ip2axi_rddata_int_inferred_i_73__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(\reg_module_hsize_reg[15]_0 [2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] [2]),
        .O(ip2axi_rddata_int_inferred_i_73__0_n_0));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    ip2axi_rddata_int_inferred_i_74__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(\reg_module_hsize_reg[15]_0 [1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] [1]),
        .O(ip2axi_rddata_int_inferred_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hAABFAFBFFABFFFBF)) 
    ip2axi_rddata_int_inferred_i_75__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(\reg_module_hsize_reg[15]_0 [0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .I5(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] [0]),
        .O(ip2axi_rddata_int_inferred_i_75__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_76
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 ),
        .I1(p_75_out[0]),
        .I2(ip2axi_rddata_int_inferred_i_78_n_0),
        .I3(p_74_out),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .O(ip2axi_rddata_int_inferred_i_76_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ip2axi_rddata_int_inferred_i_78
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_78_n_0));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_7__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[1]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[12]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(ip2axi_rddata_int_inferred_i_42_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [21]),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_8__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(ch2_irqdelay_status[0]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[11]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [20]),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    ip2axi_rddata_int_inferred_i_9__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] [7]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I3(s2mm_dmacr[10]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_arvalid_detected
       (.I0(arvalid),
        .I1(sig_arvalid_arrived_d1),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    sig_awvalid_detected
       (.I0(awvalid),
        .I1(sig_awvalid_arrived_d1),
        .I2(write_has_started),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_axis_dwidth_converter" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_mm2s_axis_dwidth_converter
   (p_88_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ,
    m_axis_mm2s_tvalid,
    s_valid0,
    E,
    m_axis_mm2s_tlast,
    dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_tlast,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_tuser,
    SR,
    all_lines_xfred,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    crnt_vsize_d2_out,
    p_19_out,
    mm2s_axis_resetn,
    dm_halt_reg_out,
    m_axis_mm2s_tready,
    out,
    m_axis_tvalid,
    Q,
    \sig_data_reg_out_reg[31] );
  output p_88_out;
  output \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  output m_axis_mm2s_tvalid;
  output s_valid0;
  output [0:0]E;
  output m_axis_mm2s_tlast;
  output dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_tlast;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [0:0]m_axis_tuser;
  input [0:0]SR;
  input all_lines_xfred;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input [12:0]crnt_vsize_d2_out;
  input p_19_out;
  input mm2s_axis_resetn;
  input dm_halt_reg_out;
  input m_axis_mm2s_tready;
  input out;
  input m_axis_tvalid;
  input [3:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire [12:0]crnt_vsize_d2_out;
  wire dm_halt_reg_out;
  wire dwidth_fifo_pipe_empty;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire [12:1]minusOp;
  wire mm2s_axis_resetn;
  wire out;
  wire p_19_out;
  wire p_88_out;
  wire s_valid0;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [12:0]vsize_counter;
  wire [3:3]\NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(p_88_out),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3 ),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0 ),
        .Q(Q),
        .dm_halt_reg_out(dm_halt_reg_out),
        .dwidth_fifo_pipe_empty(dwidth_fifo_pipe_empty),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .out(out),
        .s_valid0(s_valid0),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_last_reg_out_reg(E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ),
        .Q(M_AXIS_TLAST_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(M_AXIS_TREADY_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_3 ),
        .Q(M_AXIS_TVALID_D1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_n_0 ),
        .S(SR));
  LUT4 #(
    .INIT(16'hF044)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(vsize_counter[0]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[0]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(minusOp[10]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[10]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(minusOp[11]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[11]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[10]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12 
       (.I0(vsize_counter[9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(p_19_out),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .I3(vsize_counter[3]),
        .I4(vsize_counter[4]),
        .I5(vsize_counter[0]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(minusOp[12]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[12]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(M_AXIS_TVALID_D1),
        .I1(M_AXIS_TLAST_D1),
        .I2(M_AXIS_TREADY_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(vsize_counter[1]),
        .I1(vsize_counter[10]),
        .I2(vsize_counter[7]),
        .I3(vsize_counter[12]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .I1(vsize_counter[4]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[0]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[11]),
        .I1(vsize_counter[6]),
        .I2(vsize_counter[2]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[5]),
        .I5(vsize_counter[9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(minusOp[1]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[1]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(minusOp[2]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[2]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(minusOp[3]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[3]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(minusOp[4]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[4]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(minusOp[5]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[5]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(minusOp[6]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[6]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(minusOp[7]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[7]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(minusOp[8]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[8]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(minusOp[9]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(crnt_vsize_d2_out[9]),
        .I3(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ),
        .Q(vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .Q(vsize_counter[12]),
        .R(SR));
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6 
       (.CI(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ),
        .Q(vsize_counter[4]),
        .R(SR));
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ),
        .Q(vsize_counter[8]),
        .R(SR));
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ),
        .Q(vsize_counter[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_linebuf" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_mm2s_linebuf
   (out,
    \FSM_onehot_state_reg[4] ,
    dwidth_fifo_pipe_empty_m,
    dm_halt_reg_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ,
    m_axis_fifo_ainit_nosync,
    m_axis_tlast,
    m_axis_tuser,
    DIN,
    fifo_full_i,
    \r0_data_reg[31] ,
    \r0_keep_reg[3] ,
    SR,
    m_axi_mm2s_aclk,
    scndry_reset2,
    dwidth_fifo_pipe_empty,
    m_axis_mm2s_aclk,
    mm2s_halt,
    Q,
    E,
    halt_i_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ,
    p_88_out,
    mm2s_axis_resetn,
    fifo_wren,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    sig_halt_reg_reg);
  output out;
  output \FSM_onehot_state_reg[4] ;
  output dwidth_fifo_pipe_empty_m;
  output dm_halt_reg_out;
  output [12:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] ;
  output m_axis_fifo_ainit_nosync;
  output m_axis_tlast;
  output [0:0]m_axis_tuser;
  output [0:0]DIN;
  output fifo_full_i;
  output [31:0]\r0_data_reg[31] ;
  output [3:0]\r0_keep_reg[3] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input dwidth_fifo_pipe_empty;
  input m_axis_mm2s_aclk;
  input mm2s_halt;
  input [12:0]Q;
  input [0:0]E;
  input halt_i_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  input p_88_out;
  input mm2s_axis_resetn;
  input fifo_wren;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [0:0]sig_halt_reg_reg;

  wire [0:0]DIN;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[4] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [11:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [11:0]data_count_ae_threshold_d1;
  wire dm_halt_reg_out;
  wire dwidth_fifo_pipe_empty;
  wire dwidth_fifo_pipe_empty_m;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire halt_i_reg;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire mm2s_axis_resetn;
  wire mm2s_halt;
  wire out;
  wire p_4_in;
  wire p_88_out;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire s_axis_fifo_ainit_nosync_reg;
  wire scndry_reset2;
  wire [0:0]sig_halt_reg_reg;
  wire [3:0]sig_last_dbeat_reg;

  assign \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] [12:0] = crnt_vsize_d1;
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized20 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I 
       (.SR(SR),
        .dm_halt_reg_out(dm_halt_reg_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_halt(mm2s_halt),
        .scndry_reset2(scndry_reset2),
        .sig_last_reg_out_reg(m_axis_fifo_ainit_nosync));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized16 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I 
       (.SR(SR),
        .dwidth_fifo_pipe_empty(dwidth_fifo_pipe_empty),
        .dwidth_fifo_pipe_empty_m(dwidth_fifo_pipe_empty_m),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_reset2(scndry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_ae_threshold_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[0]),
        .Q(data_count_ae_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[10]),
        .Q(data_count_ae_threshold_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[11]),
        .Q(data_count_ae_threshold_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[1]),
        .Q(data_count_ae_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[2]),
        .Q(data_count_ae_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[3]),
        .Q(data_count_ae_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[4]),
        .Q(data_count_ae_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[5]),
        .Q(data_count_ae_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[6]),
        .Q(data_count_ae_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[7]),
        .Q(data_count_ae_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[8]),
        .Q(data_count_ae_threshold_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[9]),
        .Q(data_count_ae_threshold_d1[9]),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_vdma_afifo_builtin \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.DIN({DIN,sig_halt_reg_reg}),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(p_4_in),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_s_ready_out_reg(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ),
        .Q(DIN),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.E(E),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_0 ),
        .SR(m_axis_fifo_ainit_nosync),
        .fifo_dout(fifo_dout),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tuser(m_axis_tuser),
        .out(out),
        .p_88_out(p_88_out),
        .\r0_data_reg[31] (\r0_data_reg[31] ),
        .\r0_keep_reg[3] (\r0_keep_reg[3] ),
        .\sig_data_skid_reg_reg[16]_0 (p_4_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_reg),
        .Q(s_axis_fifo_ainit_nosync_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_mngr
   (cmnd_wr,
    p_62_out,
    p_41_out,
    prmtr_update_complete,
    p_49_out,
    stop,
    p_54_out,
    p_60_out,
    datamover_idle,
    Q,
    p_43_out,
    p_51_out,
    dma_err,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    p_2_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    halted_reg,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ,
    initial_frame,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ,
    SR,
    m_axi_mm2s_aclk,
    mm2s_prmry_resetn,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_75_out,
    prmtr_updt_complete_i_reg,
    halted_reg_0,
    E,
    sig_halt_cmplt_reg,
    p_28_out,
    dwidth_fifo_pipe_empty_m,
    p_71_out,
    p_81_out,
    mm2s_halt,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    \ptr_ref_i_reg[4] ,
    p_74_out,
    mask_fsync_out_i,
    D,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    prmry_resetn_i_reg,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    err_i_reg);
  output cmnd_wr;
  output p_62_out;
  output p_41_out;
  output prmtr_update_complete;
  output p_49_out;
  output stop;
  output p_54_out;
  output p_60_out;
  output datamover_idle;
  output [12:0]Q;
  output p_43_out;
  output p_51_out;
  output dma_err;
  output [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output p_2_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output halted_reg;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  output [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  output initial_frame;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input mm2s_prmry_resetn;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [1:0]p_75_out;
  input prmtr_updt_complete_i_reg;
  input [0:0]halted_reg_0;
  input [0:0]E;
  input sig_halt_cmplt_reg;
  input p_28_out;
  input dwidth_fifo_pipe_empty_m;
  input p_71_out;
  input p_81_out;
  input mm2s_halt;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  input [4:0]\ptr_ref_i_reg[4] ;
  input p_74_out;
  input mask_fsync_out_i;
  input [0:0]D;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [0:0]prmry_resetn_i_reg;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [0:0]err_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_3;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire I_SM_n_72;
  wire I_SM_n_73;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0 ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_1;
  wire VIDEO_REG_I_n_32;
  wire VIDEO_REG_I_n_36;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_50;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire VIDEO_REG_I_n_68;
  wire VIDEO_REG_I_n_69;
  wire cmnd_wr;
  wire [15:0]crnt_hsize;
  wire datamover_idle;
  wire [15:0]dm_address_reg;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire dwidth_fifo_pipe_empty_m;
  wire [0:0]err_i_reg;
  wire frame_sync_reg;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_set_i0;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire [1:1]num_fstore_minus1;
  wire p_10_out;
  wire p_28_out;
  wire p_2_out;
  wire p_41_out;
  wire p_43_out;
  wire p_49_out;
  wire p_50_out;
  wire p_51_out;
  wire p_54_out;
  wire p_60_out;
  wire p_62_out;
  wire p_71_out;
  wire p_74_out;
  wire [1:0]p_75_out;
  wire p_81_out;
  wire [0:0]prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [48:0]\sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_halt_cmplt_reg;
  wire stop;
  wire stop_i;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  hdmi_in_axi_vdma_0_0_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73}),
        .E(E),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (p_60_out),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NO_STORE_AND_FORWARD.axis_data_available_reg (I_CMDSTS_n_3),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (p_51_out),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .SR(SR),
        .\cmnds_queued_reg[0] (p_62_out),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .err_i_reg_0(I_CMDSTS_n_1),
        .frame_sync_reg(frame_sync_reg),
        .halted_reg(halted_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_75_out(p_75_out[0]),
        .p_81_out(p_81_out),
        .\sig_addr_cntr_lsh_kh_reg[31] (\sig_addr_cntr_lsh_kh_reg[31] ),
        .stop_i(stop_i),
        .stop_reg(dma_err),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  hdmi_in_axi_vdma_0_0_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_65),
        .D({I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (D),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 (dm_address_reg),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] (VIDEO_REG_I_n_36),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] (VIDEO_REG_I_n_37),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] (VIDEO_REG_I_n_38),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] (VIDEO_REG_I_n_39),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] (VIDEO_REG_I_n_40),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] (VIDEO_REG_I_n_41),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] (VIDEO_REG_I_n_42),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] (VIDEO_REG_I_n_43),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] (VIDEO_REG_I_n_44),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] (VIDEO_REG_I_n_45),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] (VIDEO_REG_I_n_46),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] (VIDEO_REG_I_n_47),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] (VIDEO_REG_I_n_48),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] (VIDEO_REG_I_n_49),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] (VIDEO_REG_I_n_50),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (VIDEO_REG_I_n_51),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .O({VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56}),
        .Q(Q),
        .SR(SR),
        .datamover_idle(datamover_idle),
        .dma_err(dma_err),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(dma_interr_reg_0),
        .\dmacr_i_reg[2] (I_CMDSTS_n_3),
        .dwidth_fifo_pipe_empty_m(dwidth_fifo_pipe_empty_m),
        .err_i_reg(err_i_reg),
        .frame_sync_reg(frame_sync_reg),
        .halted_set_i0(halted_set_i0),
        .\hsize_vid_reg[15] (crnt_hsize),
        .interr_i_reg(I_CMDSTS_n_1),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_28_out(p_28_out),
        .p_43_out(p_43_out),
        .p_62_out(p_62_out),
        .p_75_out(p_75_out[0]),
        .p_81_out(p_81_out),
        .s_axis_cmd_tvalid_reg(cmnd_wr),
        .s_axis_cmd_tvalid_reg_0(p_60_out),
        .\stride_vid_reg[11] ({VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64}),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68,VIDEO_REG_I_n_69}),
        .\stride_vid_reg[7] ({VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60}),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  hdmi_in_axi_vdma_0_0_axi_vdma_sts_mngr_46 I_STS_MNGR
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (VIDEO_REG_I_n_32),
        .SR(SR),
        .datamover_idle(datamover_idle),
        .halted_reg(halted_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_41_out(p_41_out),
        .p_74_out(p_74_out),
        .p_75_out(p_75_out[0]),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] [4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h080808FB)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\ptr_ref_i_reg[4] [0]),
        .I1(valid_frame_sync_d2),
        .I2(p_75_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(VIDEO_GENLOCK_I_n_1),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h080808FB08FB0808)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\ptr_ref_i_reg[4] [1]),
        .I1(valid_frame_sync_d2),
        .I2(p_75_out[1]),
        .I3(VIDEO_GENLOCK_I_n_1),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FBFB08FB08FB08)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\ptr_ref_i_reg[4] [2]),
        .I1(valid_frame_sync_d2),
        .I2(p_75_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\ptr_ref_i_reg[4] [3]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(valid_frame_sync_d2),
        .I1(p_75_out[1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h08FBFB08FB08FB08)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\ptr_ref_i_reg[4] [4]),
        .I1(valid_frame_sync_d2),
        .I2(p_75_out[1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0 ),
        .I5(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5 
       (.I0(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_52),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_52),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_52),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_52),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(VIDEO_REG_I_n_52),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(prmry_resetn_i_reg));
  FDRE \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(p_54_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_50_out),
        .Q(valid_frame_sync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(SR));
  hdmi_in_axi_vdma_0_0_axi_vdma_genlock_mngr_47 VIDEO_GENLOCK_I
       (.\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (VIDEO_GENLOCK_I_n_1),
        .\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] (\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .num_fstore_minus1(num_fstore_minus1),
        .p_49_out(p_49_out),
        .p_74_out(p_74_out),
        .p_75_out(p_75_out[1]),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  hdmi_in_axi_vdma_0_0_axi_vdma_vidreg_module_48 VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_65),
        .E(VIDEO_REG_I_n_52),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (crnt_hsize),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1:0]),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0 (VIDEO_GENLOCK_I_n_1),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .O({VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56}),
        .Q(Q),
        .SR(SR),
        .all_idle_reg(VIDEO_REG_I_n_32),
        .\dm_address_reg[11] ({VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64}),
        .\dm_address_reg[15] ({VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68,VIDEO_REG_I_n_69}),
        .\dm_address_reg[15]_0 (dm_address_reg),
        .\dm_address_reg[19] (VIDEO_REG_I_n_36),
        .\dm_address_reg[19]_0 (VIDEO_REG_I_n_37),
        .\dm_address_reg[19]_1 (VIDEO_REG_I_n_38),
        .\dm_address_reg[19]_2 (VIDEO_REG_I_n_39),
        .\dm_address_reg[23] (VIDEO_REG_I_n_40),
        .\dm_address_reg[23]_0 (VIDEO_REG_I_n_41),
        .\dm_address_reg[23]_1 (VIDEO_REG_I_n_42),
        .\dm_address_reg[23]_2 (VIDEO_REG_I_n_43),
        .\dm_address_reg[27] (VIDEO_REG_I_n_44),
        .\dm_address_reg[27]_0 (VIDEO_REG_I_n_45),
        .\dm_address_reg[27]_1 (VIDEO_REG_I_n_46),
        .\dm_address_reg[27]_2 (VIDEO_REG_I_n_47),
        .\dm_address_reg[31] (VIDEO_REG_I_n_48),
        .\dm_address_reg[31]_0 (VIDEO_REG_I_n_49),
        .\dm_address_reg[31]_1 (VIDEO_REG_I_n_50),
        .\dm_address_reg[31]_2 (VIDEO_REG_I_n_51),
        .\dm_address_reg[7] ({VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60}),
        .dwidth_fifo_pipe_empty_m(dwidth_fifo_pipe_empty_m),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_10_out(p_10_out),
        .p_28_out(p_28_out),
        .p_2_out(p_2_out),
        .p_43_out(p_43_out),
        .p_50_out(p_50_out),
        .p_71_out(p_71_out),
        .p_74_out(p_74_out),
        .p_75_out(p_75_out[1]),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .\stride_vid_reg[0] (prmtr_update_complete),
        .\stride_vid_reg[0]_0 (p_51_out),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(p_28_out),
        .I2(mm2s_prmry_resetn),
        .I3(p_74_out),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(SR));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_mngr__parameterized0
   (fsize_mismatch_err,
    cmnd_wr,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    fsize_mismatch_err_s1,
    m_axis_s2mm_sts_tready,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    prmtr_update_complete,
    s2mm_valid_frame_sync,
    s2mm_stop,
    s2mm_tstvect_fsync,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    halt_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    fsize_mismatch_err_flag_int,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    fsize_err_to_dm_halt_flag_ored,
    Q,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    s2mm_ftchcmdsts_idle,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    s2mm_valid_video_prmtrs,
    dma_err,
    s2mm_dma_interr_set_minus_frame_errors,
    repeat_frame,
    p_2_out,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    halted_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    \sig_input_addr_reg_reg[31] ,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ,
    initial_frame,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] ,
    s2mm_fsize_mismatch_err_s,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_m_i,
    drop_fsync_d_pulse_gen_fsize_less_err,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    p_12_out,
    p_9_out,
    s2mm_dmacr,
    prmtr_updt_complete_i_reg,
    s2mm_valid_frame_sync_cmb,
    halted_reg_0,
    E,
    sig_halt_cmplt_reg,
    s2mm_cdc2dmac_fsync,
    run_stop_d1,
    s2mm_soft_reset,
    soft_reset_d1,
    prmry_resetn_i_reg,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    p_3_out,
    fsize_err_to_dm_halt_flag,
    halt_i_reg,
    s2mm_halt,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ,
    \ptr_ref_i_reg[4] ,
    mask_fsync_out_i,
    s2mm_fsize_less_err_flag_10,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_m_valid_out_reg,
    s2mm_dmasr,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    D,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    prmry_resetn_i_reg_0,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    err_i_reg);
  output fsize_mismatch_err;
  output cmnd_wr;
  output drop_fsync_d_pulse_gen_fsize_less_err_d1;
  output fsize_mismatch_err_s1;
  output m_axis_s2mm_sts_tready;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output prmtr_update_complete;
  output s2mm_valid_frame_sync;
  output s2mm_stop;
  output s2mm_tstvect_fsync;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output halt_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output fsize_mismatch_err_flag_int;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  output fsize_err_to_dm_halt_flag_ored;
  output [12:0]Q;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output s2mm_ftchcmdsts_idle;
  output [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output s2mm_valid_video_prmtrs;
  output dma_err;
  output s2mm_dma_interr_set_minus_frame_errors;
  output repeat_frame;
  output p_2_out;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output halted_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output [48:0]\sig_input_addr_reg_reg[31] ;
  output [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  output initial_frame;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] ;
  output s2mm_fsize_mismatch_err_s;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_m_i;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ;
  input out;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input p_12_out;
  input p_9_out;
  input [2:0]s2mm_dmacr;
  input prmtr_updt_complete_i_reg;
  input s2mm_valid_frame_sync_cmb;
  input [0:0]halted_reg_0;
  input [0:0]E;
  input sig_halt_cmplt_reg;
  input s2mm_cdc2dmac_fsync;
  input run_stop_d1;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input prmry_resetn_i_reg;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input p_3_out;
  input fsize_err_to_dm_halt_flag;
  input halt_i_reg;
  input s2mm_halt;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  input \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ;
  input [4:0]\ptr_ref_i_reg[4] ;
  input mask_fsync_out_i;
  input s2mm_fsize_less_err_flag_10;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_m_valid_out_reg;
  input [0:0]s2mm_dmasr;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [0:0]D;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [0:0]prmry_resetn_i_reg_0;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input [0:0]err_i_reg;

  wire [0:0]D;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_5;
  wire I_CMDSTS_n_8;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire I_SM_n_72;
  wire I_SM_n_73;
  wire I_SM_n_74;
  wire I_SM_n_75;
  wire I_SM_n_76;
  wire I_SM_n_77;
  wire I_SM_n_78;
  wire I_SM_n_79;
  wire I_SM_n_80;
  wire I_SM_n_81;
  wire I_SM_n_82;
  wire I_SM_n_83;
  wire I_SM_n_84;
  wire I_SM_n_85;
  wire I_SM_n_86;
  wire I_SM_n_87;
  wire I_SM_n_89;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6__0_n_0 ;
  wire \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [12:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_2;
  wire VIDEO_GENLOCK_I_n_3;
  wire VIDEO_REG_I_n_34;
  wire VIDEO_REG_I_n_35;
  wire VIDEO_REG_I_n_36;
  wire VIDEO_REG_I_n_37;
  wire VIDEO_REG_I_n_38;
  wire VIDEO_REG_I_n_39;
  wire VIDEO_REG_I_n_40;
  wire VIDEO_REG_I_n_41;
  wire VIDEO_REG_I_n_42;
  wire VIDEO_REG_I_n_43;
  wire VIDEO_REG_I_n_44;
  wire VIDEO_REG_I_n_45;
  wire VIDEO_REG_I_n_46;
  wire VIDEO_REG_I_n_47;
  wire VIDEO_REG_I_n_48;
  wire VIDEO_REG_I_n_49;
  wire VIDEO_REG_I_n_51;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire datamover_idle;
  wire [15:0]dm_address_reg;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire [0:0]err_i_reg;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_number_i;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err;
  wire fsize_mismatch_err_flag_int;
  wire fsize_mismatch_err_s1;
  wire halt_i0;
  wire halt_i_reg;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_set_i0;
  wire initial_frame;
  wire initial_frame_i_1__0_n_0;
  wire load_new_addr;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mask_fsync_out_i;
  wire mstr_reverse_order;
  wire [1:1]num_fstore_minus1;
  wire out;
  wire p_10_out;
  wire p_12_out;
  wire p_2_out;
  wire p_3_out;
  wire p_9_out;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire [0:0]prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire repeat_frame;
  wire [4:0]repeat_frame_nmbr;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [2:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_out_m_i;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire [4:0]s_h_frame_number;
  wire sig_halt_cmplt_reg;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_m_valid_out_reg;
  wire soft_reset_d1;
  wire stop_i;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d1;
  wire valid_frame_sync_d2;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .Q(s_h_frame_number[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .Q(s_h_frame_number[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .Q(s_h_frame_number[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .Q(s_h_frame_number[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_cdc2dmac_fsync),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .Q(s_h_frame_number[4]),
        .R(SR));
  hdmi_in_axi_vdma_0_0_axi_vdma_cmdsts_if__parameterized0 I_CMDSTS
       (.D({I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73,I_SM_n_74,I_SM_n_75,I_SM_n_76,I_SM_n_77,I_SM_n_78,I_SM_n_79,I_SM_n_80,I_SM_n_81,I_SM_n_82,I_SM_n_83,I_SM_n_84,I_SM_n_85,I_SM_n_86}),
        .E(E),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (fsize_mismatch_err),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (cmnd_wr),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] (I_CMDSTS_n_5),
        .\MASTER_MODE_FRAME_CNT.repeat_frame_reg (I_CMDSTS_n_8),
        .\MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 (repeat_frame),
        .SR(SR),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_decerr_reg_0(dma_decerr_reg_0),
        .dma_slverr_reg(dma_slverr_reg),
        .dma_slverr_reg_0(dma_slverr_reg_0),
        .err_i_reg_0(I_CMDSTS_n_1),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .halted_reg(halted_reg_0),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .p_12_out(p_12_out),
        .p_9_out(p_9_out),
        .s2mm_soft_reset(s2mm_soft_reset),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .stop_i(stop_i),
        .stop_reg(dma_err),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vert_count_reg[0] (s_axis_s2mm_cmd_tvalid),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  hdmi_in_axi_vdma_0_0_axi_vdma_sm__parameterized0 I_SM
       (.CO(VIDEO_REG_I_n_63),
        .D({I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from (drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (fsize_mismatch_err_s1),
        .\GENLOCK_FOR_MASTER.mstr_reverse_order_reg (I_SM_n_87),
        .\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] (s_h_frame_number),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (fsize_mismatch_err),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 (fsize_mismatch_err_flag_int),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (D),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 (dm_address_reg),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (s2mm_valid_video_prmtrs),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] (VIDEO_REG_I_n_34),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] (VIDEO_REG_I_n_35),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] (VIDEO_REG_I_n_36),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] (VIDEO_REG_I_n_37),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] (VIDEO_REG_I_n_38),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] (VIDEO_REG_I_n_39),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] (VIDEO_REG_I_n_40),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] (VIDEO_REG_I_n_41),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] (VIDEO_REG_I_n_42),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] (VIDEO_REG_I_n_43),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] (VIDEO_REG_I_n_44),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] (VIDEO_REG_I_n_45),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] (VIDEO_REG_I_n_46),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] (VIDEO_REG_I_n_47),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] (VIDEO_REG_I_n_48),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (VIDEO_REG_I_n_49),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg (I_SM_n_89),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (VIDEO_GENLOCK_I_n_2),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ),
        .O({VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54}),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .datamover_idle(datamover_idle),
        .dma_err(dma_err),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .err_i_reg(err_i_reg),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .halt_i0(halt_i0),
        .halt_i_reg(halt_i_reg),
        .halted_reg(halted_reg_0),
        .halted_set_i0(halted_set_i0),
        .\hsize_vid_reg[15] (\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ),
        .interr_i_reg(I_CMDSTS_n_1),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mstr_reverse_order(mstr_reverse_order),
        .out(out),
        .p_3_out(p_3_out),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr(s2mm_dmacr[1:0]),
        .s2mm_fsize_less_err_flag_10(s2mm_fsize_less_err_flag_10),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .\s_axis_cmd_tdata_reg[63] ({I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71,I_SM_n_72,I_SM_n_73,I_SM_n_74,I_SM_n_75,I_SM_n_76,I_SM_n_77,I_SM_n_78,I_SM_n_79,I_SM_n_80,I_SM_n_81,I_SM_n_82,I_SM_n_83,I_SM_n_84,I_SM_n_85,I_SM_n_86}),
        .s_axis_cmd_tvalid_reg(cmnd_wr),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .soft_reset_d1(soft_reset_d1),
        .\stride_vid_reg[11] ({VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62}),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67}),
        .\stride_vid_reg[7] ({VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58}),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  hdmi_in_axi_vdma_0_0_axi_vdma_sts_mngr I_STS_MNGR
       (.SR(SR),
        .datamover_idle(datamover_idle),
        .halted_reg(halted_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_SM_n_89),
        .Q(flag_to_repeat_after_fsize_less_err),
        .R(1'b0));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] [4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFF1110000F111)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1__0 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4__0_n_0 ),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I2(\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ),
        .I3(repeat_frame_nmbr[0]),
        .I4(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ),
        .I5(\ptr_ref_i_reg[4] [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000088F888F8)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1__0 
       (.I0(\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ),
        .I1(repeat_frame_nmbr[1]),
        .I2(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0 ),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4__0_n_0 ),
        .I4(\ptr_ref_i_reg[4] [1]),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2 
       (.I0(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1__0 
       (.I0(\ptr_ref_i_reg[4] [2]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ),
        .I2(repeat_frame_nmbr[2]),
        .I3(s2mm_dmacr[2]),
        .I4(repeat_frame),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2 
       (.I0(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8BBB8BBB888)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1__0 
       (.I0(\ptr_ref_i_reg[4] [3]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ),
        .I2(repeat_frame_nmbr[3]),
        .I3(\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0 ),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3 
       (.I0(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3__0 
       (.I0(\ptr_ref_i_reg[4] [4]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ),
        .I2(repeat_frame_nmbr[4]),
        .I3(s2mm_dmacr[2]),
        .I4(repeat_frame),
        .I5(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6__0_n_0 ),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF909090)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4__0 
       (.I0(num_fstore_minus1),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I2(VIDEO_GENLOCK_I_n_3),
        .I3(repeat_frame),
        .I4(s2mm_dmacr[2]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0 
       (.I0(valid_frame_sync_d2),
        .I1(s2mm_dmacr[1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6__0 
       (.I0(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .I1(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .I2(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .I3(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .I4(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1__0_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1__0_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1__0_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1__0_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(prmry_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(frame_number_i),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3__0_n_0 ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(prmry_resetn_i_reg_0));
  LUT3 #(
    .INIT(8'h4F)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(valid_frame_sync_d2),
        .I2(out),
        .O(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_36),
        .Q(repeat_frame_nmbr[0]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_35),
        .Q(repeat_frame_nmbr[1]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_34),
        .Q(repeat_frame_nmbr[2]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_33),
        .Q(repeat_frame_nmbr[3]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_CMDSTS_n_5),
        .D(I_SM_n_32),
        .Q(repeat_frame_nmbr[4]),
        .R(\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_CMDSTS_n_8),
        .Q(repeat_frame),
        .R(1'b0));
  FDRE \MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(s2mm_tstvect_fsync),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(valid_frame_sync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d1),
        .Q(valid_frame_sync_d2),
        .R(SR));
  hdmi_in_axi_vdma_0_0_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (VIDEO_GENLOCK_I_n_2),
        .\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_1 (VIDEO_GENLOCK_I_n_3),
        .\GENLOCK_FOR_MASTER.mstr_reverse_order_reg_2 (I_SM_n_87),
        .\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] (\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] ),
        .Q(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mstr_reverse_order(mstr_reverse_order),
        .num_fstore_minus1(num_fstore_minus1),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  hdmi_in_axi_vdma_0_0_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_63),
        .E(frame_number_i),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1:0]),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .O({VIDEO_REG_I_n_51,VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54}),
        .Q(Q),
        .SR(SR),
        .\dm_address_reg[11] ({VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62}),
        .\dm_address_reg[15] ({VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67}),
        .\dm_address_reg[15]_0 (dm_address_reg),
        .\dm_address_reg[19] (VIDEO_REG_I_n_34),
        .\dm_address_reg[19]_0 (VIDEO_REG_I_n_35),
        .\dm_address_reg[19]_1 (VIDEO_REG_I_n_36),
        .\dm_address_reg[19]_2 (VIDEO_REG_I_n_37),
        .\dm_address_reg[23] (VIDEO_REG_I_n_38),
        .\dm_address_reg[23]_0 (VIDEO_REG_I_n_39),
        .\dm_address_reg[23]_1 (VIDEO_REG_I_n_40),
        .\dm_address_reg[23]_2 (VIDEO_REG_I_n_41),
        .\dm_address_reg[27] (VIDEO_REG_I_n_42),
        .\dm_address_reg[27]_0 (VIDEO_REG_I_n_43),
        .\dm_address_reg[27]_1 (VIDEO_REG_I_n_44),
        .\dm_address_reg[27]_2 (VIDEO_REG_I_n_45),
        .\dm_address_reg[31] (VIDEO_REG_I_n_46),
        .\dm_address_reg[31]_0 (VIDEO_REG_I_n_47),
        .\dm_address_reg[31]_1 (VIDEO_REG_I_n_48),
        .\dm_address_reg[31]_2 (VIDEO_REG_I_n_49),
        .\dm_address_reg[7] ({VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58}),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .\num_fstore_minus1_reg[1] (\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4__0_n_0 ),
        .out(out),
        .p_10_out(p_10_out),
        .p_2_out(p_2_out),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr[1]),
        .s2mm_dmasr(s2mm_dmasr),
        .\stride_vid_reg[0] (s2mm_valid_video_prmtrs),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1__0
       (.I0(initial_frame),
        .I1(s2mm_cdc2dmac_fsync),
        .I2(out),
        .I3(s2mm_dmasr),
        .O(initial_frame_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1__0_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(SR));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(s2mm_stop),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_if" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reg_if
   (D,
    out,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    dmacr_i,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    p_15_out,
    s2mm_axi2ip_wrce,
    p_14_out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    prmtr_updt_complete_i_reg,
    prmtr_updt_complete_i_reg_0,
    ioc_irq_reg,
    dly_irq_reg,
    dma_interr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    p_82_out,
    s2mm_ip2axi_introut,
    Q,
    \ptr_ref_i_reg[4] ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    p_75_out,
    mm2s_prmry_resetn,
    stop,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    \reg_module_hsize_reg[0] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \reg_module_hsize_reg[3] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \reg_module_hsize_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[7] ,
    \reg_module_hsize_reg[8] ,
    \reg_module_hsize_reg[9] ,
    \reg_module_hsize_reg[10] ,
    \reg_module_hsize_reg[11] ,
    \reg_module_hsize_reg[12] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    p_74_out,
    dma_interr_reg_0,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    err_irq_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ,
    ch1_irqdelay_status,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    s2mm_dmacr,
    ch2_irqdelay_status,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ,
    lsize_err_reg_0,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ,
    ioc_irq_reg_2,
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ,
    dly_irq_reg_2,
    err_irq_reg_0,
    lsize_more_err_reg_0,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ,
    s2mm_soft_reset,
    s2mm_prmry_resetn,
    \reg_module_hsize_reg[15]_0 ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ,
    mm2s_ioc_irq_set,
    ch1_dly_irq_set,
    s2mm_dma_interr_set_minus_frame_errors,
    s2mm_fsize_more_or_sof_late,
    fsize_mismatch_err,
    dma_interr_reg_1,
    lsize_mismatch_err,
    s2mm_ioc_irq_set,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_bready,
    s_axi_lite_rready,
    s_axi_lite_araddr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ,
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 );
  output [31:0]D;
  output [1:0]out;
  output [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  output mm2s_introut;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output [0:0]dmacr_i;
  output [8:0]mm2s_axi2ip_wrce;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output [28:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  output p_15_out;
  output [9:0]s2mm_axi2ip_wrce;
  output p_14_out;
  output [28:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output prmtr_updt_complete_i_reg;
  output prmtr_updt_complete_i_reg_0;
  output ioc_irq_reg;
  output dly_irq_reg;
  output dma_interr_reg;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input p_82_out;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\ptr_ref_i_reg[4] ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input [17:0]p_75_out;
  input mm2s_prmry_resetn;
  input stop;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input \reg_module_hsize_reg[0] ;
  input [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input \reg_module_hsize_reg[3] ;
  input [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input \reg_module_hsize_reg[4] ;
  input \reg_module_hsize_reg[5] ;
  input \reg_module_hsize_reg[6] ;
  input \reg_module_hsize_reg[7] ;
  input \reg_module_hsize_reg[8] ;
  input \reg_module_hsize_reg[9] ;
  input \reg_module_hsize_reg[10] ;
  input \reg_module_hsize_reg[11] ;
  input \reg_module_hsize_reg[12] ;
  input [18:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [2:0]\reg_module_hsize_reg[15] ;
  input [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input p_74_out;
  input dma_interr_reg_0;
  input [4:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input err_irq_reg;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  input [7:0]ch1_irqdelay_status;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [18:0]s2mm_dmacr;
  input [7:0]ch2_irqdelay_status;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  input \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ;
  input [2:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ;
  input lsize_err_reg_0;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ;
  input [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ;
  input [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ;
  input ioc_irq_reg_2;
  input [2:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ;
  input dly_irq_reg_2;
  input err_irq_reg_0;
  input lsize_more_err_reg_0;
  input [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ;
  input \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ;
  input s2mm_soft_reset;
  input s2mm_prmry_resetn;
  input [2:0]\reg_module_hsize_reg[15]_0 ;
  input [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  input [2:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ;
  input mm2s_ioc_irq_set;
  input ch1_dly_irq_set;
  input s2mm_dma_interr_set_minus_frame_errors;
  input s2mm_fsize_more_or_sof_late;
  input fsize_mismatch_err;
  input dma_interr_reg_1;
  input lsize_mismatch_err;
  input s2mm_ioc_irq_set;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;

  wire [31:0]D;
  wire \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ;
  wire [2:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [31:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ;
  wire [31:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ;
  wire [28:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ;
  wire [2:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ;
  wire [18:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ;
  wire [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ;
  wire [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [4:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ;
  wire [28:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [2:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [4:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [2:0]\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  wire [4:0]Q;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dly_irq_reg_2;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg;
  wire [0:0]dmacr_i;
  wire err_irq_reg;
  wire err_irq_reg_0;
  wire fsize_mismatch_err;
  wire [28:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire ioc_irq_reg_2;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_prmry_resetn;
  wire [1:0]out;
  wire p_14_out;
  wire p_15_out;
  wire p_74_out;
  wire [17:0]p_75_out;
  wire p_82_out;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire [4:0]\ptr_ref_i_reg[4] ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[10] ;
  wire \reg_module_hsize_reg[11] ;
  wire \reg_module_hsize_reg[12] ;
  wire [2:0]\reg_module_hsize_reg[15] ;
  wire [2:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[3] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire \reg_module_hsize_reg[7] ;
  wire \reg_module_hsize_reg[8] ;
  wire \reg_module_hsize_reg[9] ;
  wire [9:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [18:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;

  hdmi_in_axi_vdma_0_0_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] ),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] (s2mm_axi2ip_wrce[1]),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_3 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_4 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_5 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_7 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_6 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_1 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] (s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] (s2mm_ip2axi_frame_store_cdc_tig),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] (\M_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 (\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_irqdelay_status(ch1_irqdelay_status),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_irqdelay_status(ch2_irqdelay_status),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .dly_irq_reg_1(dly_irq_reg_1),
        .dly_irq_reg_2(dly_irq_reg_2),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(s2mm_axi2ip_wrce[2]),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_interr_reg_2(dma_interr_reg_1),
        .dma_slverr_reg(dma_slverr_reg),
        .dmacr_i(dmacr_i),
        .err_irq_reg(err_irq_reg),
        .err_irq_reg_0(err_irq_reg_0),
        .fsize_mismatch_err(fsize_mismatch_err),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .ioc_irq_reg_1(ioc_irq_reg_1),
        .ioc_irq_reg_2(ioc_irq_reg_2),
        .lsize_err_reg(lsize_err_reg),
        .lsize_err_reg_0(lsize_err_reg_0),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_err_reg_0(lsize_more_err_reg_0),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(out),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_74_out(p_74_out),
        .p_75_out(p_75_out),
        .prmry_reset2(prmry_reset2),
        .prmry_reset2_0(prmry_reset2_0),
        .prmtr_updt_complete_i_reg(prmtr_updt_complete_i_reg),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg_0),
        .\reg_module_hsize_reg[0] (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[10] (\reg_module_hsize_reg[10] ),
        .\reg_module_hsize_reg[11] (\reg_module_hsize_reg[11] ),
        .\reg_module_hsize_reg[12] (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15]_0 ),
        .\reg_module_hsize_reg[3] (\reg_module_hsize_reg[3] ),
        .\reg_module_hsize_reg[4] (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5] (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6] (\reg_module_hsize_reg[6] ),
        .\reg_module_hsize_reg[7] (\reg_module_hsize_reg[7] ),
        .\reg_module_hsize_reg[8] (\reg_module_hsize_reg[8] ),
        .\reg_module_hsize_reg[9] (\reg_module_hsize_reg[9] ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[9:3],s2mm_axi2ip_wrce[0]}),
        .s2mm_dma_interr_set_minus_frame_errors(s2mm_dma_interr_set_minus_frame_errors),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsize_more_or_sof_late(s2mm_fsize_more_or_sof_late),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized8 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .p_82_out(p_82_out),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized9 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\ptr_ref_i_reg[4] [4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] [0]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] [1]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] [2]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] [3]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] [4]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reg_module
   (p_75_out,
    p_81_out,
    out,
    reset_counts,
    p_74_out,
    err_d1_reg,
    err_d1_reg_0,
    err_d1_reg_1,
    ioc_irq_reg,
    dly_irq_reg,
    p_82_out,
    p_71_out,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    ch1_delay_zero,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    p_13_out,
    Q,
    E,
    err_irq_reg,
    \dmacr_i_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \vsize_vid_reg[12] ,
    \stride_vid_reg[15] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    s_axis_cmd_tvalid_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    dmacr_i,
    m_axi_mm2s_aclk,
    SR,
    mm2s_axi2ip_wrce,
    D,
    \dmacr_i_reg[2] ,
    in0,
    reset_counts_reg,
    halted_clr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    mm2s_halt_cmplt,
    halt_reset,
    prmry_in,
    p_54_out,
    ch1_delay_cnt_en,
    p_21_out,
    ch1_dly_irq_set,
    mask_fsync_out_i,
    p_51_out,
    prmry_resetn_i_reg,
    p_28_out,
    p_49_out,
    mm2s_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ,
    initial_frame,
    stop,
    prmtr_update_complete,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [18:0]p_75_out;
  output p_81_out;
  output [31:0]out;
  output reset_counts;
  output p_74_out;
  output err_d1_reg;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output ioc_irq_reg;
  output dly_irq_reg;
  output p_82_out;
  output p_71_out;
  output s_soft_reset_i0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output ch1_delay_zero;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  output p_13_out;
  output [4:0]Q;
  output [0:0]E;
  output err_irq_reg;
  output \dmacr_i_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\stride_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  output [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input [0:0]dmacr_i;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [8:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input \dmacr_i_reg[2] ;
  input [28:0]in0;
  input reset_counts_reg;
  input halted_clr_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  input mm2s_halt_cmplt;
  input halt_reset;
  input prmry_in;
  input p_54_out;
  input ch1_delay_cnt_en;
  input p_21_out;
  input ch1_dly_irq_set;
  input mask_fsync_out_i;
  input p_51_out;
  input prmry_resetn_i_reg;
  input p_28_out;
  input p_49_out;
  input mm2s_ioc_irq_set;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ;
  input initial_frame;
  input stop;
  input prmtr_update_complete;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_DMA_REGISTER_n_20;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire decerr_i_reg;
  wire dly_irq_reg;
  wire [0:0]dmacr_i;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_d1_reg;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_clr_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [28:0]in0;
  wire initial_frame;
  wire ioc_irq_reg;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [8:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire mm2s_ioc_irq_set;
  wire [31:0]out;
  wire p_13_out;
  wire p_21_out;
  wire p_28_out;
  wire p_49_out;
  wire p_51_out;
  wire p_54_out;
  wire p_71_out;
  wire p_74_out;
  wire [18:0]p_75_out;
  wire p_81_out;
  wire p_82_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire reset_counts;
  wire reset_counts_reg;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire stop;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  hdmi_in_axi_vdma_0_0_axi_vdma_regdirect_35 \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ),
        .\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] (I_DMA_REGISTER_n_20),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .SR(SR),
        .\dmacr_i_reg[2] (p_81_out),
        .halted_reg(p_74_out),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[8:3]),
        .p_28_out(p_28_out),
        .p_71_out(p_71_out),
        .p_75_out(p_75_out[1:0]),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .stop(stop),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  hdmi_in_axi_vdma_0_0_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:12],D[6:4],D[1]}),
        .E(E),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] (reset_counts),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (I_DMA_REGISTER_n_20),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] (\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .Q(Q),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .decerr_i_reg(decerr_i_reg),
        .dly_irq_reg_0(dly_irq_reg),
        .dmacr_i(dmacr_i),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .err_d1_reg_0(err_d1_reg),
        .err_d1_reg_1(err_d1_reg_0),
        .err_d1_reg_2(err_d1_reg_1),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_clr_reg(halted_clr_reg),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .p_13_out(p_13_out),
        .p_21_out(p_21_out),
        .p_28_out(p_28_out),
        .p_49_out(p_49_out),
        .p_51_out(p_51_out),
        .p_54_out(p_54_out),
        .p_75_out(p_75_out),
        .p_82_out(p_82_out),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .reset_counts_reg_0(reset_counts_reg),
        .s_axis_cmd_tvalid_reg(p_74_out),
        .s_axis_cmd_tvalid_reg_0(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0),
        .slverr_i_reg(slverr_i_reg),
        .soft_reset_d1_reg(p_81_out));
  hdmi_in_axi_vdma_0_0_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[28:13],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ,in0[12:1],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,in0[0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reg_module__parameterized0
   (s2mm_dmacr,
    s2mm_soft_reset,
    out,
    reset_counts,
    irqdelay_wren_i,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    err_d1_reg,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    err_irq_reg,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ,
    err_d1_reg_0,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    ch2_delay_zero,
    p_6_out,
    Q,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    \vsize_vid_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    s_axis_cmd_tvalid_reg,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    prmry_in_xored,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ,
    m_axi_s2mm_aclk,
    SR,
    s2mm_axi2ip_wrce,
    D,
    \dmacr_i_reg[2] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ,
    reset_counts_reg,
    p_15_out,
    p_14_out,
    halted_clr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    s2mm_halt_cmplt,
    halt_reset,
    prmry_in,
    prmry_resetn_i_reg,
    ch2_dly_irq_set,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    s2mm_stop,
    s2mm_ioc_irq_set,
    s2mm_valid_video_prmtrs,
    mask_fsync_out_i,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ,
    initial_frame,
    repeat_frame,
    p_in_d1_cdc_from,
    ch2_delay_cnt_en,
    s2mm_cdc2dmac_fsync,
    s2mm_packet_sof,
    prmtr_update_complete,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [21:0]s2mm_dmacr;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output irqdelay_wren_i;
  output [0:0]s2mm_dmasr;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  output err_d1_reg;
  output \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] ;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output err_irq_reg;
  output \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ;
  output err_d1_reg_0;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  output ch2_delay_zero;
  output p_6_out;
  output [2:0]Q;
  output \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  output [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  output [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ;
  output [15:0]\stride_vid_reg[15] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [12:0]\vsize_vid_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ;
  output [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [0:0]s_axis_cmd_tvalid_reg;
  output \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  output prmry_in_xored;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [9:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input \dmacr_i_reg[2] ;
  input [28:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  input reset_counts_reg;
  input p_15_out;
  input p_14_out;
  input halted_clr_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  input s2mm_halt_cmplt;
  input halt_reset;
  input prmry_in;
  input prmry_resetn_i_reg;
  input ch2_dly_irq_set;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input s2mm_stop;
  input s2mm_ioc_irq_set;
  input s2mm_valid_video_prmtrs;
  input mask_fsync_out_i;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  input initial_frame;
  input repeat_frame;
  input p_in_d1_cdc_from;
  input ch2_delay_cnt_en;
  input s2mm_cdc2dmac_fsync;
  input s2mm_packet_sof;
  input prmtr_update_complete;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [31:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire [28:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_101 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_102 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_103 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_DMA_REGISTER_n_49;
  wire I_DMA_REGISTER_n_50;
  wire I_DMA_REGISTER_n_51;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [2:0]Q;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_irq_set;
  wire decerr_i_reg;
  wire dly_irq_reg;
  wire \dmacr_i_reg[2] ;
  wire err_d1_reg;
  wire err_d1_reg_0;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_clr_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire initial_frame;
  wire ioc_irq_reg;
  wire irqdelay_wren_i;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire [31:0]out;
  wire p_14_out;
  wire p_15_out;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_in_xored;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg;
  wire [9:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [21:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt_cmplt;
  wire s2mm_ioc_irq_set;
  wire s2mm_ip2axi_introut;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_video_prmtrs;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  hdmi_in_axi_vdma_0_0_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_101 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_102 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_103 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .SR(SR),
        .halted_reg(s2mm_dmasr),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[9:4]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .\stride_vid_reg[15] (\stride_vid_reg[15] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ));
  hdmi_in_axi_vdma_0_0_axi_vdma_register__parameterized0 I_DMA_REGISTER
       (.D({D[31:12],D[6:0]}),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0 (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (s2mm_dmasr),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1:0]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_101 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_102 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 (\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_103 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] (\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_zero(ch2_delay_zero),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .decerr_i_reg(decerr_i_reg),
        .dly_irq_reg_0(dly_irq_reg),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2] ),
        .err_d1_reg_0(err_d1_reg),
        .err_d1_reg_1(err_d1_reg_0),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_clr_reg(halted_clr_reg),
        .in0({I_DMA_REGISTER_n_49,I_DMA_REGISTER_n_50,I_DMA_REGISTER_n_51}),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .irqdelay_wren_i(irqdelay_wren_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mask_fsync_out_i(mask_fsync_out_i),
        .p_14_out(p_14_out),
        .p_15_out(p_15_out),
        .p_6_out(p_6_out),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .repeat_frame(repeat_frame),
        .reset_counts(reset_counts),
        .reset_counts_reg_0(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0),
        .slverr_i_reg(slverr_i_reg),
        .soft_reset_d1_reg(s2mm_soft_reset));
  hdmi_in_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0 LITE_READ_MUX_I
       (.in0({\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [28:4],I_DMA_REGISTER_n_49,I_DMA_REGISTER_n_50,I_DMA_REGISTER_n_51,\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] [3:0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reg_mux__parameterized0
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_regdirect
   (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ,
    \stride_vid_reg[15] ,
    \hsize_vid_reg[15] ,
    \vsize_vid_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ,
    prmry_in_xored,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    m_axi_s2mm_aclk,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ,
    p_in_d1_cdc_from,
    halted_reg,
    prmry_resetn_i_reg,
    prmtr_update_complete,
    s2mm_cdc2dmac_fsync,
    SR,
    s2mm_axi2ip_wrce,
    D);
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  output [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  output [15:0]\stride_vid_reg[15] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [12:0]\vsize_vid_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ;
  output prmry_in_xored;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  input m_axi_s2mm_aclk;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  input p_in_d1_cdc_from;
  input halted_reg;
  input prmry_resetn_i_reg;
  input prmtr_update_complete;
  input s2mm_cdc2dmac_fsync;
  input [0:0]SR;
  input [5:0]s2mm_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [0:0]SR;
  wire halted_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire ip2axi_rddata_int_inferred_i_76__0_n_0;
  wire ip2axi_rddata_int_inferred_i_77__0_n_0;
  wire ip2axi_rddata_int_inferred_i_78__0_n_0;
  wire ip2axi_rddata_int_inferred_i_79__0_n_0;
  wire ip2axi_rddata_int_inferred_i_80__0_n_0;
  wire ip2axi_rddata_int_inferred_i_81_n_0;
  wire ip2axi_rddata_int_inferred_i_82_n_0;
  wire ip2axi_rddata_int_inferred_i_83_n_0;
  wire ip2axi_rddata_int_inferred_i_84_n_0;
  wire ip2axi_rddata_int_inferred_i_85_n_0;
  wire ip2axi_rddata_int_inferred_i_86_n_0;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [5:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_prmtr_updt_complete;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__15 
       (.I0(s2mm_prmtr_updt_complete),
        .I1(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [9]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\stride_vid_reg[15] [0]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\stride_vid_reg[15] [10]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\stride_vid_reg[15] [11]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\stride_vid_reg[15] [12]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\stride_vid_reg[15] [13]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\stride_vid_reg[15] [14]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\stride_vid_reg[15] [15]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\stride_vid_reg[15] [1]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\stride_vid_reg[15] [2]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\stride_vid_reg[15] [3]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\stride_vid_reg[15] [4]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\stride_vid_reg[15] [5]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\stride_vid_reg[15] [6]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\stride_vid_reg[15] [7]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\stride_vid_reg[15] [8]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\stride_vid_reg[15] [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00203020)) 
    \VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0 
       (.I0(s2mm_prmtr_updt_complete),
        .I1(halted_reg),
        .I2(prmry_resetn_i_reg),
        .I3(prmtr_update_complete),
        .I4(s2mm_cdc2dmac_fsync),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_34__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [31]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [31]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [31]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_36__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [30]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [30]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [30]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] ));
  LUT6 #(
    .INIT(64'hD3D3F3FFDFDFF3FF)) 
    ip2axi_rddata_int_inferred_i_37__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [29]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [29]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [29]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_38__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [28]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [28]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [28]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_39__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [27]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [27]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [27]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_40__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [26]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [26]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [26]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] ));
  LUT6 #(
    .INIT(64'hD3D3F3FFDFDFF3FF)) 
    ip2axi_rddata_int_inferred_i_41__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [25]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [25]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [25]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_42__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [24]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [24]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [24]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] ));
  LUT6 #(
    .INIT(64'hD3D3F3FFDFDFF3FF)) 
    ip2axi_rddata_int_inferred_i_43__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [23]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [23]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [23]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_44__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [22]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [22]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [22]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] ));
  LUT6 #(
    .INIT(64'hD3D3F3FFDFDFF3FF)) 
    ip2axi_rddata_int_inferred_i_45__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [21]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [21]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [21]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_46__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [20]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [20]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [20]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] ));
  LUT6 #(
    .INIT(64'hD3D3F3FFDFDFF3FF)) 
    ip2axi_rddata_int_inferred_i_47__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [19]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [19]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [19]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_48__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [18]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [18]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [18]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] ));
  LUT6 #(
    .INIT(64'hD3D3F3FFDFDFF3FF)) 
    ip2axi_rddata_int_inferred_i_49__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [17]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [17]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [17]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] ));
  LUT6 #(
    .INIT(64'hD3DFF3F3D3DFFFFF)) 
    ip2axi_rddata_int_inferred_i_50__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [16]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [16]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [16]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_54__0
       (.I0(ip2axi_rddata_int_inferred_i_76__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [12]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ));
  LUT6 #(
    .INIT(64'hD1DDD1D1D1DDDDDD)) 
    ip2axi_rddata_int_inferred_i_55__0
       (.I0(ip2axi_rddata_int_inferred_i_77__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [11]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_57__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .I1(\stride_vid_reg[15] [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [10]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_59__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .I1(\stride_vid_reg[15] [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [9]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_60__0
       (.I0(ip2axi_rddata_int_inferred_i_78__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [8]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_61__0
       (.I0(ip2axi_rddata_int_inferred_i_79__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] ));
  LUT6 #(
    .INIT(64'hD1DDD1D1D1DDDDDD)) 
    ip2axi_rddata_int_inferred_i_62__0
       (.I0(ip2axi_rddata_int_inferred_i_80__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ));
  LUT6 #(
    .INIT(64'hD1DDD1D1D1DDDDDD)) 
    ip2axi_rddata_int_inferred_i_63__0
       (.I0(ip2axi_rddata_int_inferred_i_81_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_64__0
       (.I0(ip2axi_rddata_int_inferred_i_82_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_65__0
       (.I0(ip2axi_rddata_int_inferred_i_83_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_67__0
       (.I0(ip2axi_rddata_int_inferred_i_84_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] ));
  LUT6 #(
    .INIT(64'hD1DDD1D1D1DDDDDD)) 
    ip2axi_rddata_int_inferred_i_69__0
       (.I0(ip2axi_rddata_int_inferred_i_85_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [1]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] ));
  LUT6 #(
    .INIT(64'hD1D1D1DDDDDDD1DD)) 
    ip2axi_rddata_int_inferred_i_72__0
       (.I0(ip2axi_rddata_int_inferred_i_86_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_76__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .I1(\stride_vid_reg[15] [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [12]),
        .O(ip2axi_rddata_int_inferred_i_76__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_77__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .I1(\stride_vid_reg[15] [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [11]),
        .O(ip2axi_rddata_int_inferred_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_78__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .I1(\stride_vid_reg[15] [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [8]),
        .O(ip2axi_rddata_int_inferred_i_78__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_79__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .I1(\stride_vid_reg[15] [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [7]),
        .O(ip2axi_rddata_int_inferred_i_79__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_80__0
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .I1(\stride_vid_reg[15] [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [6]),
        .O(ip2axi_rddata_int_inferred_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_81
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .I1(\stride_vid_reg[15] [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [5]),
        .O(ip2axi_rddata_int_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_82
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .I1(\stride_vid_reg[15] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [4]),
        .O(ip2axi_rddata_int_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_83
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .I1(\stride_vid_reg[15] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [3]),
        .O(ip2axi_rddata_int_inferred_i_83_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_84
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .I1(\stride_vid_reg[15] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [2]),
        .O(ip2axi_rddata_int_inferred_i_84_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_85
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .I1(\stride_vid_reg[15] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [1]),
        .O(ip2axi_rddata_int_inferred_i_85_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ip2axi_rddata_int_inferred_i_86
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .I1(\stride_vid_reg[15] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [1]),
        .I3(\hsize_vid_reg[15] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] [0]),
        .I5(\vsize_vid_reg[12] [0]),
        .O(ip2axi_rddata_int_inferred_i_86_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\hsize_vid_reg[15] [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\hsize_vid_reg[15] [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\hsize_vid_reg[15] [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\hsize_vid_reg[15] [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\hsize_vid_reg[15] [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\hsize_vid_reg[15] [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\hsize_vid_reg[15] [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\hsize_vid_reg[15] [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\hsize_vid_reg[15] [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\hsize_vid_reg[15] [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\hsize_vid_reg[15] [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\hsize_vid_reg[15] [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\hsize_vid_reg[15] [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\hsize_vid_reg[15] [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\hsize_vid_reg[15] [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\hsize_vid_reg[15] [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\vsize_vid_reg[12] [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\vsize_vid_reg[12] [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\vsize_vid_reg[12] [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\vsize_vid_reg[12] [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\vsize_vid_reg[12] [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\vsize_vid_reg[12] [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\vsize_vid_reg[12] [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\vsize_vid_reg[12] [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\vsize_vid_reg[12] [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\vsize_vid_reg[12] [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\vsize_vid_reg[12] [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\vsize_vid_reg[12] [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\vsize_vid_reg[12] [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_regdirect_35
   (p_71_out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \vsize_vid_reg[12] ,
    \stride_vid_reg[15] ,
    in0,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    SR,
    p_75_out,
    m_axi_mm2s_aclk,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ,
    \dmacr_i_reg[2] ,
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ,
    stop,
    prmry_resetn_i_reg,
    halted_reg,
    prmtr_update_complete,
    p_28_out,
    mm2s_axi2ip_wrce,
    D);
  output p_71_out;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  output [15:0]\hsize_vid_reg[15] ;
  output [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [12:0]\vsize_vid_reg[12] ;
  output [15:0]\stride_vid_reg[15] ;
  output [2:0]in0;
  output [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  output [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input [0:0]SR;
  input [1:0]p_75_out;
  input m_axi_mm2s_aclk;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  input \dmacr_i_reg[2] ;
  input \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ;
  input stop;
  input prmry_resetn_i_reg;
  input halted_reg;
  input prmtr_update_complete;
  input p_28_out;
  input [5:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  wire \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [0:0]SR;
  wire \dmacr_i_reg[2] ;
  wire halted_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [2:0]in0;
  wire ip2axi_rddata_int_inferred_i_51_n_0;
  wire ip2axi_rddata_int_inferred_i_74_n_0;
  wire ip2axi_rddata_int_inferred_i_75_n_0;
  wire ip2axi_rddata_int_inferred_i_79_n_0;
  wire ip2axi_rddata_int_inferred_i_80_n_0;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  wire p_28_out;
  wire p_70_out;
  wire p_71_out;
  wire [1:0]p_75_out;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire regdir_idle_i_i_1_n_0;
  wire run_stop_d1;
  wire stop;
  wire [15:0]\stride_vid_reg[15] ;
  wire [12:0]\vsize_vid_reg[12] ;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [9]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\stride_vid_reg[15] [0]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\stride_vid_reg[15] [10]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\stride_vid_reg[15] [11]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\stride_vid_reg[15] [12]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\stride_vid_reg[15] [13]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\stride_vid_reg[15] [14]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\stride_vid_reg[15] [15]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\stride_vid_reg[15] [1]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\stride_vid_reg[15] [2]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\stride_vid_reg[15] [3]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\stride_vid_reg[15] [4]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\stride_vid_reg[15] [5]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\stride_vid_reg[15] [6]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\stride_vid_reg[15] [7]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\stride_vid_reg[15] [8]),
        .R(SR));
  FDRE \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\stride_vid_reg[15] [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00203020)) 
    \VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(p_70_out),
        .I1(halted_reg),
        .I2(prmry_resetn_i_reg),
        .I3(prmtr_update_complete),
        .I4(p_28_out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(ip2axi_rddata_int_inferred_i_51_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .I2(\GEN_NOSYNCEN_BIT.dmacr_i_reg[15] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3]_0 ),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [2]),
        .I4(ip2axi_rddata_int_inferred_i_74_n_0),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [1]),
        .I4(ip2axi_rddata_int_inferred_i_75_n_0),
        .O(in0[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] [15]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I2(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .O(ip2axi_rddata_int_inferred_i_51_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(\hsize_vid_reg[15] [12]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [12]),
        .I5(\stride_vid_reg[15] [12]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(\hsize_vid_reg[15] [11]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [11]),
        .I5(\stride_vid_reg[15] [11]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(\hsize_vid_reg[15] [10]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [10]),
        .I5(\stride_vid_reg[15] [10]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(\hsize_vid_reg[15] [9]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [9]),
        .I5(\stride_vid_reg[15] [9]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(\hsize_vid_reg[15] [8]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [8]),
        .I5(\stride_vid_reg[15] [8]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(\hsize_vid_reg[15] [7]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [7]),
        .I5(\stride_vid_reg[15] [7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(\hsize_vid_reg[15] [6]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [6]),
        .I5(\stride_vid_reg[15] [6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(\hsize_vid_reg[15] [5]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [5]),
        .I5(\stride_vid_reg[15] [5]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(\hsize_vid_reg[15] [4]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [4]),
        .I5(\stride_vid_reg[15] [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(\hsize_vid_reg[15] [3]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [3]),
        .I5(\stride_vid_reg[15] [3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(ip2axi_rddata_int_inferred_i_79_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(\dmacr_i_reg[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_74_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_75
       (.I0(ip2axi_rddata_int_inferred_i_80_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .I2(p_75_out[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_75_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_77
       (.I0(\hsize_vid_reg[15] [0]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [0]),
        .I5(\stride_vid_reg[15] [0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_79
       (.I0(\hsize_vid_reg[15] [2]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [2]),
        .I5(\stride_vid_reg[15] [2]),
        .O(ip2axi_rddata_int_inferred_i_79_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_80
       (.I0(\hsize_vid_reg[15] [1]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] [0]),
        .I4(\vsize_vid_reg[12] [1]),
        .I5(\stride_vid_reg[15] [1]),
        .O(ip2axi_rddata_int_inferred_i_80_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .Q(p_70_out),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\hsize_vid_reg[15] [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\hsize_vid_reg[15] [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\hsize_vid_reg[15] [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\hsize_vid_reg[15] [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\hsize_vid_reg[15] [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\hsize_vid_reg[15] [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\hsize_vid_reg[15] [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\hsize_vid_reg[15] [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\hsize_vid_reg[15] [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\hsize_vid_reg[15] [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\hsize_vid_reg[15] [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\hsize_vid_reg[15] [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\hsize_vid_reg[15] [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\hsize_vid_reg[15] [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\hsize_vid_reg[15] [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\hsize_vid_reg[15] [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\vsize_vid_reg[12] [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\vsize_vid_reg[12] [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\vsize_vid_reg[12] [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\vsize_vid_reg[12] [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\vsize_vid_reg[12] [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\vsize_vid_reg[12] [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\vsize_vid_reg[12] [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\vsize_vid_reg[12] [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\vsize_vid_reg[12] [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\vsize_vid_reg[12] [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\vsize_vid_reg[12] [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\vsize_vid_reg[12] [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\vsize_vid_reg[12] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFCF8AFFFFFFFF)) 
    regdir_idle_i_i_1
       (.I0(p_71_out),
        .I1(run_stop_d1),
        .I2(p_75_out[0]),
        .I3(p_70_out),
        .I4(stop),
        .I5(prmry_resetn_i_reg),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(p_71_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_75_out[0]),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_register
   (p_75_out,
    soft_reset_d1_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ,
    s_axis_cmd_tvalid_reg,
    err_d1_reg_0,
    err_d1_reg_1,
    err_d1_reg_2,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    p_82_out,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ,
    ch1_delay_zero,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ,
    p_13_out,
    Q,
    E,
    err_irq_reg_0,
    \dmacr_i_reg[0]_0 ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    s_axis_cmd_tvalid_reg_0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ,
    dmacr_i,
    m_axi_mm2s_aclk,
    SR,
    mm2s_axi2ip_wrce,
    D,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    halted_clr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    mm2s_halt_cmplt,
    halt_reset,
    prmry_in,
    p_54_out,
    ch1_delay_cnt_en,
    p_21_out,
    ch1_dly_irq_set,
    mask_fsync_out_i,
    p_51_out,
    prmry_resetn_i_reg,
    p_28_out,
    p_49_out,
    mm2s_ioc_irq_set,
    initial_frame,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [18:0]p_75_out;
  output soft_reset_d1_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  output s_axis_cmd_tvalid_reg;
  output err_d1_reg_0;
  output err_d1_reg_1;
  output err_d1_reg_2;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output p_82_out;
  output s_soft_reset_i0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  output ch1_delay_zero;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  output p_13_out;
  output [4:0]Q;
  output [0:0]E;
  output err_irq_reg_0;
  output \dmacr_i_reg[0]_0 ;
  output [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [0:0]s_axis_cmd_tvalid_reg_0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1 ;
  output [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  input [0:0]dmacr_i;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [23:0]D;
  input \dmacr_i_reg[2]_0 ;
  input reset_counts_reg_0;
  input halted_clr_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input mm2s_halt_cmplt;
  input halt_reset;
  input prmry_in;
  input p_54_out;
  input ch1_delay_cnt_en;
  input p_21_out;
  input ch1_dly_irq_set;
  input mask_fsync_out_i;
  input p_51_out;
  input prmry_resetn_i_reg;
  input p_28_out;
  input p_49_out;
  input mm2s_ioc_irq_set;
  input initial_frame;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [23:0]D;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire decerr_i_reg;
  wire dly_irq_reg_0;
  wire [0:0]dmacr_i;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire err;
  wire err_d1;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_d1_reg_2;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_clr_reg;
  wire initial_frame;
  wire introut01_out;
  wire introut_i_1_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i;
  wire irqthresh_wren_i;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire [1:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire mm2s_ioc_irq_set;
  wire p_13_out;
  wire p_1_in;
  wire p_21_out;
  wire p_28_out;
  wire p_49_out;
  wire p_51_out;
  wire p_54_out;
  wire [18:0]p_75_out;
  wire p_82_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire reset_counts_reg_0;
  wire s_axis_cmd_tvalid_reg;
  wire [0:0]s_axis_cmd_tvalid_reg_0;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire soft_reset_d1_reg;

  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(p_75_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(p_75_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(p_75_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(p_75_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(p_75_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(p_75_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(p_75_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(p_75_out[18]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[16]),
        .I1(p_75_out[11]),
        .I2(D[17]),
        .I3(p_75_out[12]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[20]),
        .I1(p_75_out[15]),
        .I2(D[21]),
        .I3(p_75_out[16]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(p_75_out[18]),
        .I1(D[23]),
        .I2(p_75_out[17]),
        .I3(D[22]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5 
       (.I0(p_75_out[14]),
        .I1(D[19]),
        .I2(p_75_out[13]),
        .I3(D[18]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1_n_0 ),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(p_75_out[3]),
        .S(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(p_75_out[4]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(p_75_out[5]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(p_75_out[6]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(p_75_out[7]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(p_75_out[8]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(p_75_out[9]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(p_75_out[10]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[8]),
        .I1(p_75_out[3]),
        .I2(D[9]),
        .I3(p_75_out[4]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[12]),
        .I1(p_75_out[7]),
        .I2(D[13]),
        .I3(p_75_out[8]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(p_75_out[10]),
        .I1(D[15]),
        .I2(p_75_out[9]),
        .I3(D[14]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5 
       (.I0(p_75_out[6]),
        .I1(D[11]),
        .I2(p_75_out[5]),
        .I3(D[10]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1_n_0 ),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .I1(ch1_delay_cnt_en),
        .I2(p_28_out),
        .I3(irqdelay_wren_i),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I5(p_21_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h4454)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ),
        .I1(p_54_out),
        .I2(ch1_delay_cnt_en),
        .I3(p_21_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(ch1_dly_irq_set),
        .I1(ch1_delay_zero),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3 
       (.I0(mask_fsync_out_i),
        .I1(p_51_out),
        .I2(dly_irq_reg_0),
        .I3(s_axis_cmd_tvalid_reg),
        .I4(prmry_resetn_i_reg),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(p_21_out),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I2(irqdelay_wren_i),
        .I3(p_28_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(p_75_out[15]),
        .I1(p_75_out[16]),
        .I2(p_75_out[17]),
        .I3(p_75_out[18]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(p_75_out[12]),
        .I1(p_75_out[11]),
        .I2(p_75_out[14]),
        .I3(p_75_out[13]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(Q[3]),
        .I1(ch1_dly_irq_set),
        .I2(p_54_out),
        .I3(p_49_out),
        .I4(irqthresh_wren_i),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .O(p_13_out));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .I1(irqthresh_wren_i),
        .I2(ch1_dly_irq_set),
        .I3(Q[3]),
        .I4(p_54_out),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(initial_frame),
        .I3(p_75_out[1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(err_d1_reg_1),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_0),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(p_75_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg),
        .Q(err_d1_reg_2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .Q(err_d1_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg),
        .Q(err_d1_reg_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \dmacr_i[0]_i_2 
       (.I0(mm2s_ioc_irq_set),
        .I1(p_75_out[2]),
        .I2(soft_reset_d1_reg),
        .O(\dmacr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(p_75_out[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(p_75_out[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(soft_reset_d1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(err_d1_reg_0),
        .I1(err_d1_reg_2),
        .I2(err_d1_reg_1),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[6]),
        .I1(err),
        .I2(err_d1),
        .I3(mm2s_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_clr_reg),
        .Q(s_axis_cmd_tvalid_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h08)) 
    introut_i_1
       (.I0(introut01_out),
        .I1(prmry_resetn_i_reg),
        .I2(soft_reset_d1_reg),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(err_irq_reg_0),
        .I1(Q[4]),
        .I2(ioc_irq_reg_0),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(dly_irq_reg_0),
        .O(introut01_out));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(p_82_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .Q(ioc_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(prmry_resetn_i_reg),
        .O(s_axis_cmd_tvalid_reg_0));
  LUT4 #(
    .INIT(16'hA800)) 
    s_soft_reset_i_i_1
       (.I0(soft_reset_d1_reg),
        .I1(mm2s_halt_cmplt),
        .I2(halt_reset),
        .I3(prmry_in),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_register__parameterized0
   (s2mm_dmacr,
    soft_reset_d1_reg,
    reset_counts,
    irqdelay_wren_i,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    err_d1_reg_0,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    err_irq_reg_0,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 ,
    err_d1_reg_1,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    ch2_delay_zero,
    p_6_out,
    Q,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    s_axis_cmd_tvalid_reg,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ,
    m_axi_s2mm_aclk,
    SR,
    s2mm_axi2ip_wrce,
    D,
    \dmacr_i_reg[2]_0 ,
    reset_counts_reg_0,
    p_15_out,
    p_14_out,
    halted_clr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    s2mm_halt_cmplt,
    halt_reset,
    prmry_in,
    prmry_resetn_i_reg,
    ch2_dly_irq_set,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    s2mm_stop,
    s2mm_ioc_irq_set,
    s2mm_valid_video_prmtrs,
    mask_fsync_out_i,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ,
    initial_frame,
    repeat_frame,
    ch2_delay_cnt_en,
    s2mm_cdc2dmac_fsync,
    s2mm_packet_sof,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 );
  output [21:0]s2mm_dmacr;
  output soft_reset_d1_reg;
  output reset_counts;
  output irqdelay_wren_i;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  output err_d1_reg_0;
  output \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output err_irq_reg_0;
  output \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 ;
  output err_d1_reg_1;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  output ch2_delay_zero;
  output p_6_out;
  output [2:0]Q;
  output \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0 ;
  output [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  output [2:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  output [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [0:0]s_axis_cmd_tvalid_reg;
  output \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  output [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input [2:0]s2mm_axi2ip_wrce;
  input [26:0]D;
  input \dmacr_i_reg[2]_0 ;
  input reset_counts_reg_0;
  input p_15_out;
  input p_14_out;
  input halted_clr_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input slverr_i_reg;
  input decerr_i_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  input s2mm_halt_cmplt;
  input halt_reset;
  input prmry_in;
  input prmry_resetn_i_reg;
  input ch2_dly_irq_set;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input s2mm_stop;
  input s2mm_ioc_irq_set;
  input s2mm_valid_video_prmtrs;
  input mask_fsync_out_i;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  input initial_frame;
  input repeat_frame;
  input ch2_delay_cnt_en;
  input s2mm_cdc2dmac_fsync;
  input s2mm_packet_sof;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;

  wire [26:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [0:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [2:0]Q;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_delay_zero;
  wire ch2_dly_irq_set;
  wire decerr_i_reg;
  wire dly_irq_reg_0;
  wire [0:0]dma_irq_mask_i;
  wire [0:0]dmacr_i;
  wire \dmacr_i[0]_i_2__0_n_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire err;
  wire err_d1;
  wire err_d1_i_2_n_0;
  wire err_d1_i_3_n_0;
  wire err_d1_reg_0;
  wire err_d1_reg_1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_clr_reg;
  wire [2:0]in0;
  wire initial_frame;
  wire introut07_out;
  wire introut_i_1__0_n_0;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i;
  wire irqthresh_wren_i;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire p_14_out;
  wire p_15_out;
  wire p_6_out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg_0;
  wire [2:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dlyirq_dsble;
  wire [21:0]s2mm_dmacr;
  wire s2mm_halt_cmplt;
  wire s2mm_ioc_irq_set;
  wire s2mm_ip2axi_introut;
  wire s2mm_packet_sof;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_video_prmtrs;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire slverr_i_reg;
  wire soft_reset_d1_reg;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(dma_irq_mask_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(s2mm_dmacr[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(s2mm_dmacr[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(s2mm_dmacr[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(s2mm_dmacr[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(s2mm_dmacr[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(s2mm_dmacr[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(s2mm_dmacr[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(s2mm_dmacr[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_15_out),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(s2mm_dmacr[6]),
        .S(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(s2mm_dmacr[7]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(s2mm_dmacr[8]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(s2mm_dmacr[9]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(s2mm_dmacr[10]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(s2mm_dmacr[11]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(s2mm_dmacr[12]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(s2mm_dmacr[13]),
        .R(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] ));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0 
       (.I0(s2mm_dmacr[12]),
        .I1(D[17]),
        .I2(s2mm_dmacr[13]),
        .I3(D[18]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0 
       (.I0(s2mm_dmacr[8]),
        .I1(D[13]),
        .I2(s2mm_dmacr[7]),
        .I3(D[12]),
        .I4(D[11]),
        .I5(s2mm_dmacr[6]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0 
       (.I0(s2mm_dmacr[10]),
        .I1(D[15]),
        .I2(s2mm_dmacr[11]),
        .I3(D[16]),
        .I4(D[14]),
        .I5(s2mm_dmacr[9]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_14_out),
        .Q(irqthresh_wren_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.fsize_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .Q(err_d1_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .Q(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .I1(ch2_delay_cnt_en),
        .I2(irqdelay_wren_i),
        .I3(s2mm_cdc2dmac_fsync),
        .I4(reset_counts),
        .I5(s2mm_packet_sof),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2 
       (.I0(ch2_delay_zero),
        .I1(s2mm_dlyirq_dsble),
        .I2(prmry_resetn_i_reg),
        .I3(ch2_dly_irq_set),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_3 
       (.I0(s2mm_valid_video_prmtrs),
        .I1(mask_fsync_out_i),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(dly_irq_reg_0),
        .O(s2mm_dlyirq_dsble));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s2mm_dmacr[18]),
        .I1(s2mm_dmacr[19]),
        .I2(s2mm_dmacr[20]),
        .I3(s2mm_dmacr[21]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ),
        .O(ch2_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(s2mm_dmacr[15]),
        .I1(s2mm_dmacr[14]),
        .I2(s2mm_dmacr[17]),
        .I3(s2mm_dmacr[16]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(Q[1]),
        .I1(ch2_dly_irq_set),
        .I2(s2mm_tstvect_fsync),
        .I3(s2mm_valid_frame_sync),
        .I4(reset_counts),
        .I5(irqthresh_wren_i),
        .O(p_6_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NOSYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(s2mm_dmacr[5]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2__0 
       (.I0(s2mm_dmacr[5]),
        .I1(repeat_frame),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1__0 
       (.I0(prmry_resetn_i_reg),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(initial_frame),
        .I3(s2mm_dmacr[1]),
        .O(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(s2mm_dmacr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(s2mm_dmacr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \M_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(s2mm_dmacr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .Q(err_d1_reg_1),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000001)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ),
        .I1(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 ),
        .I2(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .O(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i_reg),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i_reg),
        .Q(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h00E2)) 
    \dmacr_i[0]_i_1__0 
       (.I0(s2mm_dmacr[0]),
        .I1(s2mm_axi2ip_wrce[0]),
        .I2(D[0]),
        .I3(\dmacr_i[0]_i_2__0_n_0 ),
        .O(dmacr_i));
  LUT5 #(
    .INIT(32'hFFEAFFFF)) 
    \dmacr_i[0]_i_2__0 
       (.I0(s2mm_stop),
        .I1(s2mm_ioc_irq_set),
        .I2(s2mm_dmacr[2]),
        .I3(soft_reset_d1_reg),
        .I4(prmry_resetn_i_reg),
        .O(\dmacr_i[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(s2mm_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(s2mm_dmacr[1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_0 ),
        .Q(soft_reset_d1_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFEEFE)) 
    err_d1_i_1__0
       (.I0(err_d1_i_2_n_0),
        .I1(err_d1_i_3_n_0),
        .I2(err_d1_reg_0),
        .I3(dma_irq_mask_i),
        .I4(err_d1_reg_1),
        .O(err));
  LUT4 #(
    .INIT(16'h4F44)) 
    err_d1_i_2
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] [1]),
        .I1(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] [2]),
        .I3(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 ),
        .O(err_d1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFF4)) 
    err_d1_i_3
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] [0]),
        .I1(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .O(err_d1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h2FFF2222)) 
    err_irq_i_1
       (.I0(err),
        .I1(err_d1),
        .I2(D[9]),
        .I3(s2mm_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_clr_reg),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    introut_i_1__0
       (.I0(introut07_out),
        .I1(prmry_resetn_i_reg),
        .I2(soft_reset_d1_reg),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2__0
       (.I0(Q[0]),
        .I1(ioc_irq_reg_0),
        .I2(Q[1]),
        .I3(dly_irq_reg_0),
        .I4(err_irq_reg_0),
        .I5(Q[2]),
        .O(introut07_out));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .Q(ioc_irq_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ip2axi_rddata_int_inferred_i_26__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_1 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 [0]),
        .I5(s2mm_dmacr[4]),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ip2axi_rddata_int_inferred_i_27__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 [0]),
        .I5(s2mm_dmacr[3]),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    ip2axi_rddata_int_inferred_i_28__0
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 [0]),
        .I5(s2mm_dmacr[2]),
        .O(in0[0]));
  LUT5 #(
    .INIT(32'h47CC47FF)) 
    ip2axi_rddata_int_inferred_i_71__0
       (.I0(dma_irq_mask_i),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 [1]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]_0 [0]),
        .I4(s2mm_dmacr[0]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]_1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(reset_counts),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1__0 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_resetn_i_reg),
        .O(s_axis_cmd_tvalid_reg));
  LUT4 #(
    .INIT(16'hA800)) 
    s_soft_reset_i_i_1__0
       (.I0(soft_reset_d1_reg),
        .I1(s2mm_halt_cmplt),
        .I2(halt_reset),
        .I3(prmry_in),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reset
   (in0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_reset2,
    m_axi_mm2s_rready,
    sig_dqual_reg_empty_reg,
    \dmacr_i_reg[2] ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    p_7_out,
    halt_i_reg_0,
    sig_mm2s_dm_prmry_resetn,
    \cmnds_queued_reg[7] ,
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ,
    reset_counts_reg,
    sig_s_h_halt_reg_reg,
    scndry_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    p_81_out,
    s_soft_reset_i0,
    stop,
    p_75_out,
    p_28_out,
    out,
    fifo_full_i,
    sig_data2addr_stop_req,
    \sig_addr_posted_cntr_reg[0] ,
    mm2s_axi2ip_wrce,
    D,
    DIN,
    fifo_wren,
    dma_err_4,
    reset_counts,
    sig_rst2all_stop_request,
    \cmnds_queued_reg[3] ,
    prmry_in,
    mm2s_halt_cmplt);
  output in0;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  output prmry_reset2;
  output m_axi_mm2s_rready;
  output sig_dqual_reg_empty_reg;
  output \dmacr_i_reg[2] ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output p_7_out;
  output halt_i_reg_0;
  output sig_mm2s_dm_prmry_resetn;
  output [0:0]\cmnds_queued_reg[7] ;
  output \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ;
  output reset_counts_reg;
  output sig_s_h_halt_reg_reg;
  output scndry_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input p_81_out;
  input s_soft_reset_i0;
  input stop;
  input [0:0]p_75_out;
  input p_28_out;
  input out;
  input fifo_full_i;
  input sig_data2addr_stop_req;
  input \sig_addr_posted_cntr_reg[0] ;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input [0:0]DIN;
  input fifo_wren;
  input dma_err_4;
  input reset_counts;
  input sig_rst2all_stop_request;
  input \cmnds_queued_reg[3] ;
  input prmry_in;
  input mm2s_halt_cmplt;

  wire [0:0]D;
  wire [0:0]DIN;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire \cmnds_queued_reg[3] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire dma_err_4;
  wire \dmacr_i_reg[2] ;
  wire fifo_full_i;
  wire fifo_wren;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_reset_i_1_n_0;
  wire in0;
  wire lite_all_idle;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rready;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt_cmplt;
  wire out;
  wire p_11_out;
  wire p_1_out;
  wire p_28_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire [0:0]p_75_out;
  wire p_7_out;
  wire p_81_out;
  wire p_8_out;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_0;
  wire prmry_in;
  wire prmry_in_xored;
  wire prmry_in_xored_1;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_data2addr_stop_req;
  wire sig_dqual_reg_empty_reg;
  wire sig_mm2s_dm_prmry_resetn;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset_d1;
  wire stop;

  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h00000E00)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(DIN),
        .I1(p_28_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(out),
        .I4(fifo_wren),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(out),
        .O(\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ));
  hdmi_in_axi_vdma_0_0_cdc_sync_6 \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized2_7 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\cmnds_queued_reg[3] (\cmnds_queued_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized3_8 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(p_2_out));
  hdmi_in_axi_vdma_0_0_cdc_sync_9 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_3_out(p_3_out),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F0E0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(prmry_min_assert_sftrst),
        .I1(p_5_out),
        .I2(min_assert_sftrst),
        .I3(p_2_out),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_cdc_sync_10 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from_0),
        .prmry_in_xored(prmry_in_xored_1),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized0_11 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\cmnds_queued_reg[3] (\cmnds_queued_reg[3] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized1_12 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4 ),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_11_out(p_11_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from_0),
        .p_in_d1_cdc_from_1(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored_1),
        .prmry_in_xored_0(prmry_in_xored),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .scndry_out(p_5_out));
  hdmi_in_axi_vdma_0_0_cdc_sync_13 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_6_out(p_6_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ),
        .I2(p_3_out),
        .I3(p_1_out),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_count[2]),
        .I1(axis_min_count[0]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[3]),
        .I4(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5AA55AA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hD5FFAA00)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[3]),
        .I3(axis_min_assert_sftrst),
        .I4(axis_min_count[0]),
        .I5(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hE6CCCCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(p_8_out),
        .I2(p_6_out),
        .I3(p_4_out),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_count[2]),
        .I1(lite_min_count[0]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[3]),
        .I4(lite_min_count[1]),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hD5AA55AA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hD5FFAA00)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[3]),
        .I3(lite_min_assert_sftrst),
        .I4(lite_min_count[0]),
        .I5(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE6CCCCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[3]),
        .I4(prmry_min_count[1]),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hD5AA55AA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5FFAA00)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\cmnds_queued_reg[3] ),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[3]),
        .I3(prmry_min_assert_sftrst),
        .I4(prmry_min_count[0]),
        .I5(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hE6CCCCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized5_14 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized4_15 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .halt_i_reg_0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .halt_reset_reg(halt_i_reg_0),
        .hrd_resetn_i_reg(prmry_in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .out(out),
        .p_75_out(p_75_out),
        .p_81_out(p_81_out),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_mm2s_dm_prmry_resetn),
        .stop(stop));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(dma_err_4),
        .I1(p_81_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(out),
        .O(\cmnds_queued_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gf36e1_inst.sngfifo36e1_i_6 
       (.I0(p_28_out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(out),
        .I3(fifo_full_i),
        .O(p_7_out));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    halt_i_i_2
       (.I0(stop),
        .I1(run_stop_d1),
        .I2(p_75_out),
        .I3(p_81_out),
        .I4(soft_reset_d1),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222222222F222)) 
    halt_reset_i_1
       (.I0(halt_i_reg_0),
        .I1(p_75_out),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(mm2s_halt_cmplt),
        .I4(p_81_out),
        .I5(stop),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF0010)) 
    m_axi_mm2s_rready_INST_0
       (.I0(p_28_out),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(out),
        .I3(fifo_full_i),
        .I4(sig_data2addr_stop_req),
        .I5(\sig_addr_posted_cntr_reg[0] ),
        .O(m_axi_mm2s_rready));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hAAAAAABA)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_data2addr_stop_req),
        .I1(fifo_full_i),
        .I2(out),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I4(p_28_out),
        .O(sig_dqual_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_81_out),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_reset_2
   (soft_reset_d1,
    in0,
    run_stop_d1,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_reset2_0,
    \dmacr_i_reg[2] ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    p_12_out,
    \FSM_sequential_dmacntrl_cs_reg[2] ,
    halt_i_reg_0,
    sig_s2mm_dm_prmry_resetn,
    \cmnds_queued_reg[7] ,
    reset_counts_reg,
    sig_s_h_halt_reg_reg,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0_3,
    s2mm_dmacr,
    s2mm_stop,
    s2mm_axi2ip_wrce,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ,
    s2mm_cdc2dmac_fsync,
    fsize_mismatch_err,
    fsize_mismatch_err_flag_int,
    out,
    s2mm_fsync_out_m_i,
    CO,
    dma_err,
    \INFERRED_GEN.cnt_i_reg[2] ,
    halt_i0,
    reset_counts_5,
    sig_s_h_halt_reg,
    \cmnds_queued_reg[0] ,
    prmry_in,
    s2mm_halt_cmplt);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  output prmry_reset2_0;
  output \dmacr_i_reg[2] ;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output p_12_out;
  output \FSM_sequential_dmacntrl_cs_reg[2] ;
  output halt_i_reg_0;
  output sig_s2mm_dm_prmry_resetn;
  output [0:0]\cmnds_queued_reg[7] ;
  output reset_counts_reg;
  output sig_s_h_halt_reg_reg;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0_3;
  input [0:0]s2mm_dmacr;
  input s2mm_stop;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  input s2mm_cdc2dmac_fsync;
  input fsize_mismatch_err;
  input fsize_mismatch_err_flag_int;
  input out;
  input s2mm_fsync_out_m_i;
  input [0:0]CO;
  input dma_err;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input halt_i0;
  input reset_counts_5;
  input sig_s_h_halt_reg;
  input \cmnds_queued_reg[0] ;
  input prmry_in;
  input s2mm_halt_cmplt;

  wire [0:0]CO;
  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire \cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire fsize_mismatch_err;
  wire fsize_mismatch_err_flag_int;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_reset_i_1_n_0;
  wire in0;
  wire lite_all_idle;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_11_out;
  wire p_12_out;
  wire p_1_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out;
  wire p_8_out;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_0;
  wire prmry_in;
  wire prmry_in_xored;
  wire prmry_in_xored_1;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_reset2_0;
  wire reset_counts_5;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0_3;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_s2mm_dm_prmry_resetn;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire soft_reset_d1;

  hdmi_in_axi_vdma_0_0_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_1_out(p_1_out),
        .p_3_out(p_3_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized2 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\FSM_sequential_dmacntrl_cs_reg[2] (\FSM_sequential_dmacntrl_cs_reg[2] ),
        .\cmnds_queued_reg[0] (\cmnds_queued_reg[0] ),
        .dma_err(dma_err),
        .halt_i_reg(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized3 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_2_out));
  hdmi_in_axi_vdma_0_0_cdc_sync_3 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  LUT6 #(
    .INIT(64'hF0E0FFFFF0E0F0E0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(prmry_min_assert_sftrst),
        .I1(p_5_out),
        .I2(min_assert_sftrst),
        .I3(p_2_out),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_cdc_sync_4 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_4_out(p_4_out),
        .p_6_out(p_6_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from_0),
        .prmry_in_xored(prmry_in_xored_1),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\cmnds_queued_reg[0] (\cmnds_queued_reg[0] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized1 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (p_2_out),
        .\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4 ),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from_0),
        .p_in_d1_cdc_from_1(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored_1),
        .prmry_in_xored_0(prmry_in_xored),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .scndry_out(p_5_out));
  hdmi_in_axi_vdma_0_0_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_6_out(p_6_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0 ),
        .I2(p_3_out),
        .I3(p_1_out),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0 
       (.I0(axis_min_count[2]),
        .I1(axis_min_count[0]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[3]),
        .I4(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hD5AA55AA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hD5FFAA00)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[3]),
        .I3(axis_min_assert_sftrst),
        .I4(axis_min_count[0]),
        .I5(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hE6CCCCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[1]),
        .I1(axis_min_count[3]),
        .I2(axis_min_assert_sftrst),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_2 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(p_8_out),
        .I2(p_6_out),
        .I3(p_4_out),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0 
       (.I0(lite_min_count[2]),
        .I1(lite_min_count[0]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[3]),
        .I4(lite_min_count[1]),
        .O(p_8_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hD5AA55AA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hD5FFAA00)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[3]),
        .I3(lite_min_assert_sftrst),
        .I4(lite_min_count[0]),
        .I5(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE6CCCCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[1]),
        .I1(lite_min_count[3]),
        .I2(lite_min_assert_sftrst),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[3]),
        .I4(prmry_min_count[1]),
        .O(p_11_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_4 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hD5AA55AA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hD5FFAA00)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00AA00AA00AA00)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\cmnds_queued_reg[0] ),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[3]),
        .I3(prmry_min_assert_sftrst),
        .I4(prmry_min_count[0]),
        .I5(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hE6CCCCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[1]),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_assert_sftrst),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I_n_3 ));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized5 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized4 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .halt_i_reg_0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .halt_reset_reg(halt_i_reg_0),
        .hrd_resetn_i_reg(prmry_in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .out(out),
        .prmry_in(resetn_i),
        .prmry_reset2_0(prmry_reset2_0),
        .reset_counts_5(reset_counts_5),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0(sig_s2mm_dm_prmry_resetn));
  LUT6 #(
    .INIT(64'hFFF0FFF0FFFEFFFF)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1 
       (.I0(s2mm_cdc2dmac_fsync),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(fsize_mismatch_err),
        .I3(fsize_mismatch_err_flag_int),
        .I4(out),
        .I5(s2mm_fsync_out_m_i),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(CO),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(s2mm_soft_reset),
        .I3(dma_err),
        .I4(\INFERRED_GEN.cnt_i_reg[2] ),
        .O(p_12_out));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1__0 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(sig_s_h_halt_reg),
        .O(sig_s_h_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1__0 
       (.I0(dma_err),
        .I1(s2mm_soft_reset),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(out),
        .O(\cmnds_queued_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_4 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h222222222222F222)) 
    halt_reset_i_1
       (.I0(halt_i_reg_0),
        .I1(s2mm_dmacr),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(s2mm_halt_cmplt),
        .I4(s2mm_soft_reset),
        .I5(s2mm_stop),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_i_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0_3),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_rst_module" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_rst_module
   (out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ,
    soft_reset_d1,
    prmry_in,
    mm2s_halt,
    run_stop_d1,
    s2mm_halt,
    SR,
    prmry_reset2,
    prmry_reset2_0,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] ,
    m_axi_mm2s_rready,
    sig_dqual_reg_empty_reg,
    \dmacr_i_reg[2] ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    p_7_out,
    \dmacr_i_reg[2]_0 ,
    prmry_reset2_1,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ,
    p_12_out,
    \FSM_sequential_dmacntrl_cs_reg[2] ,
    halt_reset,
    halt_reset_2,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    \cmnds_queued_reg[7] ,
    \cmnds_queued_reg[7]_0 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ,
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ,
    reset_counts_reg,
    reset_counts_reg_0,
    sig_s_h_halt_reg_reg,
    sig_s_h_halt_reg_reg_0,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    p_81_out,
    s_soft_reset_i0,
    s2mm_soft_reset,
    s_soft_reset_i0_3,
    axi_resetn,
    stop,
    p_75_out,
    s2mm_dmacr,
    s2mm_stop,
    p_28_out,
    fifo_full_i,
    sig_data2addr_stop_req,
    \sig_addr_posted_cntr_reg[0] ,
    mm2s_axi2ip_wrce,
    D,
    DIN,
    fifo_wren,
    s2mm_axi2ip_wrce,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ,
    s2mm_cdc2dmac_fsync,
    fsize_mismatch_err,
    fsize_mismatch_err_flag_int,
    s2mm_fsync_out_m_i,
    m_axis_mm2s_tready,
    dm_halt_reg_out,
    CO,
    dma_err,
    \INFERRED_GEN.cnt_i_reg[2] ,
    halt_i0,
    p_19_out,
    dma_err_4,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    s2mm_dmasr_halted_s,
    reset_counts,
    reset_counts_5,
    sig_rst2all_stop_request,
    sig_s_h_halt_reg,
    \cmnds_queued_reg[3] ,
    \cmnds_queued_reg[0] ,
    mm2s_halt_cmplt,
    s2mm_halt_cmplt);
  output out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ;
  output sts_tready_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ;
  output soft_reset_d1;
  output prmry_in;
  output mm2s_halt;
  output run_stop_d1;
  output s2mm_halt;
  output [0:0]SR;
  output prmry_reset2;
  output prmry_reset2_0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  output [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] ;
  output m_axi_mm2s_rready;
  output sig_dqual_reg_empty_reg;
  output \dmacr_i_reg[2] ;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  output [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  output p_7_out;
  output \dmacr_i_reg[2]_0 ;
  output prmry_reset2_1;
  output [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  output p_12_out;
  output \FSM_sequential_dmacntrl_cs_reg[2] ;
  output halt_reset;
  output halt_reset_2;
  output [0:0]\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  output [0:0]\cmnds_queued_reg[7] ;
  output [0:0]\cmnds_queued_reg[7]_0 ;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  output \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ;
  output reset_counts_reg;
  output reset_counts_reg_0;
  output sig_s_h_halt_reg_reg;
  output sig_s_h_halt_reg_reg_0;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input p_81_out;
  input s_soft_reset_i0;
  input s2mm_soft_reset;
  input s_soft_reset_i0_3;
  input axi_resetn;
  input stop;
  input [0:0]p_75_out;
  input [0:0]s2mm_dmacr;
  input s2mm_stop;
  input p_28_out;
  input fifo_full_i;
  input sig_data2addr_stop_req;
  input \sig_addr_posted_cntr_reg[0] ;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input [0:0]DIN;
  input fifo_wren;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  input s2mm_cdc2dmac_fsync;
  input fsize_mismatch_err;
  input fsize_mismatch_err_flag_int;
  input s2mm_fsync_out_m_i;
  input m_axis_mm2s_tready;
  input dm_halt_reg_out;
  input [0:0]CO;
  input dma_err;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input halt_i0;
  input p_19_out;
  input dma_err_4;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input s2mm_dmasr_halted_s;
  input reset_counts;
  input reset_counts_5;
  input sig_rst2all_stop_request;
  input sig_s_h_halt_reg;
  input \cmnds_queued_reg[3] ;
  input \cmnds_queued_reg[0] ;
  input mm2s_halt_cmplt;
  input s2mm_halt_cmplt;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DIN;
  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  wire [0:0]\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire axi_resetn;
  wire \cmnds_queued_reg[0] ;
  wire \cmnds_queued_reg[3] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire dm_halt_reg_out;
  wire dma_err;
  wire dma_err_4;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire fifo_full_i;
  wire fifo_wren;
  wire fsize_mismatch_err;
  wire fsize_mismatch_err_flag_int;
  wire halt_i0;
  wire halt_reset;
  wire halt_reset_2;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rready;
  wire m_axi_s2mm_aclk;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire p_12_out;
  wire p_19_out;
  wire p_28_out;
  wire [0:0]p_75_out;
  wire p_7_out;
  wire p_81_out;
  wire prmry_in;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire prmry_reset2_1;
  wire reset_counts;
  wire reset_counts_5;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire [0:0]s2mm_dmacr;
  wire s2mm_dmasr_halted_s;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i0;
  wire s_soft_reset_i0_3;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire sig_data2addr_stop_req;
  wire sig_dqual_reg_empty_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_mm2s_prmry_resetn;
  wire sig_rst2all_stop_request;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_axis_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_dm_prmry_resetn;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s2mm_prmry_resetn;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire soft_reset_d1;
  wire stop;

  assign \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from  = sig_s2mm_axis_resetn;
  assign \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg  = sig_mm2s_axis_resetn;
  assign out = sig_mm2s_prmry_resetn;
  assign sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0 = sig_mm2s_dm_prmry_resetn;
  assign sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0 = sig_s2mm_dm_prmry_resetn;
  assign sts_tready_reg = sig_s2mm_prmry_resetn;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1__0 
       (.I0(sig_s2mm_axis_resetn),
        .O(prmry_reset2_1));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_mm2s_axis_resetn),
        .I2(dm_halt_reg_out),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(sig_mm2s_axis_resetn),
        .I1(dm_halt_reg_out),
        .I2(p_19_out),
        .O(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(sig_mm2s_prmry_resetn),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(sig_s2mm_prmry_resetn),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] ));
  hdmi_in_axi_vdma_0_0_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .DIN(DIN),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (mm2s_halt),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg (\GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg ),
        .\cmnds_queued_reg[3] (\cmnds_queued_reg[3] ),
        .\cmnds_queued_reg[7] (\cmnds_queued_reg[7] ),
        .dma_err_4(dma_err_4),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .halt_i_reg_0(halt_reset),
        .in0(sig_mm2s_prmry_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(sig_mm2s_prmry_resetn),
        .p_28_out(p_28_out),
        .p_75_out(p_75_out),
        .p_7_out(p_7_out),
        .p_81_out(p_81_out),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(sig_mm2s_axis_resetn),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_mm2s_dm_prmry_resetn(sig_mm2s_dm_prmry_resetn),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .stop(stop));
  hdmi_in_axi_vdma_0_0_axi_vdma_reset_2 \GEN_RESET_FOR_S2MM.RESET_I 
       (.CO(CO),
        .\FSM_sequential_dmacntrl_cs_reg[2] (\FSM_sequential_dmacntrl_cs_reg[2] ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (s2mm_halt),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\cmnds_queued_reg[0] (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7] (\cmnds_queued_reg[7]_0 ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .fsize_mismatch_err(fsize_mismatch_err),
        .fsize_mismatch_err_flag_int(fsize_mismatch_err_flag_int),
        .halt_i0(halt_i0),
        .halt_i_reg_0(halt_reset_2),
        .in0(sig_s2mm_prmry_resetn),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_s2mm_prmry_resetn),
        .p_12_out(p_12_out),
        .prmry_in(prmry_in),
        .prmry_reset2_0(prmry_reset2_0),
        .reset_counts_5(reset_counts_5),
        .reset_counts_reg(reset_counts_reg_0),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsync_out_m_i(s2mm_fsync_out_m_i),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i0_3(s_soft_reset_i0_3),
        .scndry_out(sig_s2mm_axis_resetn),
        .sig_s2mm_dm_prmry_resetn(sig_s2mm_dm_prmry_resetn),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .soft_reset_d1(soft_reset_d1));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1 
       (.I0(d_tready_before_fsync_clr_flag1),
        .I1(d_tready_before_fsync),
        .I2(sig_s2mm_axis_resetn),
        .I3(s2mm_dmasr_halted_s),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_axis_dwidth_converter" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_s2mm_axis_dwidth_converter
   (s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    s2mm_strm_all_lines_rcvd,
    s_valid_reg,
    DIN,
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ,
    s_axis_s2mm_tdata_i,
    \sig_strb_skid_reg_reg[2] ,
    s_axis_s2mm_tready_signal,
    s_valid0,
    E,
    M_Last,
    s_axis_s2mm_aclk,
    s_axis_fifo_ainit_nosync,
    SR,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s_axis_s2mm_tready_i,
    s_axis_s2mm_tvalid_int,
    M_VALID,
    s2mm_fsync_out_i,
    sig_last_reg_out_reg,
    crnt_vsize_d2_s,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    Q,
    \sig_data_reg_out_reg[23] );
  output s_axis_s2mm_tready_i_axis_dw_conv;
  output s2mm_chnl_ready;
  output s2mm_strm_all_lines_rcvd;
  output s_valid_reg;
  output [0:0]DIN;
  output \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ;
  output [31:0]s_axis_s2mm_tdata_i;
  output [3:0]\sig_strb_skid_reg_reg[2] ;
  output s_axis_s2mm_tready_signal;
  output s_valid0;
  output [0:0]E;
  input M_Last;
  input s_axis_s2mm_aclk;
  input s_axis_fifo_ainit_nosync;
  input [0:0]SR;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input s_axis_s2mm_tready_i;
  input s_axis_s2mm_tvalid_int;
  input M_VALID;
  input s2mm_fsync_out_i;
  input sig_last_reg_out_reg;
  input [12:0]crnt_vsize_d2_s;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input [2:0]Q;
  input [23:0]\sig_data_reg_out_reg[23] ;

  wire [0:0]DIN;
  wire [0:0]E;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 ;
  wire M_Last;
  wire M_VALID;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [12:0]crnt_vsize_d2_s;
  wire [12:1]minusOp;
  wire out;
  wire s2mm_chnl_ready;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_fsync_out_i;
  wire s2mm_strm_all_lines_rcvd;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire s_valid_reg;
  wire [23:0]\sig_data_reg_out_reg[23] ;
  wire sig_last_reg_out_reg;
  wire [3:0]\sig_strb_skid_reg_reg[2] ;
  wire [12:0]vsize_counter_dwidth;
  wire [3:3]\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED ;

  hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1 \GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I 
       (.DIN(DIN),
        .E(s_axis_s2mm_tready_i_axis_dw_conv),
        .\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg (s2mm_chnl_ready),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .out(out),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .s_valid0(s_valid0),
        .s_valid_reg(s_valid_reg),
        .\sig_data_reg_out_reg[23] (\sig_data_reg_out_reg[23] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\sig_user_reg_out_reg[0] (E));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .I1(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .I2(s2mm_fsync_out_i),
        .O(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ));
  FDRE \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ),
        .Q(s2mm_chnl_ready),
        .R(SR));
  FDSE \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .Q(s2mm_strm_all_lines_rcvd),
        .S(SR));
  LUT4 #(
    .INIT(16'h8B88)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1 
       (.I0(crnt_vsize_d2_s[0]),
        .I1(s2mm_fsync_out_i),
        .I2(vsize_counter_dwidth[0]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1 
       (.I0(crnt_vsize_d2_s[10]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[10]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1 
       (.I0(crnt_vsize_d2_s[11]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[11]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10 
       (.I0(vsize_counter_dwidth[12]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11 
       (.I0(vsize_counter_dwidth[11]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12 
       (.I0(vsize_counter_dwidth[10]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13 
       (.I0(vsize_counter_dwidth[9]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2 
       (.I0(s2mm_fsync_out_i),
        .I1(sig_last_reg_out_reg),
        .I2(vsize_counter_dwidth[0]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I4(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I5(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3 
       (.I0(crnt_vsize_d2_s[12]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[12]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5 
       (.I0(vsize_counter_dwidth[3]),
        .I1(vsize_counter_dwidth[4]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6 
       (.I0(vsize_counter_dwidth[6]),
        .I1(vsize_counter_dwidth[1]),
        .I2(vsize_counter_dwidth[5]),
        .I3(vsize_counter_dwidth[2]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7 
       (.I0(vsize_counter_dwidth[12]),
        .I1(vsize_counter_dwidth[10]),
        .I2(vsize_counter_dwidth[7]),
        .I3(vsize_counter_dwidth[11]),
        .I4(vsize_counter_dwidth[8]),
        .I5(vsize_counter_dwidth[9]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_9 
       (.I0(sig_last_reg_out_reg),
        .I1(vsize_counter_dwidth[0]),
        .I2(vsize_counter_dwidth[3]),
        .I3(vsize_counter_dwidth[4]),
        .I4(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I5(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7_n_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1 
       (.I0(crnt_vsize_d2_s[1]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[1]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1 
       (.I0(crnt_vsize_d2_s[2]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[2]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1 
       (.I0(crnt_vsize_d2_s[3]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[3]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1 
       (.I0(crnt_vsize_d2_s[4]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[4]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3 
       (.I0(vsize_counter_dwidth[4]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4 
       (.I0(vsize_counter_dwidth[3]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5 
       (.I0(vsize_counter_dwidth[2]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6 
       (.I0(vsize_counter_dwidth[1]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1 
       (.I0(crnt_vsize_d2_s[5]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[5]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1 
       (.I0(crnt_vsize_d2_s[6]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[6]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1 
       (.I0(crnt_vsize_d2_s[7]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[7]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1 
       (.I0(crnt_vsize_d2_s[8]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[8]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3 
       (.I0(vsize_counter_dwidth[8]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4 
       (.I0(vsize_counter_dwidth[7]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5 
       (.I0(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6 
       (.I0(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1 
       (.I0(crnt_vsize_d2_s[9]),
        .I1(s2mm_fsync_out_i),
        .I2(minusOp[9]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg_0 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3_n_0 ),
        .Q(vsize_counter_dwidth[12]),
        .R(SR));
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED [3],\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter_dwidth[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[4]),
        .R(SR));
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 }),
        .CYINIT(vsize_counter_dwidth[0]),
        .DI(vsize_counter_dwidth[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[8]),
        .R(SR));
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter_dwidth[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1_n_0 ),
        .Q(vsize_counter_dwidth[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_s2mm_linebuf" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_s2mm_linebuf
   (p_3_out,
    run_stop_reg,
    p_in_d1_cdc_from,
    s2mm_fsync_out_m_i,
    out,
    D,
    DOUT,
    s_axis_s2mm_tready_i,
    s_axis_fifo_ainit_nosync,
    s2mm_fsync_core,
    drop_fsync_d_pulse_gen_fsize_less_err,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ,
    \sig_data_skid_reg_reg[26] ,
    fsize_err_to_dm_halt_flag,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    s2mm_halt,
    m_axi_s2mm_aclk,
    s2mm_dmacr,
    prmry_in_xored,
    Q,
    sig_reset_reg,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s2mm_fsync_out_i,
    fsize_err_to_dm_halt_flag_ored,
    sig_m_valid_out_reg,
    s2mm_chnl_ready,
    M_VALID,
    M_User,
    s_axis_s2mm_tuser_d1,
    sig_s_ready_out_reg,
    s2mm_strm_all_lines_rcvd,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    s2mm_fsync_int,
    s2mm_fsize_mismatch_err_s);
  output p_3_out;
  output run_stop_reg;
  output p_in_d1_cdc_from;
  output s2mm_fsync_out_m_i;
  output [12:0]out;
  output [1:0]D;
  output [8:0]DOUT;
  output s_axis_s2mm_tready_i;
  output s_axis_fifo_ainit_nosync;
  output s2mm_fsync_core;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  output fsize_err_to_dm_halt_flag;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input s2mm_halt;
  input m_axi_s2mm_aclk;
  input [2:0]s2mm_dmacr;
  input prmry_in_xored;
  input [12:0]Q;
  input sig_reset_reg;
  input [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s2mm_fsync_out_i;
  input fsize_err_to_dm_halt_flag_ored;
  input sig_m_valid_out_reg;
  input s2mm_chnl_ready;
  input M_VALID;
  input [0:0]M_User;
  input s_axis_s2mm_tuser_d1;
  input sig_s_ready_out_reg;
  input s2mm_strm_all_lines_rcvd;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input s2mm_fsync_int;
  input s2mm_fsize_mismatch_err_s;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_10 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_11 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_12 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_13 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_14 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_4 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_5 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_6 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_7 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_8 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_9 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_4 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_12 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_15 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ;
  wire [0:0]M_User;
  wire M_VALID;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [11:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [11:0]data_count_af_threshold_d1;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire [12:0]done_vsize_counter;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fifo_full_i;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire fsize_mismatch_err_s1;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_cdc_tig;
  (* async_reg = "true" *) wire [1:0]fsync_src_select_d1;
  wire m_axi_s2mm_aclk;
  wire [12:1]minusOp;
  wire mmap_not_finished_s;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire [0:0]r1_last_reg;
  wire run_stop_reg;
  wire s2mm_chnl_ready;
  wire [2:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_core;
  wire s2mm_fsync_int;
  wire s2mm_fsync_out_i;
  wire s2mm_fsync_out_m_i;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tuser_d1;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;
  wire [3:3]\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_CO_UNCONNECTED ;

  assign out[12:0] = crnt_vsize_d1;
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized27 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF 
       (.D({\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_4 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_5 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_6 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_7 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_8 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_9 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_10 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_11 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_12 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_13 ,\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_14 }),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg (s2mm_fsync_out_m_i),
        .Q(done_vsize_counter[0]),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .minusOp(minusOp),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .prmry_reset2(prmry_reset2),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_s_ready_out_reg(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_12 ),
        .\vsize_vid_reg[12] (Q));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized29 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (run_stop_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .SR(SR),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mmap_not_finished_s(mmap_not_finished_s),
        .prmry_reset2(prmry_reset2),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_m_valid_out_reg(sig_m_valid_out_reg));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized26 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (run_stop_reg),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_3 ),
        .M_User(M_User),
        .M_VALID(M_VALID),
        .SR(SR),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .delay_s2mm_fsync_core_till_mmap_done_flag(delay_s2mm_fsync_core_till_mmap_done_flag),
        .delay_s2mm_fsync_core_till_mmap_done_flag_d1(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .fsize_err_to_dm_halt_flag_ored(fsize_err_to_dm_halt_flag_ored),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mmap_not_finished_s(mmap_not_finished_s),
        .prmry_reset2(prmry_reset2),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tuser_d1(s_axis_s2mm_tuser_d1),
        .sig_m_valid_out_reg(sig_m_valid_out_reg));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized25 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ),
        .SR(SR),
        .delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .drop_fsync_d_pulse_gen_fsize_less_err_d1(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .fifo_full_i(fifo_full_i),
        .fsize_err_to_dm_halt_flag(fsize_err_to_dm_halt_flag),
        .fsize_mismatch_err_s1(fsize_mismatch_err_s1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(prmry_reset2),
        .s2mm_fsize_mismatch_err_s(s2mm_fsize_mismatch_err_s),
        .s2mm_fsync_int(s2mm_fsync_int),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s2mm_halt(s2mm_halt),
        .s_axis_fifo_ainit_nosync(s_axis_fifo_ainit_nosync),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .\sig_user_skid_reg_reg[0] (p_3_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(data_count_af_threshold_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[0]),
        .Q(data_count_af_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[10]),
        .Q(data_count_af_threshold_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[11]),
        .Q(data_count_af_threshold_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[1]),
        .Q(data_count_af_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[2]),
        .Q(data_count_af_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[3]),
        .Q(data_count_af_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[4]),
        .Q(data_count_af_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[5]),
        .Q(data_count_af_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[6]),
        .Q(data_count_af_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[7]),
        .Q(data_count_af_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[8]),
        .Q(data_count_af_threshold_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(data_count_af_threshold_cdc_tig[9]),
        .Q(data_count_af_threshold_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr[1]),
        .Q(fsync_src_select_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr[2]),
        .Q(fsync_src_select_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsync_src_select_cdc_tig[0]),
        .Q(fsync_src_select_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fsync_src_select_cdc_tig[1]),
        .Q(fsync_src_select_d1[1]),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_vdma_afifo_builtin__parameterized0 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .E(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (s2mm_fsync_out_m_i),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_12 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_15 ),
        .Q(done_vsize_counter[0]),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\state_reg[1] (\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_4 ),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .Q(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_3 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1 ),
        .Q(delay_s2mm_fsync_core_till_mmap_done_flag),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10 
       (.I0(done_vsize_counter[11]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11 
       (.I0(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12 
       (.I0(done_vsize_counter[9]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ),
        .I1(done_vsize_counter[6]),
        .I2(done_vsize_counter[5]),
        .I3(done_vsize_counter[8]),
        .I4(done_vsize_counter[7]),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7 
       (.I0(done_vsize_counter[10]),
        .I1(done_vsize_counter[9]),
        .I2(done_vsize_counter[12]),
        .I3(done_vsize_counter[11]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8 
       (.I0(done_vsize_counter[2]),
        .I1(done_vsize_counter[1]),
        .I2(done_vsize_counter[4]),
        .I3(done_vsize_counter[3]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9 
       (.I0(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3 
       (.I0(done_vsize_counter[4]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4 
       (.I0(done_vsize_counter[3]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5 
       (.I0(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6 
       (.I0(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3 
       (.I0(done_vsize_counter[8]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4 
       (.I0(done_vsize_counter[7]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5 
       (.I0(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6 
       (.I0(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_14 ),
        .Q(done_vsize_counter[0]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_4 ),
        .Q(done_vsize_counter[10]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_3 ),
        .Q(done_vsize_counter[11]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_2 ),
        .Q(done_vsize_counter[12]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_CO_UNCONNECTED [3],\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_13 ),
        .Q(done_vsize_counter[1]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_12 ),
        .Q(done_vsize_counter[2]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_11 ),
        .Q(done_vsize_counter[3]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_10 ),
        .Q(done_vsize_counter[4]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_9 ),
        .Q(done_vsize_counter[5]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_8 ),
        .Q(done_vsize_counter[6]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_7 ),
        .Q(done_vsize_counter[7]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_6 ),
        .Q(done_vsize_counter[8]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_5 ),
        .Q(done_vsize_counter[9]),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3 ),
        .Q(fsize_err_to_dm_halt_flag),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_15 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .R(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_skid_buf
   (out,
    \sig_data_skid_reg_reg[16]_0 ,
    \FSM_onehot_state_reg[4] ,
    m_axis_tlast,
    m_axis_tuser,
    \r0_data_reg[31] ,
    \r0_keep_reg[3] ,
    m_axis_mm2s_aclk,
    SR,
    fifo_dout,
    E,
    p_88_out,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg );
  output out;
  output \sig_data_skid_reg_reg[16]_0 ;
  output \FSM_onehot_state_reg[4] ;
  output m_axis_tlast;
  output [0:0]m_axis_tuser;
  output [31:0]\r0_data_reg[31] ;
  output [3:0]\r0_keep_reg[3] ;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input [37:0]fifo_dout;
  input [0:0]E;
  input p_88_out;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;

  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire [0:0]SR;
  wire [37:0]fifo_dout;
  wire m_axis_mm2s_aclk;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire p_88_out;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign \FSM_onehot_state_reg[4]  = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  assign \sig_data_skid_reg_reg[16]_0  = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(fifo_dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(fifo_dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(fifo_dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(fifo_dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(fifo_dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(fifo_dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(fifo_dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(fifo_dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(fifo_dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(fifo_dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(fifo_dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(fifo_dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(fifo_dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(fifo_dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(fifo_dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(fifo_dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(fifo_dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(fifo_dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(fifo_dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(fifo_dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(fifo_dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(fifo_dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(fifo_dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(fifo_dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(fifo_dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(fifo_dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(fifo_dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(fifo_dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(fifo_dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(fifo_dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(fifo_dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(fifo_dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\r0_data_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\r0_data_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\r0_data_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\r0_data_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\r0_data_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\r0_data_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\r0_data_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\r0_data_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\r0_data_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\r0_data_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\r0_data_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\r0_data_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\r0_data_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\r0_data_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\r0_data_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\r0_data_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\r0_data_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\r0_data_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\r0_data_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\r0_data_reg[31] [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\r0_data_reg[31] [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\r0_data_reg[31] [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\r0_data_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\r0_data_reg[31] [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\r0_data_reg[31] [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\r0_data_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\r0_data_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\r0_data_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\r0_data_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\r0_data_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\r0_data_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\r0_data_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(fifo_dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[36]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0101030103010301)) 
    sig_m_valid_dup_i_1__2
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .I1(SR),
        .I2(sig_reset_reg),
        .I3(sig_m_valid_dup),
        .I4(p_88_out),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFC0000FDFC)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(sig_reset_reg),
        .I2(p_88_out),
        .I3(sig_s_ready_dup),
        .I4(SR),
        .I5(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(fifo_dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(fifo_dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(fifo_dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(fifo_dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\r0_keep_reg[3] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\r0_keep_reg[3] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\r0_keep_reg[3] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\r0_keep_reg[3] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(fifo_dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_tuser),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(fifo_dout[37]),
        .Q(sig_user_skid_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_skid_buf__parameterized0
   (sig_reset_reg,
    s2mm_fsync_int,
    M_User,
    M_VALID,
    SR,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    M_Last,
    s2mm_fsize_more_or_sof_late_s,
    s2mm_dummy_tready_fsync_src_sel_10,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ,
    p_6_in,
    s_axis_s2mm_tvalid_int,
    out,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ,
    s_axis_s2mm_tready,
    M_Data,
    M_STRB,
    s_axis_fifo_ainit_nosync,
    s_axis_s2mm_aclk,
    run_stop_reg,
    s_axis_s2mm_tuser_d1,
    s2mm_fsize_less_err_flag_10,
    s2mm_fsync_out_i,
    s2mm_chnl_ready,
    s_axis_s2mm_tready_i_axis_dw_conv,
    d_tready_before_fsync_clr_flag1,
    d_tready_before_fsync,
    d_tready_sof_late,
    s2mm_tuser_to_fsync_out,
    s_axis_s2mm_tready_signal,
    s_axis_s2mm_tvalid,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    s_axis_s2mm_tlast,
    E,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser);
  output sig_reset_reg;
  output s2mm_fsync_int;
  output [0:0]M_User;
  output M_VALID;
  output [0:0]SR;
  output \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  output M_Last;
  output s2mm_fsize_more_or_sof_late_s;
  output s2mm_dummy_tready_fsync_src_sel_10;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  output p_6_in;
  output s_axis_s2mm_tvalid_int;
  output out;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ;
  output s_axis_s2mm_tready;
  output [23:0]M_Data;
  output [2:0]M_STRB;
  input s_axis_fifo_ainit_nosync;
  input s_axis_s2mm_aclk;
  input run_stop_reg;
  input s_axis_s2mm_tuser_d1;
  input s2mm_fsize_less_err_flag_10;
  input s2mm_fsync_out_i;
  input s2mm_chnl_ready;
  input s_axis_s2mm_tready_i_axis_dw_conv;
  input d_tready_before_fsync_clr_flag1;
  input d_tready_before_fsync;
  input d_tready_sof_late;
  input s2mm_tuser_to_fsync_out;
  input s_axis_s2mm_tready_signal;
  input s_axis_s2mm_tvalid;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input s_axis_s2mm_tlast;
  input [0:0]E;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ;
  wire [23:0]M_Data;
  wire M_Last;
  wire [2:0]M_STRB;
  wire [0:0]M_User;
  wire [0:0]SR;
  wire d_tready_before_fsync;
  wire d_tready_before_fsync_clr_flag1;
  wire d_tready_sof_late;
  wire p_6_in;
  wire run_stop_reg;
  wire s2mm_chnl_ready;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_int;
  wire s2mm_fsync_out_i;
  wire s2mm_tuser_to_fsync_out;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_d1;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_int;
  wire [23:0]sig_data_skid_mux_out;
  wire [23:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [2:0]sig_strb_skid_mux_out;
  wire [2:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign M_VALID = sig_m_valid_out;
  assign out = sig_m_valid_dup;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[4]_i_2__0 
       (.I0(sig_m_valid_out),
        .I1(s2mm_chnl_ready),
        .O(s_axis_s2mm_tvalid_int));
  LUT5 #(
    .INIT(32'h2F000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__4 
       (.I0(M_User),
        .I1(s_axis_s2mm_tuser_d1),
        .I2(s2mm_fsize_less_err_flag_10),
        .I3(s2mm_dummy_tready_fsync_src_sel_10),
        .I4(sig_m_valid_out),
        .O(s2mm_fsize_more_or_sof_late_s));
  LUT6 #(
    .INIT(64'h8888888888888F88)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__1 
       (.I0(d_tready_before_fsync_clr_flag1),
        .I1(d_tready_before_fsync),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ),
        .I3(d_tready_sof_late),
        .I4(s2mm_chnl_ready),
        .I5(s2mm_tuser_to_fsync_out),
        .O(s2mm_dummy_tready_fsync_src_sel_10));
  LUT6 #(
    .INIT(64'hF700FFFFF700F700)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_1 
       (.I0(sig_m_valid_out),
        .I1(M_User),
        .I2(s_axis_s2mm_tuser_d1),
        .I3(s2mm_fsize_less_err_flag_10),
        .I4(s2mm_fsync_out_i),
        .I5(s_axis_fifo_ainit_nosync),
        .O(SR));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4 
       (.I0(M_Last),
        .I1(sig_m_valid_out),
        .I2(s2mm_chnl_ready),
        .I3(s_axis_s2mm_tready_i_axis_dw_conv),
        .O(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ));
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2 
       (.I0(run_stop_reg),
        .I1(s_axis_s2mm_tuser_d1),
        .I2(M_User),
        .I3(sig_m_valid_out),
        .O(s2mm_fsync_int));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2 
       (.I0(sig_m_valid_out),
        .I1(M_User),
        .I2(s_axis_s2mm_tuser_d1),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1 
       (.I0(sig_m_valid_out),
        .I1(M_User),
        .I2(d_tready_before_fsync_clr_flag1),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I4(s2mm_chnl_ready),
        .I5(d_tready_sof_late),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg ));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1 
       (.I0(s2mm_tuser_to_fsync_out),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ),
        .I2(d_tready_before_fsync_clr_flag1),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I4(s2mm_fsync_out_i),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1 
       (.I0(M_User),
        .I1(sig_m_valid_out),
        .O(p_6_in));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(M_Data[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(M_Data[10]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(M_Data[11]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(M_Data[12]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(M_Data[13]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(M_Data[14]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(M_Data[15]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(M_Data[16]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(M_Data[17]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(M_Data[18]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(M_Data[19]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(M_Data[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(M_Data[20]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(M_Data[21]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(M_Data[22]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(M_Data[23]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(M_Data[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(M_Data[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(M_Data[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(M_Data[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(M_Data[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(M_Data[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(M_Data[8]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(M_Data[9]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(s_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(M_Last),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(s_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(sig_s_ready_dup),
        .I2(s_axis_s2mm_tready_signal),
        .I3(s_axis_s2mm_tvalid),
        .I4(s_axis_fifo_ainit_nosync),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_axis_fifo_ainit_nosync),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFBFAA)) 
    sig_s_ready_dup_i_1__3
       (.I0(s_axis_s2mm_tready_signal),
        .I1(s_axis_s2mm_tvalid),
        .I2(sig_m_valid_dup),
        .I3(sig_s_ready_dup),
        .I4(sig_reset_reg),
        .I5(s_axis_fifo_ainit_nosync),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__3 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__3 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(M_STRB[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(M_STRB[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(M_STRB[2]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(s_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tuser),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(M_User),
        .R(s_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tuser),
        .Q(sig_user_skid_reg),
        .R(s_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_sm
   (tstvect_fsync_d2,
    tstvect_fsync_d1,
    frame_sync_reg,
    s_axis_cmd_tvalid_reg,
    zero_vsize_err,
    zero_hsize_err,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ,
    load_new_addr,
    halted_set_i0,
    p_43_out,
    D,
    dma_interr_reg,
    SR,
    m_axi_mm2s_aclk,
    zero_vsize_err0,
    zero_hsize_err0,
    O,
    \stride_vid_reg[7] ,
    \stride_vid_reg[11] ,
    \stride_vid_reg[15] ,
    p_28_out,
    p_75_out,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ,
    Q,
    mm2s_prmry_resetn,
    dwidth_fifo_pipe_empty_m,
    datamover_idle,
    dma_err,
    p_81_out,
    mm2s_halt,
    s_axis_cmd_tvalid_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    p_62_out,
    CO,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    mm2s_axi2ip_wrce,
    interr_i_reg,
    dma_interr_reg_0,
    \hsize_vid_reg[15] ,
    err_i_reg);
  output tstvect_fsync_d2;
  output tstvect_fsync_d1;
  output frame_sync_reg;
  output s_axis_cmd_tvalid_reg;
  output zero_vsize_err;
  output zero_hsize_err;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  output load_new_addr;
  output halted_set_i0;
  output p_43_out;
  output [48:0]D;
  output dma_interr_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input [3:0]O;
  input [3:0]\stride_vid_reg[7] ;
  input [3:0]\stride_vid_reg[11] ;
  input [3:0]\stride_vid_reg[15] ;
  input p_28_out;
  input [0:0]p_75_out;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  input [12:0]Q;
  input mm2s_prmry_resetn;
  input dwidth_fifo_pipe_empty_m;
  input datamover_idle;
  input dma_err;
  input p_81_out;
  input mm2s_halt;
  input s_axis_cmd_tvalid_reg_0;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input p_62_out;
  input [0:0]CO;
  input \dmacr_i_reg[2] ;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]mm2s_axi2ip_wrce;
  input interr_i_reg;
  input dma_interr_reg_0;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]err_i_reg;

  wire [0:0]CO;
  wire [48:0]D;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire axis_data_available;
  wire cmnd_idle;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[4]_i_2_n_0 ;
  wire \cmnds_queued[4]_i_3_n_0 ;
  wire \cmnds_queued[4]_i_4_n_0 ;
  wire \cmnds_queued[4]_i_5_n_0 ;
  wire \cmnds_queued[4]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_1 ;
  wire \cmnds_queued_reg[4]_i_1_n_2 ;
  wire \cmnds_queued_reg[4]_i_1_n_3 ;
  wire \cmnds_queued_reg[4]_i_1_n_4 ;
  wire \cmnds_queued_reg[4]_i_1_n_5 ;
  wire \cmnds_queued_reg[4]_i_1_n_6 ;
  wire \cmnds_queued_reg[4]_i_1_n_7 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire [7:0]cmnds_queued_reg__0;
  wire datamover_idle;
  wire \dm_address[0]_i_1_n_0 ;
  wire \dm_address[16]_i_2_n_0 ;
  wire \dm_address[16]_i_3_n_0 ;
  wire \dm_address[16]_i_4_n_0 ;
  wire \dm_address[16]_i_5_n_0 ;
  wire \dm_address[20]_i_2_n_0 ;
  wire \dm_address[20]_i_3_n_0 ;
  wire \dm_address[20]_i_4_n_0 ;
  wire \dm_address[20]_i_5_n_0 ;
  wire \dm_address[24]_i_2_n_0 ;
  wire \dm_address[24]_i_3_n_0 ;
  wire \dm_address[24]_i_4_n_0 ;
  wire \dm_address[24]_i_5_n_0 ;
  wire \dm_address[28]_i_2_n_0 ;
  wire \dm_address[28]_i_3_n_0 ;
  wire \dm_address[28]_i_4_n_0 ;
  wire \dm_address[28]_i_5_n_0 ;
  wire [31:16]dm_address_reg;
  wire \dm_address_reg[16]_i_1_n_0 ;
  wire \dm_address_reg[16]_i_1_n_1 ;
  wire \dm_address_reg[16]_i_1_n_2 ;
  wire \dm_address_reg[16]_i_1_n_3 ;
  wire \dm_address_reg[16]_i_1_n_4 ;
  wire \dm_address_reg[16]_i_1_n_5 ;
  wire \dm_address_reg[16]_i_1_n_6 ;
  wire \dm_address_reg[16]_i_1_n_7 ;
  wire \dm_address_reg[20]_i_1_n_0 ;
  wire \dm_address_reg[20]_i_1_n_1 ;
  wire \dm_address_reg[20]_i_1_n_2 ;
  wire \dm_address_reg[20]_i_1_n_3 ;
  wire \dm_address_reg[20]_i_1_n_4 ;
  wire \dm_address_reg[20]_i_1_n_5 ;
  wire \dm_address_reg[20]_i_1_n_6 ;
  wire \dm_address_reg[20]_i_1_n_7 ;
  wire \dm_address_reg[24]_i_1_n_0 ;
  wire \dm_address_reg[24]_i_1_n_1 ;
  wire \dm_address_reg[24]_i_1_n_2 ;
  wire \dm_address_reg[24]_i_1_n_3 ;
  wire \dm_address_reg[24]_i_1_n_4 ;
  wire \dm_address_reg[24]_i_1_n_5 ;
  wire \dm_address_reg[24]_i_1_n_6 ;
  wire \dm_address_reg[24]_i_1_n_7 ;
  wire \dm_address_reg[28]_i_1_n_1 ;
  wire \dm_address_reg[28]_i_1_n_2 ;
  wire \dm_address_reg[28]_i_1_n_3 ;
  wire \dm_address_reg[28]_i_1_n_4 ;
  wire \dm_address_reg[28]_i_1_n_5 ;
  wire \dm_address_reg[28]_i_1_n_6 ;
  wire \dm_address_reg[28]_i_1_n_7 ;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  (* RTL_KEEP = "yes" *) wire [2:0]dmacntrl_cs;
  wire dmacntrl_ns1;
  wire dmacntrl_ns14_out;
  wire \dmacr_i_reg[2] ;
  wire dwidth_fifo_pipe_empty_m;
  wire [0:0]err_i_reg;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire halted_set_i0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire p_28_out;
  wire p_43_out;
  wire p_62_out;
  wire [0:0]p_75_out;
  wire p_81_out;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_cmd_tvalid_reg_0;
  wire [3:0]\stride_vid_reg[11] ;
  wire [3:0]\stride_vid_reg[15] ;
  wire [3:0]\stride_vid_reg[7] ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire \vert_count[0]_i_10_n_0 ;
  wire \vert_count[0]_i_1_n_0 ;
  wire \vert_count[0]_i_3_n_0 ;
  wire \vert_count[0]_i_4_n_0 ;
  wire \vert_count[0]_i_5_n_0 ;
  wire \vert_count[0]_i_6_n_0 ;
  wire \vert_count[0]_i_7__0_n_0 ;
  wire \vert_count[0]_i_8_n_0 ;
  wire \vert_count[0]_i_9_n_0 ;
  wire \vert_count[12]_i_2_n_0 ;
  wire \vert_count[4]_i_2_n_0 ;
  wire \vert_count[4]_i_3_n_0 ;
  wire \vert_count[4]_i_4_n_0 ;
  wire \vert_count[4]_i_5_n_0 ;
  wire \vert_count[4]_i_6_n_0 ;
  wire \vert_count[4]_i_7_n_0 ;
  wire \vert_count[4]_i_8_n_0 ;
  wire \vert_count[4]_i_9_n_0 ;
  wire \vert_count[8]_i_2_n_0 ;
  wire \vert_count[8]_i_3_n_0 ;
  wire \vert_count[8]_i_4_n_0 ;
  wire \vert_count[8]_i_5_n_0 ;
  wire \vert_count[8]_i_6_n_0 ;
  wire \vert_count[8]_i_7_n_0 ;
  wire \vert_count[8]_i_8_n_0 ;
  wire \vert_count[8]_i_9_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2_n_0 ;
  wire \vert_count_reg[0]_i_2_n_1 ;
  wire \vert_count_reg[0]_i_2_n_2 ;
  wire \vert_count_reg[0]_i_2_n_3 ;
  wire \vert_count_reg[0]_i_2_n_4 ;
  wire \vert_count_reg[0]_i_2_n_5 ;
  wire \vert_count_reg[0]_i_2_n_6 ;
  wire \vert_count_reg[0]_i_2_n_7 ;
  wire \vert_count_reg[12]_i_1_n_7 ;
  wire \vert_count_reg[4]_i_1_n_0 ;
  wire \vert_count_reg[4]_i_1_n_1 ;
  wire \vert_count_reg[4]_i_1_n_2 ;
  wire \vert_count_reg[4]_i_1_n_3 ;
  wire \vert_count_reg[4]_i_1_n_4 ;
  wire \vert_count_reg[4]_i_1_n_5 ;
  wire \vert_count_reg[4]_i_1_n_6 ;
  wire \vert_count_reg[4]_i_1_n_7 ;
  wire \vert_count_reg[8]_i_1_n_0 ;
  wire \vert_count_reg[8]_i_1_n_1 ;
  wire \vert_count_reg[8]_i_1_n_2 ;
  wire \vert_count_reg[8]_i_1_n_3 ;
  wire \vert_count_reg[8]_i_1_n_4 ;
  wire \vert_count_reg[8]_i_1_n_5 ;
  wire \vert_count_reg[8]_i_1_n_6 ;
  wire \vert_count_reg[8]_i_1_n_7 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_dm_address_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ),
        .I1(dmacntrl_cs[0]),
        .I2(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I4(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006626)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(axis_data_available),
        .I3(s_axis_cmd_tvalid_reg_0),
        .I4(dmacntrl_ns14_out),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h005530FF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I1(dmacntrl_ns14_out),
        .I2(p_75_out),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I2(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000015F010A0)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_ns1),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(p_75_out),
        .I5(dmacntrl_ns14_out),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I2(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040004000000F00)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(dmacntrl_ns14_out),
        .I1(dmacntrl_ns1),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h5E5F)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(\dmacr_i_reg[2] ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(dmacntrl_ns14_out),
        .I1(vert_count_reg[10]),
        .I2(vert_count_reg[12]),
        .I3(vert_count_reg[7]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(vert_count_reg[1]),
        .I1(vert_count_reg[0]),
        .I2(vert_count_reg[9]),
        .I3(vert_count_reg[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(vert_count_reg[8]),
        .I2(vert_count_reg[3]),
        .I3(vert_count_reg[4]),
        .I4(vert_count_reg[5]),
        .I5(vert_count_reg[6]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2 
       (.I0(cmnds_queued_reg__0[3]),
        .I1(cmnd_idle),
        .I2(cmnds_queued_reg__0[2]),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ),
        .O(p_43_out));
  LUT4 #(
    .INIT(16'h0010)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(\dmacr_i_reg[2] ),
        .I3(dmacntrl_cs[1]),
        .O(cmnd_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(cmnds_queued_reg__0[7]),
        .I1(cmnds_queued_reg__0[6]),
        .I2(cmnds_queued_reg__0[1]),
        .I3(cmnds_queued_reg__0[0]),
        .I4(cmnds_queued_reg__0[4]),
        .I5(cmnds_queued_reg__0[5]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I1(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns14_out),
        .I4(dmacntrl_ns1),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_3 
       (.I0(axis_data_available),
        .I1(s_axis_cmd_tvalid_reg_0),
        .O(dmacntrl_ns1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address_reg[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\hsize_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(s_axis_cmd_tvalid_reg_0),
        .I1(axis_data_available),
        .I2(dmacntrl_ns14_out),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[1]),
        .O(write_cmnd_cmb));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2 
       (.I0(frame_sync_reg),
        .I1(dma_err),
        .I2(p_81_out),
        .I3(mm2s_halt),
        .O(dmacntrl_ns14_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s_axis_cmd_tvalid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAA8AAAA)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(p_75_out),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\dmacr_i_reg[2] ),
        .I5(dmacntrl_cs[1]),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ),
        .Q(axis_data_available),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .I1(mm2s_axi2ip_wrce),
        .I2(interr_i_reg),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_0),
        .O(dma_interr_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg__0[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2 
       (.I0(cmnds_queued_reg__0[1]),
        .O(\cmnds_queued[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3 
       (.I0(cmnds_queued_reg__0[3]),
        .I1(cmnds_queued_reg__0[4]),
        .O(\cmnds_queued[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4 
       (.I0(cmnds_queued_reg__0[2]),
        .I1(cmnds_queued_reg__0[3]),
        .O(\cmnds_queued[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(cmnds_queued_reg__0[2]),
        .O(\cmnds_queued[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6 
       (.I0(cmnds_queued_reg__0[1]),
        .I1(p_62_out),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(s_axis_cmd_tvalid_reg),
        .O(\cmnds_queued[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(p_62_out),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg__0[6]),
        .I1(cmnds_queued_reg__0[7]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg__0[5]),
        .I1(cmnds_queued_reg__0[6]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg__0[4]),
        .I1(cmnds_queued_reg__0[5]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg__0[0]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_7 ),
        .Q(cmnds_queued_reg__0[1]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_6 ),
        .Q(cmnds_queued_reg__0[2]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_5 ),
        .Q(cmnds_queued_reg__0[3]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_4 ),
        .Q(cmnds_queued_reg__0[4]),
        .R(err_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1_n_0 ,\cmnds_queued_reg[4]_i_1_n_1 ,\cmnds_queued_reg[4]_i_1_n_2 ,\cmnds_queued_reg[4]_i_1_n_3 }),
        .CYINIT(cmnds_queued_reg__0[0]),
        .DI({cmnds_queued_reg__0[3:1],\cmnds_queued[4]_i_2_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1_n_4 ,\cmnds_queued_reg[4]_i_1_n_5 ,\cmnds_queued_reg[4]_i_1_n_6 ,\cmnds_queued_reg[4]_i_1_n_7 }),
        .S({\cmnds_queued[4]_i_3_n_0 ,\cmnds_queued[4]_i_4_n_0 ,\cmnds_queued[4]_i_5_n_0 ,\cmnds_queued[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_7 ),
        .Q(cmnds_queued_reg__0[5]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_6 ),
        .Q(cmnds_queued_reg__0[6]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_5 ),
        .Q(cmnds_queued_reg__0[7]),
        .R(err_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3 
       (.CI(\cmnds_queued_reg[4]_i_1_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg__0[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4_n_0 ,\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 }));
  LUT5 #(
    .INIT(32'h00300200)) 
    \dm_address[0]_i_1 
       (.I0(p_75_out),
        .I1(dmacntrl_ns14_out),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .O(\dm_address[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[19]),
        .O(\dm_address[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[18]),
        .O(\dm_address[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[17]),
        .O(\dm_address[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[16]),
        .O(\dm_address[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[23]),
        .O(\dm_address[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[22]),
        .O(\dm_address[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[21]),
        .O(\dm_address[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[20]),
        .O(\dm_address[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[27]),
        .O(\dm_address[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[26]),
        .O(\dm_address[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[25]),
        .O(\dm_address[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[24]),
        .O(\dm_address[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_2 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[31]),
        .O(\dm_address[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_3 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[30]),
        .O(\dm_address[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_4 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[29]),
        .O(\dm_address[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_5 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ),
        .I1(load_new_addr),
        .I2(dm_address_reg[28]),
        .O(\dm_address[28]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[11] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[11] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_7 ),
        .Q(dm_address_reg[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[16]_i_1 
       (.CI(CO),
        .CO({\dm_address_reg[16]_i_1_n_0 ,\dm_address_reg[16]_i_1_n_1 ,\dm_address_reg[16]_i_1_n_2 ,\dm_address_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[16]_i_1_n_4 ,\dm_address_reg[16]_i_1_n_5 ,\dm_address_reg[16]_i_1_n_6 ,\dm_address_reg[16]_i_1_n_7 }),
        .S({\dm_address[16]_i_2_n_0 ,\dm_address[16]_i_3_n_0 ,\dm_address[16]_i_4_n_0 ,\dm_address[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_6 ),
        .Q(dm_address_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_5 ),
        .Q(dm_address_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[16]_i_1_n_4 ),
        .Q(dm_address_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[20]_i_1_n_7 ),
        .Q(dm_address_reg[20]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[20]_i_1 
       (.CI(\dm_address_reg[16]_i_1_n_0 ),
        .CO({\dm_address_reg[20]_i_1_n_0 ,\dm_address_reg[20]_i_1_n_1 ,\dm_address_reg[20]_i_1_n_2 ,\dm_address_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[20]_i_1_n_4 ,\dm_address_reg[20]_i_1_n_5 ,\dm_address_reg[20]_i_1_n_6 ,\dm_address_reg[20]_i_1_n_7 }),
        .S({\dm_address[20]_i_2_n_0 ,\dm_address[20]_i_3_n_0 ,\dm_address[20]_i_4_n_0 ,\dm_address[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[20]_i_1_n_6 ),
        .Q(dm_address_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[20]_i_1_n_5 ),
        .Q(dm_address_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[20]_i_1_n_4 ),
        .Q(dm_address_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_7 ),
        .Q(dm_address_reg[24]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[24]_i_1 
       (.CI(\dm_address_reg[20]_i_1_n_0 ),
        .CO({\dm_address_reg[24]_i_1_n_0 ,\dm_address_reg[24]_i_1_n_1 ,\dm_address_reg[24]_i_1_n_2 ,\dm_address_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[24]_i_1_n_4 ,\dm_address_reg[24]_i_1_n_5 ,\dm_address_reg[24]_i_1_n_6 ,\dm_address_reg[24]_i_1_n_7 }),
        .S({\dm_address[24]_i_2_n_0 ,\dm_address[24]_i_3_n_0 ,\dm_address[24]_i_4_n_0 ,\dm_address[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_6 ),
        .Q(dm_address_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_5 ),
        .Q(dm_address_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[24]_i_1_n_4 ),
        .Q(dm_address_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[28]_i_1_n_7 ),
        .Q(dm_address_reg[28]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[28]_i_1 
       (.CI(\dm_address_reg[24]_i_1_n_0 ),
        .CO({\NLW_dm_address_reg[28]_i_1_CO_UNCONNECTED [3],\dm_address_reg[28]_i_1_n_1 ,\dm_address_reg[28]_i_1_n_2 ,\dm_address_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\dm_address_reg[28]_i_1_n_4 ,\dm_address_reg[28]_i_1_n_5 ,\dm_address_reg[28]_i_1_n_6 ,\dm_address_reg[28]_i_1_n_7 }),
        .S({\dm_address[28]_i_2_n_0 ,\dm_address[28]_i_3_n_0 ,\dm_address[28]_i_4_n_0 ,\dm_address[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[28]_i_1_n_6 ),
        .Q(dm_address_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[28]_i_1_n_5 ),
        .Q(dm_address_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\dm_address_reg[28]_i_1_n_4 ),
        .Q(dm_address_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[7] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[7] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[7] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[7] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[11] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\dm_address[0]_i_1_n_0 ),
        .D(\stride_vid_reg[11] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_28_out),
        .Q(tstvect_fsync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    halted_set_i_i_1
       (.I0(p_43_out),
        .I1(dwidth_fifo_pipe_empty_m),
        .I2(datamover_idle),
        .I3(p_75_out),
        .O(halted_set_i0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000220000003000)) 
    \vert_count[0]_i_1 
       (.I0(dmacntrl_ns1),
        .I1(dmacntrl_ns14_out),
        .I2(p_75_out),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[2]),
        .I5(dmacntrl_cs[0]),
        .O(\vert_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_6 
       (.I0(load_new_addr),
        .O(\vert_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7__0 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(vert_count_reg[12]),
        .I2(load_new_addr),
        .O(\vert_count[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_2 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_2 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_3 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_4 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_5 
       (.I0(load_new_addr),
        .O(\vert_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_7 ),
        .Q(vert_count_reg[0]),
        .R(SR));
  CARRY4 \vert_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2_n_0 ,\vert_count_reg[0]_i_2_n_1 ,\vert_count_reg[0]_i_2_n_2 ,\vert_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3_n_0 ,\vert_count[0]_i_4_n_0 ,\vert_count[0]_i_5_n_0 ,\vert_count[0]_i_6_n_0 }),
        .O({\vert_count_reg[0]_i_2_n_4 ,\vert_count_reg[0]_i_2_n_5 ,\vert_count_reg[0]_i_2_n_6 ,\vert_count_reg[0]_i_2_n_7 }),
        .S({\vert_count[0]_i_7__0_n_0 ,\vert_count[0]_i_8_n_0 ,\vert_count[0]_i_9_n_0 ,\vert_count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_5 ),
        .Q(vert_count_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_4 ),
        .Q(vert_count_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[12]_i_1_n_7 ),
        .Q(vert_count_reg[12]),
        .R(SR));
  CARRY4 \vert_count_reg[12]_i_1 
       (.CI(\vert_count_reg[8]_i_1_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_6 ),
        .Q(vert_count_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_5 ),
        .Q(vert_count_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_4 ),
        .Q(vert_count_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_7 ),
        .Q(vert_count_reg[4]),
        .R(SR));
  CARRY4 \vert_count_reg[4]_i_1 
       (.CI(\vert_count_reg[0]_i_2_n_0 ),
        .CO({\vert_count_reg[4]_i_1_n_0 ,\vert_count_reg[4]_i_1_n_1 ,\vert_count_reg[4]_i_1_n_2 ,\vert_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2_n_0 ,\vert_count[4]_i_3_n_0 ,\vert_count[4]_i_4_n_0 ,\vert_count[4]_i_5_n_0 }),
        .O({\vert_count_reg[4]_i_1_n_4 ,\vert_count_reg[4]_i_1_n_5 ,\vert_count_reg[4]_i_1_n_6 ,\vert_count_reg[4]_i_1_n_7 }),
        .S({\vert_count[4]_i_6_n_0 ,\vert_count[4]_i_7_n_0 ,\vert_count[4]_i_8_n_0 ,\vert_count[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_6 ),
        .Q(vert_count_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_5 ),
        .Q(vert_count_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_4 ),
        .Q(vert_count_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_7 ),
        .Q(vert_count_reg[8]),
        .R(SR));
  CARRY4 \vert_count_reg[8]_i_1 
       (.CI(\vert_count_reg[4]_i_1_n_0 ),
        .CO({\vert_count_reg[8]_i_1_n_0 ,\vert_count_reg[8]_i_1_n_1 ,\vert_count_reg[8]_i_1_n_2 ,\vert_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2_n_0 ,\vert_count[8]_i_3_n_0 ,\vert_count[8]_i_4_n_0 ,\vert_count[8]_i_5_n_0 }),
        .O({\vert_count_reg[8]_i_1_n_4 ,\vert_count_reg[8]_i_1_n_5 ,\vert_count_reg[8]_i_1_n_6 ,\vert_count_reg[8]_i_1_n_7 }),
        .S({\vert_count[8]_i_6_n_0 ,\vert_count[8]_i_7_n_0 ,\vert_count[8]_i_8_n_0 ,\vert_count[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_6 ),
        .Q(vert_count_reg[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(SR));
  LUT5 #(
    .INIT(32'h00001000)) 
    zero_vsize_err_i_4
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(p_75_out),
        .I4(dmacntrl_ns14_out),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_sm__parameterized0
   (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    tstvect_fsync_d2,
    tstvect_fsync_d1,
    s_axis_cmd_tvalid_reg,
    zero_hsize_err,
    zero_vsize_err,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ,
    halt_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    fsize_err_to_dm_halt_flag_ored,
    load_new_addr,
    halted_set_i0,
    s2mm_ftchcmdsts_idle,
    D,
    s2mm_dma_interr_set_minus_frame_errors,
    \s_axis_cmd_tdata_reg[63] ,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_fsize_mismatch_err_s,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_m_i,
    zero_hsize_err0,
    zero_vsize_err0,
    drop_fsync_d_pulse_gen_fsize_less_err,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ,
    O,
    \stride_vid_reg[7] ,
    \stride_vid_reg[11] ,
    \stride_vid_reg[15] ,
    s2mm_cdc2dmac_fsync,
    s2mm_stop,
    run_stop_d1,
    s2mm_dmacr,
    s2mm_soft_reset,
    soft_reset_d1,
    prmry_resetn_i_reg,
    s2mm_tstvect_fsync,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    p_3_out,
    fsize_err_to_dm_halt_flag,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ,
    s_axis_cmd_tvalid_reg_0,
    Q,
    out,
    datamover_idle,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    flag_to_repeat_after_fsize_less_err,
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ,
    halt_i_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    s2mm_halt,
    dma_err,
    \INFERRED_GEN.cnt_i_reg[2] ,
    m_axis_s2mm_sts_tready,
    interr_i_reg,
    CO,
    mstr_reverse_order,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    halted_reg,
    s2mm_fsize_less_err_flag_10,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_m_valid_out_reg,
    valid_frame_sync_d2,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \hsize_vid_reg[15] ,
    err_i_reg);
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output tstvect_fsync_d2;
  output tstvect_fsync_d1;
  output s_axis_cmd_tvalid_reg;
  output zero_hsize_err;
  output zero_vsize_err;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ;
  output \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  output halt_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  output fsize_err_to_dm_halt_flag_ored;
  output load_new_addr;
  output halted_set_i0;
  output s2mm_ftchcmdsts_idle;
  output [4:0]D;
  output s2mm_dma_interr_set_minus_frame_errors;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output s2mm_fsize_mismatch_err_s;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_m_i;
  input zero_hsize_err0;
  input zero_vsize_err0;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ;
  input [3:0]O;
  input [3:0]\stride_vid_reg[7] ;
  input [3:0]\stride_vid_reg[11] ;
  input [3:0]\stride_vid_reg[15] ;
  input s2mm_cdc2dmac_fsync;
  input s2mm_stop;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input prmry_resetn_i_reg;
  input s2mm_tstvect_fsync;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input p_3_out;
  input fsize_err_to_dm_halt_flag;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  input s_axis_cmd_tvalid_reg_0;
  input [12:0]Q;
  input out;
  input datamover_idle;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input flag_to_repeat_after_fsize_less_err;
  input [4:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ;
  input halt_i_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input s2mm_halt;
  input dma_err;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input m_axis_s2mm_sts_tready;
  input interr_i_reg;
  input [0:0]CO;
  input mstr_reverse_order;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input [0:0]halted_reg;
  input s2mm_fsize_less_err_flag_10;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input sig_m_valid_out_reg;
  input valid_frame_sync_d2;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [15:0]\hsize_vid_reg[15] ;
  input [0:0]err_i_reg;

  wire [0:0]CO;
  wire [4:0]D;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire [4:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_15 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_16 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_17 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_19 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_20 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_21 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_22 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_24 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued[0]_i_1__0_n_0 ;
  wire \cmnds_queued[4]_i_2__0_n_0 ;
  wire \cmnds_queued[4]_i_3__0_n_0 ;
  wire \cmnds_queued[4]_i_4__0_n_0 ;
  wire \cmnds_queued[4]_i_5__0_n_0 ;
  wire \cmnds_queued[4]_i_6__0_n_0 ;
  wire \cmnds_queued[7]_i_2__0_n_0 ;
  wire \cmnds_queued[7]_i_4__0_n_0 ;
  wire \cmnds_queued[7]_i_5__0_n_0 ;
  wire \cmnds_queued[7]_i_6__0_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire \cmnds_queued_reg[4]_i_1__0_n_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_1 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_2 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_3 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_4 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_5 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_6 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_7 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_2 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_3 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_5 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_6 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_7 ;
  wire datamover_idle;
  wire [31:16]dm_address_reg;
  wire dma_err;
  (* RTL_KEEP = "yes" *) wire [2:0]dmacntrl_cs;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire [0:0]err_i_reg;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_err_to_dm_halt_flag_ored;
  wire halt_i0;
  wire halt_i_reg;
  wire [0:0]halted_reg;
  wire halted_set_i0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire mstr_reverse_order;
  wire out;
  wire p_3_out;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_less_err_flag_10;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_out_m_d1;
  wire s2mm_fsync_out_m_i;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_s2mm_aclk;
  wire sig_m_valid_out_reg;
  wire soft_reset_d1;
  wire [3:0]\stride_vid_reg[11] ;
  wire [3:0]\stride_vid_reg[15] ;
  wire [3:0]\stride_vid_reg[7] ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire [12:0]vert_count_reg;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5__0 
       (.I0(vert_count_reg[12]),
        .I1(vert_count_reg[9]),
        .I2(vert_count_reg[11]),
        .I3(vert_count_reg[7]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6__0 
       (.I0(vert_count_reg[8]),
        .I1(vert_count_reg[4]),
        .I2(vert_count_reg[2]),
        .I3(vert_count_reg[10]),
        .I4(vert_count_reg[3]),
        .I5(vert_count_reg[5]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46 ),
        .Q(dmacntrl_cs[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47 ),
        .Q(dmacntrl_cs[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48 ),
        .Q(dmacntrl_cs[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[4]),
        .I2(cmnds_queued_reg[2]),
        .I3(s2mm_dmacr[0]),
        .I4(halt_i_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized24 \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF 
       (.CO(CO),
        .D(D),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46 ),
        .\FSM_sequential_dmacntrl_cs_reg[1] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47 ),
        .\FSM_sequential_dmacntrl_cs_reg[2] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48 ),
        .\GENLOCK_FOR_MASTER.mstr_reverse_order_reg (\GENLOCK_FOR_MASTER.mstr_reverse_order_reg ),
        .\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] (\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg (\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg (\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .O({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_15 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_16 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_17 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18 }),
        .Q(Q),
        .SR(SR),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .\cmnds_queued_reg[1] (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ),
        .\cmnds_queued_reg[7] ({cmnds_queued_reg[7:5],cmnds_queued_reg[3],cmnds_queued_reg[0]}),
        .datamover_idle(datamover_idle),
        .dm_address_reg(dm_address_reg),
        .\dm_address_reg[19] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 }),
        .\dm_address_reg[23] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35 }),
        .\dm_address_reg[27] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39 }),
        .\dm_address_reg[31] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43 }),
        .\dm_address_reg_0__s_port_] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .dma_err(dma_err),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .frame_sync_reg(frame_sync_reg),
        .halt_i0(halt_i0),
        .halt_i_reg(halt_i_reg),
        .halted_reg(halted_reg),
        .halted_set_i0(halted_set_i0),
        .in0(dmacntrl_cs),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mstr_reverse_order(mstr_reverse_order),
        .out(dmacntrl_cs),
        .prmry_reset2(prmry_reset2),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmry_resetn_i_reg_0(out),
        .run_stop_d1(run_stop_d1),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_stop(s2mm_stop),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg_0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .soft_reset_d1(soft_reset_d1),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .vert_count_reg(vert_count_reg),
        .\vert_count_reg[0]_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .\vert_count_reg[11] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_24 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26 }),
        .\vert_count_reg[12] (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27 ),
        .\vert_count_reg[12]_0 (\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ),
        .\vert_count_reg[7] ({\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_19 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_20 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_21 ,\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_22 }),
        .\vert_count_reg_0__s_port_] (load_new_addr),
        .vert_count_reg_8__s_port_(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ),
        .write_cmnd_cmb(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(drop_fsync_d_pulse_gen_fsize_less_err),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I2(out),
        .I3(s2mm_fsync_out_m_d1),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_out_m_i),
        .Q(s2mm_fsync_out_m_d1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0 
       (.I0(out),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1__0_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(dm_address_reg[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7 ),
        .D(\hsize_vid_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(s_axis_cmd_tvalid_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_3 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ),
        .O(s2mm_fsize_mismatch_err_s));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1 
       (.I0(s2mm_fsize_less_err_flag_10),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I4(sig_m_valid_out_reg),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .I1(s2mm_axi2ip_wrce),
        .I2(interr_i_reg),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .O(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1__0 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2__0 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3__0 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4__0 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(\INFERRED_GEN.cnt_i_reg[2] ),
        .I3(s_axis_cmd_tvalid_reg),
        .O(\cmnds_queued[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4__0 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5__0 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued[0]_i_1__0_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(err_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1__0_n_0 ,\cmnds_queued_reg[4]_i_1__0_n_1 ,\cmnds_queued_reg[4]_i_1__0_n_2 ,\cmnds_queued_reg[4]_i_1__0_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2__0_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1__0_n_4 ,\cmnds_queued_reg[4]_i_1__0_n_5 ,\cmnds_queued_reg[4]_i_1__0_n_6 ,\cmnds_queued_reg[4]_i_1__0_n_7 }),
        .S({\cmnds_queued[4]_i_3__0_n_0 ,\cmnds_queued[4]_i_4__0_n_0 ,\cmnds_queued[4]_i_5__0_n_0 ,\cmnds_queued[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(err_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(err_i_reg));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3__0 
       (.CI(\cmnds_queued_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3__0_n_2 ,\cmnds_queued_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3__0_n_5 ,\cmnds_queued_reg[7]_i_3__0_n_6 ,\cmnds_queued_reg[7]_i_3__0_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4__0_n_0 ,\cmnds_queued[7]_i_5__0_n_0 ,\cmnds_queued[7]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(O[0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[11] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[11] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31 ),
        .Q(dm_address_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_30 ),
        .Q(dm_address_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29 ),
        .Q(dm_address_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_28 ),
        .Q(dm_address_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(O[1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35 ),
        .Q(dm_address_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34 ),
        .Q(dm_address_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33 ),
        .Q(dm_address_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32 ),
        .Q(dm_address_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39 ),
        .Q(dm_address_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38 ),
        .Q(dm_address_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37 ),
        .Q(dm_address_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36 ),
        .Q(dm_address_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43 ),
        .Q(dm_address_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42 ),
        .Q(dm_address_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(O[2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41 ),
        .Q(dm_address_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40 ),
        .Q(dm_address_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(O[3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[7] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[7] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[7] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[7] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[11] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_4 ),
        .D(\stride_vid_reg[11] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    dma_interr_i_3
       (.I0(interr_i_reg),
        .I1(zero_vsize_err),
        .I2(zero_hsize_err),
        .O(s2mm_dma_interr_set_minus_frame_errors));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_cdc2dmac_fsync),
        .Q(tstvect_fsync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(\s_axis_cmd_tdata_reg[63] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(\s_axis_cmd_tdata_reg[63] [10]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(\s_axis_cmd_tdata_reg[63] [11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(\s_axis_cmd_tdata_reg[63] [12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(\s_axis_cmd_tdata_reg[63] [13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(\s_axis_cmd_tdata_reg[63] [14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(\s_axis_cmd_tdata_reg[63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(\s_axis_cmd_tdata_reg[63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\s_axis_cmd_tdata_reg[63] [16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(\s_axis_cmd_tdata_reg[63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(\s_axis_cmd_tdata_reg[63] [17]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(\s_axis_cmd_tdata_reg[63] [18]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(\s_axis_cmd_tdata_reg[63] [19]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(\s_axis_cmd_tdata_reg[63] [20]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(\s_axis_cmd_tdata_reg[63] [21]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(\s_axis_cmd_tdata_reg[63] [22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(\s_axis_cmd_tdata_reg[63] [23]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(\s_axis_cmd_tdata_reg[63] [24]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(\s_axis_cmd_tdata_reg[63] [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(\s_axis_cmd_tdata_reg[63] [25]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(\s_axis_cmd_tdata_reg[63] [26]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(\s_axis_cmd_tdata_reg[63] [27]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(\s_axis_cmd_tdata_reg[63] [28]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(\s_axis_cmd_tdata_reg[63] [29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(\s_axis_cmd_tdata_reg[63] [30]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(\s_axis_cmd_tdata_reg[63] [31]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(\s_axis_cmd_tdata_reg[63] [32]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(\s_axis_cmd_tdata_reg[63] [33]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(\s_axis_cmd_tdata_reg[63] [34]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(\s_axis_cmd_tdata_reg[63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(\s_axis_cmd_tdata_reg[63] [35]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(\s_axis_cmd_tdata_reg[63] [36]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(\s_axis_cmd_tdata_reg[63] [37]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(\s_axis_cmd_tdata_reg[63] [38]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(\s_axis_cmd_tdata_reg[63] [39]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(\s_axis_cmd_tdata_reg[63] [40]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(\s_axis_cmd_tdata_reg[63] [41]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(\s_axis_cmd_tdata_reg[63] [42]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(\s_axis_cmd_tdata_reg[63] [43]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(\s_axis_cmd_tdata_reg[63] [44]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(\s_axis_cmd_tdata_reg[63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(\s_axis_cmd_tdata_reg[63] [45]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(\s_axis_cmd_tdata_reg[63] [46]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(\s_axis_cmd_tdata_reg[63] [47]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(\s_axis_cmd_tdata_reg[63] [48]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(\s_axis_cmd_tdata_reg[63] [6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(\s_axis_cmd_tdata_reg[63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(\s_axis_cmd_tdata_reg[63] [8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(\s_axis_cmd_tdata_reg[63] [9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_fsync_d1_i_3
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from ),
        .I2(p_3_out),
        .I3(fsize_err_to_dm_halt_flag),
        .O(fsize_err_to_dm_halt_flag_ored));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_18 ),
        .Q(vert_count_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_24 ),
        .Q(vert_count_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_23 ),
        .Q(vert_count_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_27 ),
        .Q(vert_count_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_17 ),
        .Q(vert_count_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_16 ),
        .Q(vert_count_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_15 ),
        .Q(vert_count_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_22 ),
        .Q(vert_count_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_21 ),
        .Q(vert_count_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_20 ),
        .Q(vert_count_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_19 ),
        .Q(vert_count_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_26 ),
        .Q(vert_count_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6 ),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_25 ),
        .Q(vert_count_reg[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_sof_gen
   (prmry_in_xored,
    scndry_reset2,
    s_valid0,
    m_axis_mm2s_aclk,
    p_in_d1_cdc_from,
    out,
    p_19_out);
  output prmry_in_xored;
  input scndry_reset2;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input p_in_d1_cdc_from;
  input out;
  input p_19_out;

  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_19_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset2;

  LUT4 #(
    .INIT(16'hEF10)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__11 
       (.I0(hold_sof),
        .I1(s_valid_d1),
        .I2(s_valid),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(p_19_out),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_sof_gen_0
   (prmry_in_xored,
    prmry_reset2,
    s_valid0,
    s_axis_s2mm_aclk,
    p_in_d1_cdc_from,
    out,
    s2mm_fsync_out_i);
  output prmry_in_xored;
  input prmry_reset2;
  input s_valid0;
  input s_axis_s2mm_aclk;
  input p_in_d1_cdc_from;
  input out;
  input s2mm_fsync_out_i;

  wire hold_sof;
  wire hold_sof_i_1__0_n_0;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;

  LUT4 #(
    .INIT(16'hEF10)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__12 
       (.I0(hold_sof),
        .I1(s_valid_d1),
        .I2(s_valid),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1__0
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(s2mm_fsync_out_i),
        .O(hold_sof_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1__0_n_0),
        .Q(hold_sof),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_sts_mngr
   (datamover_idle,
    halted_reg,
    SR,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    halted_set_i0,
    sig_halt_cmplt_reg,
    s2mm_dmasr,
    out);
  output datamover_idle;
  output halted_reg;
  input [0:0]SR;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input halted_set_i0;
  input sig_halt_cmplt_reg;
  input [0:0]s2mm_dmasr;
  input out;

  wire [0:0]SR;
  wire datamover_idle;
  wire halted_reg;
  wire halted_set_i0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;
  wire sig_halt_cmplt_reg;

  LUT4 #(
    .INIT(16'hFF4F)) 
    \I_DMA_REGISTER/halted_i_1__0 
       (.I0(s2mm_halted_clr),
        .I1(s2mm_dmasr),
        .I2(out),
        .I3(s2mm_halted_set),
        .O(halted_reg));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg),
        .Q(datamover_idle),
        .R(SR));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_sts_mngr_46
   (p_41_out,
    datamover_idle,
    halted_reg,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    m_axi_mm2s_aclk,
    p_75_out,
    halted_set_i0,
    sig_halt_cmplt_reg,
    p_74_out,
    mm2s_prmry_resetn);
  output p_41_out;
  output datamover_idle;
  output halted_reg;
  input [0:0]SR;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input m_axi_mm2s_aclk;
  input [0:0]p_75_out;
  input halted_set_i0;
  input sig_halt_cmplt_reg;
  input p_74_out;
  input mm2s_prmry_resetn;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [0:0]SR;
  wire datamover_idle;
  wire halted_reg;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_prmry_resetn;
  wire p_31_out;
  wire p_32_out;
  wire p_41_out;
  wire p_74_out;
  wire [0:0]p_75_out;
  wire sig_halt_cmplt_reg;

  LUT4 #(
    .INIT(16'hFF4F)) 
    \I_DMA_REGISTER/halted_i_1 
       (.I0(p_31_out),
        .I1(p_74_out),
        .I2(mm2s_prmry_resetn),
        .I3(p_32_out),
        .O(halted_reg));
  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(p_41_out),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg),
        .Q(datamover_idle),
        .R(SR));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_75_out),
        .Q(p_31_out),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(p_32_out),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ,
    m_axis_mm2s_tvalid,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ,
    s_valid0,
    sig_last_reg_out_reg,
    m_axis_mm2s_tlast,
    dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_tlast,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_tuser,
    mm2s_axis_resetn,
    dm_halt_reg_out,
    m_axis_mm2s_tready,
    out,
    m_axis_tvalid,
    Q,
    \sig_data_reg_out_reg[31] ,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg );
  output [0:0]E;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  output m_axis_mm2s_tvalid;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  output s_valid0;
  output [0:0]sig_last_reg_out_reg;
  output m_axis_mm2s_tlast;
  output dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_tlast;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [0:0]m_axis_tuser;
  input mm2s_axis_resetn;
  input dm_halt_reg_out;
  input m_axis_mm2s_tready;
  input out;
  input m_axis_tvalid;
  input [3:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;

  wire [0:0]E;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire [3:0]Q;
  wire [31:0]acc_data_reg;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire dm_halt_reg_out;
  wire dwidth_fifo_pipe_empty;
  wire [31:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_4 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_41 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_42 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_43 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_44 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_45 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_46 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_47 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_48 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_8 ;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire mm2s_axis_resetn;
  wire out;
  wire s_valid0;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [0:0]sig_last_reg_out_reg;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(areset_r),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg (\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg (\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .\acc_data_reg[95] ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .dm_halt_reg_out(dm_halt_reg_out),
        .dwidth_fifo_pipe_empty(dwidth_fifo_pipe_empty),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .s_valid0(s_valid0),
        .\state_reg[1]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_4 ));
  hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .Q(Q),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_tlast(m_axis_tlast),
        .m_axis_tuser(m_axis_tuser),
        .m_axis_tvalid(m_axis_tvalid),
        .out(out),
        .\r0_data_reg[95] ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\r0_is_null_r_reg[3] (\gen_upsizer_conversion.axisc_upsizer_0_n_4 ),
        .r0_last_reg_0(E),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .sig_last_reg_out_reg(sig_last_reg_out_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1
   (E,
    s_valid_reg,
    DIN,
    s_axis_s2mm_tdata_i,
    \sig_strb_skid_reg_reg[2] ,
    s_axis_s2mm_tready_signal,
    s_valid0,
    \sig_user_reg_out_reg[0] ,
    M_Last,
    s_axis_s2mm_aclk,
    s_axis_fifo_ainit_nosync,
    s_axis_s2mm_tready_i,
    s_axis_s2mm_tvalid_int,
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ,
    M_VALID,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    Q,
    \sig_data_reg_out_reg[23] );
  output [0:0]E;
  output s_valid_reg;
  output [0:0]DIN;
  output [31:0]s_axis_s2mm_tdata_i;
  output [3:0]\sig_strb_skid_reg_reg[2] ;
  output s_axis_s2mm_tready_signal;
  output s_valid0;
  output [0:0]\sig_user_reg_out_reg[0] ;
  input M_Last;
  input s_axis_s2mm_aclk;
  input s_axis_fifo_ainit_nosync;
  input s_axis_s2mm_tready_i;
  input s_axis_s2mm_tvalid_int;
  input \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ;
  input M_VALID;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input [2:0]Q;
  input [23:0]\sig_data_reg_out_reg[23] ;

  wire [0:0]DIN;
  wire [0:0]E;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ;
  wire M_Last;
  wire M_VALID;
  wire [2:0]Q;
  wire [23:0]acc_data_reg;
  wire [2:0]acc_keep_reg;
  wire acc_last;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [23:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire [23:0]\gen_data_accumulator[2].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[2].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_16 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_4 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire out;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire s_valid_reg;
  wire [23:0]\sig_data_reg_out_reg[23] ;
  wire [3:0]\sig_strb_skid_reg_reg[2] ;
  wire [0:0]\sig_user_reg_out_reg[0] ;

  FDRE areset_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_axis_fifo_ainit_nosync),
        .Q(areset_r),
        .R(1'b0));
  hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0 \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_4 ,\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .DIN(DIN),
        .\acc_data_reg[95] ({\gen_upsizer_conversion.axisc_upsizer_0_n_16 ,\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_valid0(s_valid0),
        .s_valid_reg(s_valid_reg),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ));
  hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0 \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_4 ,\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg (\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .Q(Q),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .out(out),
        .\r0_data_reg[95] ({\gen_upsizer_conversion.axisc_upsizer_0_n_16 ,\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\r0_keep_reg[2]_0 (E),
        .s2mm_dummy_tready_fsync_src_sel_10(s2mm_dummy_tready_fsync_src_sel_10),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .\sig_data_reg_out_reg[23] (\sig_data_reg_out_reg[23] ),
        .\sig_user_reg_out_reg[0] (\sig_user_reg_out_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer
   (\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ,
    m_axis_mm2s_tvalid,
    d2_ready,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ,
    s_valid0,
    m_axis_mm2s_tlast,
    dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    acc_last,
    m_axis_mm2s_aclk,
    acc_user_reg,
    m_axis_fifo_ainit_nosync,
    mm2s_axis_resetn,
    dm_halt_reg_out,
    m_axis_mm2s_tready,
    d2_valid,
    areset_r,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    D,
    \state_reg[1]_0 ,
    \acc_data_reg[95] );
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  output m_axis_mm2s_tvalid;
  output d2_ready;
  output \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  output s_valid0;
  output m_axis_mm2s_tlast;
  output dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input acc_last;
  input m_axis_mm2s_aclk;
  input [0:0]acc_user_reg;
  input m_axis_fifo_ainit_nosync;
  input mm2s_axis_resetn;
  input dm_halt_reg_out;
  input m_axis_mm2s_tready;
  input d2_valid;
  input areset_r;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  input [11:0]D;
  input \state_reg[1]_0 ;
  input [95:0]\acc_data_reg[95] ;

  wire [11:0]D;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire [95:0]\acc_data_reg[95] ;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire dm_halt_reg_out;
  wire dwidth_fifo_pipe_empty;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire mm2s_axis_resetn;
  wire [23:0]p_0_in;
  wire [71:0]p_0_in1_in;
  wire [8:0]p_1_in;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [2:2]r0_is_end;
  wire [2:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_1_n_0 ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_2_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire \r0_out_sel_next_r_reg_n_0_[0] ;
  wire \r0_out_sel_next_r_reg_n_0_[1] ;
  wire r0_out_sel_r0;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_user_reg_n_0_[0] ;
  wire [23:0]r1_data;
  wire [2:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire s_valid0;
  wire [2:0]state;
  wire \state[1]_i_2__0_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(m_axis_mm2s_tvalid),
        .I1(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .I2(dm_halt_reg_out),
        .O(dwidth_fifo_pipe_empty));
  LUT6 #(
    .INIT(64'h00000000AEA2EA2A)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1 
       (.I0(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I1(m_axis_mm2s_tvalid),
        .I2(d2_ready),
        .I3(r1_last_reg_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(m_axis_fifo_ainit_nosync),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1 
       (.I0(m_axis_mm2s_tvalid),
        .I1(mm2s_axis_resetn),
        .I2(dm_halt_reg_out),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(r1_data[0]),
        .I1(p_0_in1_in[24]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[48]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[0]),
        .O(m_axis_mm2s_tdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(r1_data[10]),
        .I1(p_0_in1_in[34]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[58]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[10]),
        .O(m_axis_mm2s_tdata[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(r1_data[11]),
        .I1(p_0_in1_in[35]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[59]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[11]),
        .O(m_axis_mm2s_tdata[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(r1_data[12]),
        .I1(p_0_in1_in[36]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[60]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[12]),
        .O(m_axis_mm2s_tdata[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(r1_data[13]),
        .I1(p_0_in1_in[37]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[61]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[13]),
        .O(m_axis_mm2s_tdata[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(r1_data[14]),
        .I1(p_0_in1_in[38]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[62]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[14]),
        .O(m_axis_mm2s_tdata[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(r1_data[15]),
        .I1(p_0_in1_in[39]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[63]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[15]),
        .O(m_axis_mm2s_tdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(r1_data[16]),
        .I1(p_0_in1_in[40]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[64]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[16]),
        .O(m_axis_mm2s_tdata[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(r1_data[17]),
        .I1(p_0_in1_in[41]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[65]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[17]),
        .O(m_axis_mm2s_tdata[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(r1_data[18]),
        .I1(p_0_in1_in[42]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[66]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[18]),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(r1_data[19]),
        .I1(p_0_in1_in[43]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[67]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[19]),
        .O(m_axis_mm2s_tdata[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(r1_data[1]),
        .I1(p_0_in1_in[25]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[49]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[1]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(r1_data[20]),
        .I1(p_0_in1_in[44]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[68]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[20]),
        .O(m_axis_mm2s_tdata[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(r1_data[21]),
        .I1(p_0_in1_in[45]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[69]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[21]),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(r1_data[22]),
        .I1(p_0_in1_in[46]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[70]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[22]),
        .O(m_axis_mm2s_tdata[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(r1_data[23]),
        .I1(p_0_in1_in[47]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[71]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[23]),
        .O(m_axis_mm2s_tdata[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(r1_data[2]),
        .I1(p_0_in1_in[26]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[50]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[2]),
        .O(m_axis_mm2s_tdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(r1_data[3]),
        .I1(p_0_in1_in[27]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[51]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[3]),
        .O(m_axis_mm2s_tdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(r1_data[4]),
        .I1(p_0_in1_in[28]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[52]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[4]),
        .O(m_axis_mm2s_tdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(r1_data[5]),
        .I1(p_0_in1_in[29]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[53]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[5]),
        .O(m_axis_mm2s_tdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(r1_data[6]),
        .I1(p_0_in1_in[30]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[54]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[6]),
        .O(m_axis_mm2s_tdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(r1_data[7]),
        .I1(p_0_in1_in[31]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[55]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[7]),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(r1_data[8]),
        .I1(p_0_in1_in[32]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[56]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[8]),
        .O(m_axis_mm2s_tdata[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(r1_data[9]),
        .I1(p_0_in1_in[33]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[57]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[9]),
        .O(m_axis_mm2s_tdata[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(r1_keep[0]),
        .I1(p_1_in[3]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_1_in[6]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_1_in[0]),
        .O(m_axis_mm2s_tkeep[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(r1_keep[1]),
        .I1(p_1_in[4]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_1_in[7]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_1_in[1]),
        .O(m_axis_mm2s_tkeep[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(r1_keep[2]),
        .I1(p_1_in[5]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_1_in[8]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_1_in[2]),
        .O(m_axis_mm2s_tkeep[2]));
  LUT5 #(
    .INIT(32'hEDFF4800)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(\state_reg_n_0_[2] ),
        .I1(r1_last_reg_n_0),
        .I2(d2_ready),
        .I3(m_axis_mm2s_tvalid),
        .I4(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(r0_last_reg_n_0),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8830)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(r1_user),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_user_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[5]),
        .I1(D[3]),
        .I2(D[4]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[1]),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[8]),
        .I1(D[6]),
        .I2(D[7]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[2]),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[3]_i_1 
       (.I0(D[11]),
        .I1(D[9]),
        .I2(D[10]),
        .I3(\state_reg[1]_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_end),
        .O(\r0_is_null_r[3]_i_1_n_0 ));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[3]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFDDDFDDD0A2A2A2A)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(r0_is_end),
        .I3(r0_is_null_r[2]),
        .I4(r0_is_null_r[1]),
        .I5(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFCCCE)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(d2_ready),
        .I1(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .I2(m_axis_mm2s_tvalid),
        .I3(\state_reg_n_0_[2] ),
        .I4(areset_r),
        .O(r0_out_sel_next_r));
  LUT5 #(
    .INIT(32'hF7F0F0F0)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(r0_is_null_r[2]),
        .I1(r0_is_end),
        .I2(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I4(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0CC8000000000)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[0] ),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_2_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0CC8000000000)) 
    \r0_out_sel_r[1]_i_2 
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I5(m_axis_mm2s_tready),
        .O(r0_out_sel_r0));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_user_reg),
        .Q(\r0_user_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[0]_i_1 
       (.I0(\r0_data_reg_n_0_[72] ),
        .I1(p_0_in1_in[24]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[48]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[10]_i_1 
       (.I0(\r0_data_reg_n_0_[82] ),
        .I1(p_0_in1_in[34]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[58]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[11]_i_1 
       (.I0(\r0_data_reg_n_0_[83] ),
        .I1(p_0_in1_in[35]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[59]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[12]_i_1 
       (.I0(\r0_data_reg_n_0_[84] ),
        .I1(p_0_in1_in[36]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[60]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[13]_i_1 
       (.I0(\r0_data_reg_n_0_[85] ),
        .I1(p_0_in1_in[37]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[61]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[14]_i_1 
       (.I0(\r0_data_reg_n_0_[86] ),
        .I1(p_0_in1_in[38]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[62]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[15]_i_1 
       (.I0(\r0_data_reg_n_0_[87] ),
        .I1(p_0_in1_in[39]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[63]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[16]_i_1 
       (.I0(\r0_data_reg_n_0_[88] ),
        .I1(p_0_in1_in[40]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[64]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[17]_i_1 
       (.I0(\r0_data_reg_n_0_[89] ),
        .I1(p_0_in1_in[41]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[65]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[18]_i_1 
       (.I0(\r0_data_reg_n_0_[90] ),
        .I1(p_0_in1_in[42]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[66]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[19]_i_1 
       (.I0(\r0_data_reg_n_0_[91] ),
        .I1(p_0_in1_in[43]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[67]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[1]_i_1 
       (.I0(\r0_data_reg_n_0_[73] ),
        .I1(p_0_in1_in[25]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[49]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[20]_i_1 
       (.I0(\r0_data_reg_n_0_[92] ),
        .I1(p_0_in1_in[44]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[68]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[21]_i_1 
       (.I0(\r0_data_reg_n_0_[93] ),
        .I1(p_0_in1_in[45]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[69]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[22]_i_1 
       (.I0(\r0_data_reg_n_0_[94] ),
        .I1(p_0_in1_in[46]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[70]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[23]_i_1 
       (.I0(d2_ready),
        .I1(m_axis_mm2s_tvalid),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[23]_i_2 
       (.I0(\r0_data_reg_n_0_[95] ),
        .I1(p_0_in1_in[47]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[71]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[2]_i_1 
       (.I0(\r0_data_reg_n_0_[74] ),
        .I1(p_0_in1_in[26]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[50]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[3]_i_1 
       (.I0(\r0_data_reg_n_0_[75] ),
        .I1(p_0_in1_in[27]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[51]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[4]_i_1 
       (.I0(\r0_data_reg_n_0_[76] ),
        .I1(p_0_in1_in[28]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[52]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[5]_i_1 
       (.I0(\r0_data_reg_n_0_[77] ),
        .I1(p_0_in1_in[29]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[53]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[6]_i_1 
       (.I0(\r0_data_reg_n_0_[78] ),
        .I1(p_0_in1_in[30]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[54]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[7]_i_1 
       (.I0(\r0_data_reg_n_0_[79] ),
        .I1(p_0_in1_in[31]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[55]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[8]_i_1 
       (.I0(\r0_data_reg_n_0_[80] ),
        .I1(p_0_in1_in[32]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[56]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[9]_i_1 
       (.I0(\r0_data_reg_n_0_[81] ),
        .I1(p_0_in1_in[33]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[57]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(r1_data[0]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(r1_data[10]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(r1_data[11]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(r1_data[12]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(r1_data[13]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(r1_data[14]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(r1_data[15]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(r1_data[16]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(r1_data[17]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(r1_data[18]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(r1_data[19]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(r1_data[1]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(r1_data[20]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(r1_data[21]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(r1_data[22]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(r1_data[23]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(r1_data[2]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(r1_data[3]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(r1_data[4]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(r1_data[5]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(r1_data[6]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(r1_data[7]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(r1_data[8]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(r1_data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[0]_i_1 
       (.I0(\r0_keep_reg_n_0_[9] ),
        .I1(p_1_in[3]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_1_in[6]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_1_in[0]),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[1]_i_1 
       (.I0(\r0_keep_reg_n_0_[10] ),
        .I1(p_1_in[4]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_1_in[7]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_1_in[1]),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[2]_i_1 
       (.I0(\r0_keep_reg_n_0_[11] ),
        .I1(p_1_in[5]),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(p_1_in[8]),
        .I4(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I5(p_1_in[2]),
        .O(\r1_keep[2]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_user[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I1(\r0_user_reg_n_0_[0] ),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1
       (.I0(m_axis_mm2s_tvalid),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  LUT5 #(
    .INIT(32'hAA4FFF4F)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(r0_out_sel_r0),
        .I2(m_axis_mm2s_tvalid),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h55550500EF00EF00)) 
    \state[1]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state[1]_i_2__0_n_0 ),
        .I2(m_axis_mm2s_tready),
        .I3(m_axis_mm2s_tvalid),
        .I4(d2_valid),
        .I5(d2_ready),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \state[1]_i_2__0 
       (.I0(r0_is_end),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_null_r[1]),
        .O(\state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00620000)) 
    \state[2]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(d2_ready),
        .I2(d2_valid),
        .I3(m_axis_mm2s_tready),
        .I4(m_axis_mm2s_tvalid),
        .O(state[2]));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(m_axis_mm2s_tvalid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0
   (d2_ready,
    s_valid_reg,
    DIN,
    s_axis_s2mm_tdata_i,
    \sig_strb_skid_reg_reg[2] ,
    s_valid0,
    acc_last,
    s_axis_s2mm_aclk,
    d2_valid,
    s_axis_s2mm_tready_i,
    areset_r,
    D,
    \acc_data_reg[95] );
  output d2_ready;
  output s_valid_reg;
  output [0:0]DIN;
  output [31:0]s_axis_s2mm_tdata_i;
  output [3:0]\sig_strb_skid_reg_reg[2] ;
  output s_valid0;
  input acc_last;
  input s_axis_s2mm_aclk;
  input d2_valid;
  input s_axis_s2mm_tready_i;
  input areset_r;
  input [11:0]D;
  input [95:0]\acc_data_reg[95] ;

  wire [11:0]D;
  wire [0:0]DIN;
  wire [95:0]\acc_data_reg[95] ;
  wire acc_last;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire \gf36e1_inst.sngfifo36e1_i_2__2_n_0 ;
  wire [31:0]p_0_in;
  wire [63:0]p_0_in1_in;
  wire [7:0]p_1_in;
  wire \r0_data_reg_n_0_[64] ;
  wire \r0_data_reg_n_0_[65] ;
  wire \r0_data_reg_n_0_[66] ;
  wire \r0_data_reg_n_0_[67] ;
  wire \r0_data_reg_n_0_[68] ;
  wire \r0_data_reg_n_0_[69] ;
  wire \r0_data_reg_n_0_[70] ;
  wire \r0_data_reg_n_0_[71] ;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [1:1]r0_is_end;
  wire [1:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire r0_is_null_r_0;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3__0_n_0 ;
  wire \r0_out_sel_next_r[1]_i_4_n_0 ;
  wire \r0_out_sel_next_r_reg_n_0_[0] ;
  wire \r0_out_sel_next_r_reg_n_0_[1] ;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire [31:0]r1_data;
  wire [3:0]r1_keep;
  wire \r1_keep[0]_i_1__0_n_0 ;
  wire \r1_keep[1]_i_1__0_n_0 ;
  wire \r1_keep[2]_i_1__0_n_0 ;
  wire \r1_keep[3]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire s_axis_s2mm_tready_i;
  wire s_valid0;
  wire s_valid_reg;
  wire [3:0]\sig_strb_skid_reg_reg[2] ;
  wire [1:0]state;
  wire state1;
  wire \state[0]_i_2_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state_reg_n_0_[2] ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_10 
       (.I0(p_0_in1_in[33]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[1]),
        .O(s_axis_s2mm_tdata_i[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_11 
       (.I0(p_0_in1_in[32]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[0]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[0]),
        .O(s_axis_s2mm_tdata_i[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_12 
       (.I0(p_0_in1_in[40]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[8]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[8]),
        .O(s_axis_s2mm_tdata_i[8]));
  LUT6 #(
    .INIT(64'h28002800EBFF2800)) 
    \gf36e1_inst.sngfifo36e1_i_1__3 
       (.I0(r1_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(s_valid_reg),
        .I4(r0_last_reg_n_0),
        .I5(\gf36e1_inst.sngfifo36e1_i_2__2_n_0 ),
        .O(DIN));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_1__4 
       (.I0(p_0_in1_in[57]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[25]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[25]),
        .O(s_axis_s2mm_tdata_i[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_1__5 
       (.I0(p_0_in1_in[48]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[16]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[16]),
        .O(s_axis_s2mm_tdata_i[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_1__6 
       (.I0(p_1_in[6]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_1_in[2]),
        .O(\sig_strb_skid_reg_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gf36e1_inst.sngfifo36e1_i_2__2 
       (.I0(r0_is_end),
        .I1(r0_is_null_r),
        .O(\gf36e1_inst.sngfifo36e1_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_2__3 
       (.I0(p_0_in1_in[56]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[24]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[24]),
        .O(s_axis_s2mm_tdata_i[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_2__4 
       (.I0(p_0_in1_in[47]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[15]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[15]),
        .O(s_axis_s2mm_tdata_i[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_2__5 
       (.I0(p_1_in[5]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_1_in[1]),
        .O(\sig_strb_skid_reg_reg[2] [1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_3__1 
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[23]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[23]),
        .O(s_axis_s2mm_tdata_i[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_3__2 
       (.I0(p_0_in1_in[46]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[14]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[14]),
        .O(s_axis_s2mm_tdata_i[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_3__3 
       (.I0(p_1_in[4]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[0]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_1_in[0]),
        .O(\sig_strb_skid_reg_reg[2] [0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_4__1 
       (.I0(p_0_in1_in[63]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[31]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[31]),
        .O(s_axis_s2mm_tdata_i[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_4__2 
       (.I0(p_0_in1_in[54]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[22]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[22]),
        .O(s_axis_s2mm_tdata_i[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_4__3 
       (.I0(p_0_in1_in[45]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[13]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[13]),
        .O(s_axis_s2mm_tdata_i[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_4__4 
       (.I0(p_0_in1_in[39]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[7]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[7]),
        .O(s_axis_s2mm_tdata_i[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_5__0 
       (.I0(p_0_in1_in[62]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[30]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[30]),
        .O(s_axis_s2mm_tdata_i[30]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_5__1 
       (.I0(p_0_in1_in[53]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[21]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[21]),
        .O(s_axis_s2mm_tdata_i[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_5__2 
       (.I0(p_0_in1_in[44]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[12]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[12]),
        .O(s_axis_s2mm_tdata_i[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_5__3 
       (.I0(p_0_in1_in[38]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[6]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[6]),
        .O(s_axis_s2mm_tdata_i[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_6__0 
       (.I0(p_0_in1_in[61]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[29]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[29]),
        .O(s_axis_s2mm_tdata_i[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_6__1 
       (.I0(p_0_in1_in[52]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[20]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[20]),
        .O(s_axis_s2mm_tdata_i[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_6__2 
       (.I0(p_0_in1_in[43]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[11]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[11]),
        .O(s_axis_s2mm_tdata_i[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_6__3 
       (.I0(p_0_in1_in[37]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[5]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[5]),
        .O(s_axis_s2mm_tdata_i[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_7 
       (.I0(p_0_in1_in[60]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[28]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[28]),
        .O(s_axis_s2mm_tdata_i[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_7__0 
       (.I0(p_0_in1_in[51]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[19]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[19]),
        .O(s_axis_s2mm_tdata_i[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_7__1 
       (.I0(p_0_in1_in[42]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[10]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[10]),
        .O(s_axis_s2mm_tdata_i[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_7__2 
       (.I0(p_0_in1_in[36]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[4]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[4]),
        .O(s_axis_s2mm_tdata_i[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_8 
       (.I0(p_0_in1_in[59]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[27]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[27]),
        .O(s_axis_s2mm_tdata_i[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_8__0 
       (.I0(p_0_in1_in[50]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[18]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[18]),
        .O(s_axis_s2mm_tdata_i[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_8__1 
       (.I0(p_0_in1_in[41]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[9]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .O(s_axis_s2mm_tdata_i[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_8__2 
       (.I0(p_0_in1_in[35]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[3]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[3]),
        .O(s_axis_s2mm_tdata_i[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_9 
       (.I0(p_0_in1_in[58]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[26]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[26]),
        .O(s_axis_s2mm_tdata_i[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_9__0 
       (.I0(p_0_in1_in[49]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[17]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[17]),
        .O(s_axis_s2mm_tdata_i[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_9__1 
       (.I0(p_0_in1_in[34]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_data[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[2]),
        .O(s_axis_s2mm_tdata_i[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \gf36e1_inst.sngfifo36e1_i_9__2 
       (.I0(p_1_in[7]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[3]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_1_in[3]),
        .O(\sig_strb_skid_reg_reg[2] [3]));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1__0 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [64]),
        .Q(\r0_data_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [65]),
        .Q(\r0_data_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [66]),
        .Q(\r0_data_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [67]),
        .Q(\r0_data_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [68]),
        .Q(\r0_data_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [69]),
        .Q(\r0_data_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [70]),
        .Q(\r0_data_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [71]),
        .Q(\r0_data_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\acc_data_reg[95] [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[6]),
        .I3(D[7]),
        .I4(r0_is_null_r_0),
        .I5(r0_is_null_r),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[10]),
        .I3(D[11]),
        .I4(r0_is_null_r_0),
        .I5(r0_is_end),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \r0_is_null_r[2]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .O(r0_is_null_r_0));
  FDRE \r0_is_null_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(p_1_in[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2131AAAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(r0_is_end),
        .I3(r0_is_null_r),
        .I4(s_axis_s2mm_tready_i),
        .I5(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00007708)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(r0_is_end),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_next_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55E00000)) 
    \r0_out_sel_next_r[1]_i_3__0 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(r0_is_null_r),
        .I2(r0_is_end),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(s_axis_s2mm_tready_i),
        .I5(\r0_out_sel_next_r[1]_i_4_n_0 ),
        .O(\r0_out_sel_next_r[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \r0_out_sel_next_r[1]_i_4 
       (.I0(areset_r),
        .I1(s_valid_reg),
        .I2(d2_ready),
        .I3(\state_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[1]_i_4_n_0 ));
  FDRE \r0_out_sel_next_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_next_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(s_axis_s2mm_tready_i),
        .I2(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .I4(state1),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FECE)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(state1),
        .I2(s_axis_s2mm_tready_i),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h2020A888)) 
    \r0_out_sel_r[1]_i_2__0 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I2(r0_is_end),
        .I3(r0_is_null_r),
        .I4(\r0_out_sel_next_r_reg_n_0_[0] ),
        .O(state1));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[0]_i_1__0 
       (.I0(p_0_in1_in[32]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[64] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[10]_i_1__0 
       (.I0(p_0_in1_in[42]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[74] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[11]_i_1__0 
       (.I0(p_0_in1_in[43]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[75] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[12]_i_1__0 
       (.I0(p_0_in1_in[44]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[76] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[13]_i_1__0 
       (.I0(p_0_in1_in[45]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[77] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[14]_i_1__0 
       (.I0(p_0_in1_in[46]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[78] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[15]_i_1__0 
       (.I0(p_0_in1_in[47]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[79] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[16]_i_1__0 
       (.I0(p_0_in1_in[48]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[80] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[17]_i_1__0 
       (.I0(p_0_in1_in[49]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[81] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[18]_i_1__0 
       (.I0(p_0_in1_in[50]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[82] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[19]_i_1__0 
       (.I0(p_0_in1_in[51]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[83] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[1]_i_1__0 
       (.I0(p_0_in1_in[33]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[65] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[20]_i_1__0 
       (.I0(p_0_in1_in[52]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[84] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[21]_i_1__0 
       (.I0(p_0_in1_in[53]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[85] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[22]_i_1__0 
       (.I0(p_0_in1_in[54]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[86] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[23]_i_1__0 
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[87] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[24]_i_1 
       (.I0(p_0_in1_in[56]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[88] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[24]),
        .O(p_0_in[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[25]_i_1 
       (.I0(p_0_in1_in[57]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[89] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[25]),
        .O(p_0_in[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[26]_i_1 
       (.I0(p_0_in1_in[58]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[90] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[26]),
        .O(p_0_in[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[27]_i_1 
       (.I0(p_0_in1_in[59]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[91] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[27]),
        .O(p_0_in[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[28]_i_1 
       (.I0(p_0_in1_in[60]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[92] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[28]),
        .O(p_0_in[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[29]_i_1 
       (.I0(p_0_in1_in[61]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[93] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[29]),
        .O(p_0_in[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[2]_i_1__0 
       (.I0(p_0_in1_in[34]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[66] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[30]_i_1 
       (.I0(p_0_in1_in[62]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[94] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[30]),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[31]_i_1 
       (.I0(d2_ready),
        .I1(s_valid_reg),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[31]_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[95] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[31]),
        .O(p_0_in[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[3]_i_1__0 
       (.I0(p_0_in1_in[35]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[67] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[4]_i_1__0 
       (.I0(p_0_in1_in[36]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[68] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[5]_i_1__0 
       (.I0(p_0_in1_in[37]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[69] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[6]_i_1__0 
       (.I0(p_0_in1_in[38]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[70] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[7]_i_1__0 
       (.I0(p_0_in1_in[39]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[71] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[8]_i_1__0 
       (.I0(p_0_in1_in[40]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[72] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[9]_i_1__0 
       (.I0(p_0_in1_in[41]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_data_reg_n_0_[73] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(r1_data[0]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(r1_data[10]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(r1_data[11]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(r1_data[12]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(r1_data[13]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(r1_data[14]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(r1_data[15]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(r1_data[16]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(r1_data[17]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(r1_data[18]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(r1_data[19]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(r1_data[1]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(r1_data[20]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(r1_data[21]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(r1_data[22]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(r1_data[23]),
        .R(1'b0));
  FDRE \r1_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[24]),
        .Q(r1_data[24]),
        .R(1'b0));
  FDRE \r1_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[25]),
        .Q(r1_data[25]),
        .R(1'b0));
  FDRE \r1_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[26]),
        .Q(r1_data[26]),
        .R(1'b0));
  FDRE \r1_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[27]),
        .Q(r1_data[27]),
        .R(1'b0));
  FDRE \r1_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[28]),
        .Q(r1_data[28]),
        .R(1'b0));
  FDRE \r1_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[29]),
        .Q(r1_data[29]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(r1_data[2]),
        .R(1'b0));
  FDRE \r1_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[30]),
        .Q(r1_data[30]),
        .R(1'b0));
  FDRE \r1_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[31]),
        .Q(r1_data[31]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(r1_data[3]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(r1_data[4]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(r1_data[5]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(r1_data[6]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(r1_data[7]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(r1_data[8]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(r1_data[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[0]_i_1__0 
       (.I0(p_1_in[4]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_keep_reg_n_0_[8] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_1_in[0]),
        .O(\r1_keep[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[1]_i_1__0 
       (.I0(p_1_in[5]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_keep_reg_n_0_[9] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_1_in[1]),
        .O(\r1_keep[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[2]_i_1__0 
       (.I0(p_1_in[6]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_keep_reg_n_0_[10] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_1_in[2]),
        .O(\r1_keep[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[3]_i_1 
       (.I0(p_1_in[7]),
        .I1(\r0_out_sel_next_r_reg_n_0_[0] ),
        .I2(\r0_keep_reg_n_0_[11] ),
        .I3(\r0_out_sel_next_r_reg_n_0_[1] ),
        .I4(p_1_in[3]),
        .O(\r1_keep[3]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1__0_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1__0_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1__0_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE \r1_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(\r1_keep[3]_i_1_n_0 ),
        .Q(r1_keep[3]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1__0
       (.I0(s_valid_reg),
        .I1(s_axis_s2mm_tready_i),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hAAFF7777AAFF7077)) 
    \state[0]_i_1__1 
       (.I0(d2_ready),
        .I1(d2_valid),
        .I2(state1),
        .I3(s_valid_reg),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[0]_i_2_n_0 ),
        .O(state[0]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_2 
       (.I0(d2_ready),
        .I1(r0_is_end),
        .I2(r0_is_null_r),
        .I3(s_axis_s2mm_tready_i),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A38083A2A3A2A)) 
    \state[1]_i_1__1 
       (.I0(s_valid_reg),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\gf36e1_inst.sngfifo36e1_i_2__2_n_0 ),
        .I5(s_axis_s2mm_tready_i),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h04400040)) 
    \state[2]_i_1__1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(s_valid_reg),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\state[2]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(s_valid_reg),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer
   (r0_last_reg_0,
    acc_user_reg,
    sig_last_reg_out_reg,
    d2_valid,
    \r0_is_null_r_reg[3] ,
    D,
    \r0_data_reg[95] ,
    acc_last,
    m_axis_tlast,
    m_axis_mm2s_aclk,
    m_axis_tuser,
    out,
    m_axis_tvalid,
    d2_ready,
    areset_r,
    Q,
    \sig_data_reg_out_reg[31] );
  output r0_last_reg_0;
  output [0:0]acc_user_reg;
  output [0:0]sig_last_reg_out_reg;
  output d2_valid;
  output \r0_is_null_r_reg[3] ;
  output [11:0]D;
  output [95:0]\r0_data_reg[95] ;
  output acc_last;
  input m_axis_tlast;
  input m_axis_mm2s_aclk;
  input [0:0]m_axis_tuser;
  input out;
  input m_axis_tvalid;
  input d2_ready;
  input areset_r;
  input [3:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2_n_0 ;
  wire \FSM_onehot_state[4]_i_3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [3:0]Q;
  wire acc_data0;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire acc_strb;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire m_axis_mm2s_aclk;
  wire m_axis_tlast;
  wire [0:0]m_axis_tuser;
  wire m_axis_tvalid;
  wire out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire p_1_in2_in;
  wire [31:0]r0_data;
  wire [95:0]\r0_data_reg[95] ;
  wire \r0_is_null_r_reg[3] ;
  wire [3:0]r0_keep;
  wire r0_last_reg_0;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel[1]_i_1_n_0 ;
  wire \r0_reg_sel[2]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire [0:0]r0_user;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [0:0]sig_last_reg_out_reg;
  wire [2:0]state;
  wire state1;
  wire state15_out;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hBFBA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(m_axis_tvalid),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[0]_i_2__0_n_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1313020202570257)) 
    \FSM_onehot_state[0]_i_2__0 
       (.I0(p_0_in1_in),
        .I1(m_axis_tvalid),
        .I2(r0_last_reg_n_0),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(d2_ready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000032222222)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(m_axis_tvalid),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000E04)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(m_axis_tvalid),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A8FF00)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(m_axis_tvalid),
        .I1(acc_reg_en[1]),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2020A0A02020AFA0)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(state15_out),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(m_axis_tvalid),
        .I5(d2_ready),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFCCCAAAA)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(r0_last_reg_n_0),
        .I1(p_1_in2_in),
        .I2(p_0_in1_in),
        .I3(\r0_reg_sel_reg_n_0_[1] ),
        .I4(m_axis_tvalid),
        .O(state15_out));
  LUT6 #(
    .INIT(64'h000000000202FF00)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(m_axis_tvalid),
        .I1(acc_reg_en[1]),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state[4]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32001000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(m_axis_tvalid),
        .I5(\FSM_onehot_state[4]_i_3_n_0 ),
        .O(\FSM_onehot_state[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040000)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(r0_last_reg_n_0),
        .I1(m_axis_tvalid),
        .I2(p_1_in2_in),
        .I3(\r0_reg_sel_reg_n_0_[1] ),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state[4]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[4]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[95] [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[95] [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[95] [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[95] [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[95] [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[95] [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[95] [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[95] [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[95] [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[95] [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[95] [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[95] [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[95] [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[95] [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[95] [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[95] [23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(\r0_data_reg[95] [24]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(\r0_data_reg[95] [25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(\r0_data_reg[95] [26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(\r0_data_reg[95] [27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(\r0_data_reg[95] [28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(\r0_data_reg[95] [29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[95] [2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(\r0_data_reg[95] [30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(\r0_data_reg[95] [31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[95] [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[95] [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[95] [5]),
        .R(1'b0));
  FDRE \acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [0]),
        .Q(\r0_data_reg[95] [64]),
        .R(1'b0));
  FDRE \acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [1]),
        .Q(\r0_data_reg[95] [65]),
        .R(1'b0));
  FDRE \acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [2]),
        .Q(\r0_data_reg[95] [66]),
        .R(1'b0));
  FDRE \acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [3]),
        .Q(\r0_data_reg[95] [67]),
        .R(1'b0));
  FDRE \acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [4]),
        .Q(\r0_data_reg[95] [68]),
        .R(1'b0));
  FDRE \acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [5]),
        .Q(\r0_data_reg[95] [69]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[95] [6]),
        .R(1'b0));
  FDRE \acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [6]),
        .Q(\r0_data_reg[95] [70]),
        .R(1'b0));
  FDRE \acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [7]),
        .Q(\r0_data_reg[95] [71]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [8]),
        .Q(\r0_data_reg[95] [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [9]),
        .Q(\r0_data_reg[95] [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [10]),
        .Q(\r0_data_reg[95] [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [11]),
        .Q(\r0_data_reg[95] [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [12]),
        .Q(\r0_data_reg[95] [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [13]),
        .Q(\r0_data_reg[95] [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [14]),
        .Q(\r0_data_reg[95] [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [15]),
        .Q(\r0_data_reg[95] [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[95] [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [16]),
        .Q(\r0_data_reg[95] [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [17]),
        .Q(\r0_data_reg[95] [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [18]),
        .Q(\r0_data_reg[95] [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [19]),
        .Q(\r0_data_reg[95] [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [20]),
        .Q(\r0_data_reg[95] [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [21]),
        .Q(\r0_data_reg[95] [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [22]),
        .Q(\r0_data_reg[95] [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [23]),
        .Q(\r0_data_reg[95] [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [24]),
        .Q(\r0_data_reg[95] [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [25]),
        .Q(\r0_data_reg[95] [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[95] [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [26]),
        .Q(\r0_data_reg[95] [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [27]),
        .Q(\r0_data_reg[95] [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [28]),
        .Q(\r0_data_reg[95] [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [29]),
        .Q(\r0_data_reg[95] [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [30]),
        .Q(\r0_data_reg[95] [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[31] [31]),
        .Q(\r0_data_reg[95] [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[95] [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \acc_keep[11]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .O(acc_strb));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_keep[11]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .O(acc_data0));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[3]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[2]),
        .Q(D[10]),
        .R(acc_strb));
  FDRE \acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[3]),
        .Q(D[11]),
        .R(acc_strb));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[0]),
        .Q(D[8]),
        .R(acc_strb));
  FDRE \acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[1]),
        .Q(D[9]),
        .R(acc_strb));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFACACAC)) 
    acc_last_i_1
       (.I0(acc_last),
        .I1(m_axis_tlast),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(r0_last_reg_n_0),
        .I4(p_0_in1_in),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(acc_user_reg),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[95] [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[95] [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[95] [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[95] [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[95] [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[95] [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[95] [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[95] [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[95] [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[95] [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[95] [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[95] [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[95] [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[95] [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[95] [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[95] [47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[95] [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[95] [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[95] [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[95] [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[95] [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[95] [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[95] [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[95] [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(\r0_data_reg[95] [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(\r0_data_reg[95] [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(\r0_data_reg[95] [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(\r0_data_reg[95] [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(\r0_data_reg[95] [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(\r0_data_reg[95] [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(\r0_data_reg[95] [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(\r0_data_reg[95] [63]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_keep[7]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(\sig_data_reg_out_reg[31] [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \r0_is_null_r[3]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .O(\r0_is_null_r_reg[3] ));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(Q[0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(Q[1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(Q[2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(Q[3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(m_axis_tlast),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \r0_reg_sel[0]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(areset_r),
        .I3(d2_valid),
        .I4(d2_ready),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[1]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(areset_r),
        .I4(d2_valid),
        .I5(d2_ready),
        .O(\r0_reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[2]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(areset_r),
        .I4(d2_valid),
        .I5(d2_ready),
        .O(\r0_reg_sel[2]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[1]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(1'b0));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_last_reg_0),
        .D(m_axis_tuser),
        .Q(r0_user),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__3
       (.I0(r0_last_reg_0),
        .I1(out),
        .O(sig_last_reg_out_reg));
  LUT6 #(
    .INIT(64'hF7FFFFFFC7CFFFCF)) 
    \state[0]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_valid),
        .I3(r0_last_reg_0),
        .I4(m_axis_tvalid),
        .I5(d2_ready),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h03030303FF008800)) 
    \state[1]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(r0_last_reg_0),
        .I4(state1),
        .I5(d2_valid),
        .O(state[1]));
  LUT4 #(
    .INIT(16'hEA00)) 
    \state[1]_i_2 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(m_axis_tvalid),
        .O(state1));
  LUT6 #(
    .INIT(64'hAAAA2222000C0000)) 
    \state[2]_i_2 
       (.I0(d2_ready),
        .I1(r0_last_reg_0),
        .I2(p_1_in2_in),
        .I3(acc_reg_en[1]),
        .I4(m_axis_tvalid),
        .I5(d2_valid),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \state[2]_i_3 
       (.I0(r0_last_reg_0),
        .I1(m_axis_tvalid),
        .I2(acc_reg_en[1]),
        .I3(p_1_in2_in),
        .I4(r0_last_reg_n_0),
        .I5(d2_valid),
        .O(\state[2]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(r0_last_reg_0),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
  MUXF7 \state_reg[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .O(state[2]),
        .S(\state_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_v6_2_10_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0
   (\r0_keep_reg[2]_0 ,
    d2_valid,
    s_axis_s2mm_tready_signal,
    \sig_user_reg_out_reg[0] ,
    D,
    \r0_data_reg[95] ,
    acc_last,
    M_Last,
    s_axis_s2mm_aclk,
    d2_ready,
    s_axis_s2mm_tvalid_int,
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ,
    M_VALID,
    areset_r,
    s2mm_dummy_tready_fsync_src_sel_10,
    out,
    Q,
    \sig_data_reg_out_reg[23] );
  output \r0_keep_reg[2]_0 ;
  output d2_valid;
  output s_axis_s2mm_tready_signal;
  output [0:0]\sig_user_reg_out_reg[0] ;
  output [11:0]D;
  output [95:0]\r0_data_reg[95] ;
  output acc_last;
  input M_Last;
  input s_axis_s2mm_aclk;
  input d2_ready;
  input s_axis_s2mm_tvalid_int;
  input \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ;
  input M_VALID;
  input areset_r;
  input s2mm_dummy_tready_fsync_src_sel_10;
  input out;
  input [2:0]Q;
  input [23:0]\sig_data_reg_out_reg[23] ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[0]_i_3_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_2__0_n_0 ;
  wire \FSM_onehot_state[3]_i_3__0_n_0 ;
  wire \FSM_onehot_state[4]_i_1__0_n_0 ;
  wire \FSM_onehot_state[4]_i_3__0_n_0 ;
  wire \FSM_onehot_state[4]_i_4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ;
  wire M_Last;
  wire M_VALID;
  wire [2:0]Q;
  wire acc_data0;
  wire \acc_keep[10]_i_1_n_0 ;
  wire \acc_keep[11]_i_1_n_0 ;
  wire \acc_keep[9]_i_1_n_0 ;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire \gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_data[71]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ;
  wire out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire p_1_in2_in;
  wire [23:0]r0_data;
  wire [95:0]\r0_data_reg[95] ;
  wire [2:0]r0_keep;
  wire \r0_keep_reg[2]_0 ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[3]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire \r0_reg_sel_reg_n_0_[2] ;
  wire s2mm_dummy_tready_fsync_src_sel_10;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire [23:0]\sig_data_reg_out_reg[23] ;
  wire [0:0]\sig_user_reg_out_reg[0] ;
  wire [2:0]state;
  wire state114_out;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hBFBA)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(s_axis_s2mm_tvalid_int),
        .I2(\FSM_onehot_state_reg_n_0_[0] ),
        .I3(\FSM_onehot_state[0]_i_2_n_0 ),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCFCDDDD)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\FSM_onehot_state[0]_i_3_n_0 ),
        .I2(d2_ready),
        .I3(s_axis_s2mm_tvalid_int),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(p_0_in1_in),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0070)) 
    \FSM_onehot_state[0]_i_3 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I1(M_VALID),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .O(\FSM_onehot_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000032222222)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .I3(s_axis_s2mm_tvalid_int),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E040404)) 
    \FSM_onehot_state[2]_i_2__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I4(M_VALID),
        .I5(p_0_in1_in),
        .O(\FSM_onehot_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A8FF00)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(s_axis_s2mm_tvalid_int),
        .I1(p_1_in2_in),
        .I2(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .I3(\FSM_onehot_state[3]_i_2__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2020C0C02020CFC0)) 
    \FSM_onehot_state[3]_i_2__0 
       (.I0(\FSM_onehot_state[3]_i_3__0_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(d2_ready),
        .O(\FSM_onehot_state[3]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_state[3]_i_3__0 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_0_in1_in),
        .O(\FSM_onehot_state[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000202FF00)) 
    \FSM_onehot_state[4]_i_1__0 
       (.I0(s_axis_s2mm_tvalid_int),
        .I1(p_1_in2_in),
        .I2(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .I3(\FSM_onehot_state[4]_i_3__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32001000)) 
    \FSM_onehot_state[4]_i_3__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state[4]_i_4_n_0 ),
        .O(\FSM_onehot_state[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \FSM_onehot_state[4]_i_4 
       (.I0(r0_last_reg_n_0),
        .I1(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I2(M_VALID),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[2] ),
        .I5(p_1_in2_in),
        .O(\FSM_onehot_state[4]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .S(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[95] [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[95] [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[95] [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[95] [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[95] [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[95] [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[95] [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[95] [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[95] [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[95] [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[95] [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[95] [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[95] [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[95] [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[95] [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[95] [23]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[95] [2]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[95] [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[95] [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[95] [5]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[95] [6]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [0]),
        .Q(\r0_data_reg[95] [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [1]),
        .Q(\r0_data_reg[95] [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [2]),
        .Q(\r0_data_reg[95] [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [3]),
        .Q(\r0_data_reg[95] [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [4]),
        .Q(\r0_data_reg[95] [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [5]),
        .Q(\r0_data_reg[95] [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [6]),
        .Q(\r0_data_reg[95] [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [7]),
        .Q(\r0_data_reg[95] [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[95] [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [8]),
        .Q(\r0_data_reg[95] [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [9]),
        .Q(\r0_data_reg[95] [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [10]),
        .Q(\r0_data_reg[95] [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [11]),
        .Q(\r0_data_reg[95] [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [12]),
        .Q(\r0_data_reg[95] [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [13]),
        .Q(\r0_data_reg[95] [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [14]),
        .Q(\r0_data_reg[95] [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [15]),
        .Q(\r0_data_reg[95] [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [16]),
        .Q(\r0_data_reg[95] [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [17]),
        .Q(\r0_data_reg[95] [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[95] [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [18]),
        .Q(\r0_data_reg[95] [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [19]),
        .Q(\r0_data_reg[95] [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [20]),
        .Q(\r0_data_reg[95] [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [21]),
        .Q(\r0_data_reg[95] [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [22]),
        .Q(\r0_data_reg[95] [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\sig_data_reg_out_reg[23] [23]),
        .Q(\r0_data_reg[95] [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[95] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E2E200F0E2E2)) 
    \acc_keep[10]_i_1 
       (.I0(D[10]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(r0_last_reg_n_0),
        .I4(p_0_in1_in),
        .I5(\r0_reg_sel_reg_n_0_[0] ),
        .O(\acc_keep[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000E2E200F0E2E2)) 
    \acc_keep[11]_i_1 
       (.I0(D[11]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(Q[2]),
        .I3(r0_last_reg_n_0),
        .I4(p_0_in1_in),
        .I5(\r0_reg_sel_reg_n_0_[0] ),
        .O(\acc_keep[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  LUT6 #(
    .INIT(64'h0000E2E200F0E2E2)) 
    \acc_keep[9]_i_1 
       (.I0(D[9]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(r0_last_reg_n_0),
        .I4(p_0_in1_in),
        .I5(\r0_reg_sel_reg_n_0_[0] ),
        .O(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAFAAACAAACAAAC)) 
    acc_last_i_1
       (.I0(acc_last),
        .I1(M_Last),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[47]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\r0_data_reg[95] [24]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\r0_data_reg[95] [25]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\r0_data_reg[95] [26]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\r0_data_reg[95] [27]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\r0_data_reg[95] [28]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\r0_data_reg[95] [29]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\r0_data_reg[95] [30]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\r0_data_reg[95] [31]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\r0_data_reg[95] [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\r0_data_reg[95] [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\r0_data_reg[95] [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\r0_data_reg[95] [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\r0_data_reg[95] [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\r0_data_reg[95] [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\r0_data_reg[95] [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\r0_data_reg[95] [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\r0_data_reg[95] [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\r0_data_reg[95] [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\r0_data_reg[95] [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\r0_data_reg[95] [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\r0_data_reg[95] [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\r0_data_reg[95] [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\r0_data_reg[95] [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\r0_data_reg[95] [47]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[3]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[3]),
        .O(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[4]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[4]),
        .O(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[5]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[5]),
        .O(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ));
  FDRE \gen_data_accumulator[1].acc_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[2].acc_data[71]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .O(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ));
  FDRE \gen_data_accumulator[2].acc_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[0]),
        .Q(\r0_data_reg[95] [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[1]),
        .Q(\r0_data_reg[95] [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[2]),
        .Q(\r0_data_reg[95] [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[3]),
        .Q(\r0_data_reg[95] [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[4]),
        .Q(\r0_data_reg[95] [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[5]),
        .Q(\r0_data_reg[95] [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[6]),
        .Q(\r0_data_reg[95] [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[7]),
        .Q(\r0_data_reg[95] [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[8]),
        .Q(\r0_data_reg[95] [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[9]),
        .Q(\r0_data_reg[95] [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[10]),
        .Q(\r0_data_reg[95] [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[11]),
        .Q(\r0_data_reg[95] [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[12]),
        .Q(\r0_data_reg[95] [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[13]),
        .Q(\r0_data_reg[95] [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[14]),
        .Q(\r0_data_reg[95] [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[15]),
        .Q(\r0_data_reg[95] [63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[16]),
        .Q(\r0_data_reg[95] [64]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[17]),
        .Q(\r0_data_reg[95] [65]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[18]),
        .Q(\r0_data_reg[95] [66]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[19]),
        .Q(\r0_data_reg[95] [67]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[20]),
        .Q(\r0_data_reg[95] [68]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[21]),
        .Q(\r0_data_reg[95] [69]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[22]),
        .Q(\r0_data_reg[95] [70]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(\gen_data_accumulator[2].acc_data[71]_i_1_n_0 ),
        .D(r0_data[23]),
        .Q(\r0_data_reg[95] [71]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[6]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[6]),
        .O(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[7]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[7]),
        .O(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[8]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[8]),
        .O(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ));
  FDRE \gen_data_accumulator[2].acc_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(\sig_data_reg_out_reg[23] [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(Q[0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(Q[1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(Q[2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\r0_keep_reg[2]_0 ),
        .D(M_Last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_reg_sel[3]_i_1 
       (.I0(areset_r),
        .I1(d2_valid),
        .I2(d2_ready),
        .O(\r0_reg_sel[3]_i_1_n_0 ));
  FDSE \r0_reg_sel_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(1'b0),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .S(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[0] ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[1] ),
        .Q(\r0_reg_sel_reg_n_0_[2] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[2] ),
        .Q(p_1_in2_in),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__2
       (.I0(s_axis_s2mm_tready_signal),
        .I1(out),
        .O(\sig_user_reg_out_reg[0] ));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_last_reg_out_i_3
       (.I0(s2mm_dummy_tready_fsync_src_sel_10),
        .I1(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I2(\r0_keep_reg[2]_0 ),
        .O(s_axis_s2mm_tready_signal));
  LUT6 #(
    .INIT(64'hF3AFFFAFFFEFFFEF)) 
    \state[0]_i_1__2 
       (.I0(d2_ready),
        .I1(\r0_keep_reg[2]_0 ),
        .I2(d2_valid),
        .I3(\state_reg_n_0_[2] ),
        .I4(r0_last_reg_n_0),
        .I5(s_axis_s2mm_tvalid_int),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h1111FFC011110000)) 
    \state[1]_i_1__2 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .I2(r0_last_reg_n_0),
        .I3(\state[1]_i_2__1_n_0 ),
        .I4(d2_valid),
        .I5(\r0_keep_reg[2]_0 ),
        .O(state[1]));
  LUT5 #(
    .INIT(32'hF8000000)) 
    \state[1]_i_2__1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I4(M_VALID),
        .O(\state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h053F050505050505)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_valid),
        .I4(\r0_keep_reg[2]_0 ),
        .I5(state114_out),
        .O(state[2]));
  LUT5 #(
    .INIT(32'h70FFFFFF)) 
    \state[2]_i_2__0 
       (.I0(M_VALID),
        .I1(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I2(\r0_keep_reg[2]_0 ),
        .I3(d2_valid),
        .I4(d2_ready),
        .O(\state[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \state[2]_i_3__0 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg ),
        .I1(M_VALID),
        .I2(p_0_in1_in),
        .I3(\r0_reg_sel_reg_n_0_[2] ),
        .I4(p_1_in2_in),
        .O(state114_out));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\r0_keep_reg[2]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_vid_cdc
   (p_in_d1_cdc_from,
    p_21_out,
    p_in_d1_cdc_from_0,
    p_19_out,
    all_lines_xfred,
    mm2s_frame_ptr_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    prmry_resetn_i_reg,
    m_axi_mm2s_aclk,
    prmry_in_xored_1,
    \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ,
    mm2s_frame_ptr_in,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] );
  output p_in_d1_cdc_from;
  output p_21_out;
  output p_in_d1_cdc_from_0;
  output p_19_out;
  output all_lines_xfred;
  output [5:0]mm2s_frame_ptr_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]prmry_resetn_i_reg;
  input m_axi_mm2s_aclk;
  input prmry_in_xored_1;
  input [2:0]\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ;
  input [5:0]mm2s_frame_ptr_in;
  input \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] ;

  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] ;
  wire [0:0]SR;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire p_19_out;
  wire p_21_out;
  wire [5:0]p_2_in;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_0;
  wire prmry_in_xored;
  wire prmry_in_xored_1;
  wire [0:0]prmry_resetn_i_reg;

  assign p_2_in[2:0] = \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] [2:0];
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized14_33 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] (\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] ),
        .SR(SR),
        .all_lines_xfred(all_lines_xfred),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_19_out(p_19_out),
        .p_in_d1_cdc_from_0(p_in_d1_cdc_from_0),
        .prmry_in_xored_1(prmry_in_xored_1),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized12_34 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .p_21_out(p_21_out),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored(prmry_in_xored),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(mm2s_frame_ptr_out[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(mm2s_frame_ptr_out[3]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(mm2s_frame_ptr_out[4]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(mm2s_frame_ptr_out[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_2_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_2_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_vid_cdc_1
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    s2mm_cdc2dmac_fsync,
    p_in_d1_cdc_from_0,
    s2mm_fsync_out_i,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ,
    prmry_in_xored,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    s2mm_valid_frame_sync_cmb,
    s2mm_frame_ptr_out,
    prmry_reset2,
    prmry_in_xored_1,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    prmry_in_xored_2,
    \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ,
    s2mm_frame_ptr_in,
    s2mm_fsync_core,
    reset_counts,
    irqdelay_wren_i,
    p_in_d1_cdc_from_3,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    s2mm_valid_video_prmtrs);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  output s2mm_cdc2dmac_fsync;
  output p_in_d1_cdc_from_0;
  output s2mm_fsync_out_i;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  output prmry_in_xored;
  output \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  output s2mm_valid_frame_sync_cmb;
  output [5:0]s2mm_frame_ptr_out;
  input prmry_reset2;
  input prmry_in_xored_1;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input prmry_in_xored_2;
  input [2:0]\GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] ;
  input [5:0]s2mm_frame_ptr_in;
  input s2mm_fsync_core;
  input reset_counts;
  input irqdelay_wren_i;
  input p_in_d1_cdc_from_3;
  input \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input s2mm_valid_video_prmtrs;

  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire irqdelay_wren_i;
  wire m_axi_s2mm_aclk;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire [5:0]p_2_in;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_0;
  wire p_in_d1_cdc_from_3;
  wire prmry_in_xored;
  wire prmry_in_xored_1;
  wire prmry_in_xored_2;
  wire prmry_reset2;
  wire reset_counts;
  wire s2mm_cdc2dmac_fsync;
  wire [5:0]s2mm_frame_ptr_in;
  wire [5:0]s2mm_frame_ptr_out;
  wire s2mm_fsync_core;
  wire s2mm_fsync_out_i;
  wire s2mm_packet_sof;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;

  assign p_2_in[2:0] = \GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] [2:0];
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized13 \GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2(prmry_reset2),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized14 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from_0(p_in_d1_cdc_from_0),
        .p_in_d1_cdc_from_3(p_in_d1_cdc_from_3),
        .prmry_in_xored(prmry_in_xored),
        .prmry_in_xored_2(prmry_in_xored_2),
        .prmry_reset2(prmry_reset2),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  hdmi_in_axi_vdma_0_0_cdc_sync__parameterized12 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ),
        .SR(SR),
        .irqdelay_wren_i(irqdelay_wren_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_in_d1_cdc_from(p_in_d1_cdc_from),
        .prmry_in_xored_1(prmry_in_xored_1),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .s2mm_packet_sof(s2mm_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(s2mm_frame_ptr_out[0]),
        .R(prmry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(s2mm_frame_ptr_out[1]),
        .R(prmry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(s2mm_frame_ptr_out[2]),
        .R(prmry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(s2mm_frame_ptr_out[3]),
        .R(prmry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(s2mm_frame_ptr_out[4]),
        .R(prmry_reset2));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(s2mm_frame_ptr_out[5]),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_in[0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_in[3]),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_in[4]),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_2_in[5]),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_2_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_2_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_core),
        .Q(s_fsync_d1),
        .R(prmry_reset2));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_vidreg_module
   (prmtr_update_complete,
    zero_hsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    zero_vsize_err0,
    Q,
    p_10_out,
    \stride_vid_reg[0] ,
    \dm_address_reg[19] ,
    \dm_address_reg[19]_0 ,
    \dm_address_reg[19]_1 ,
    \dm_address_reg[19]_2 ,
    \dm_address_reg[23] ,
    \dm_address_reg[23]_0 ,
    \dm_address_reg[23]_1 ,
    \dm_address_reg[23]_2 ,
    \dm_address_reg[27] ,
    \dm_address_reg[27]_0 ,
    \dm_address_reg[27]_1 ,
    \dm_address_reg[27]_2 ,
    \dm_address_reg[31] ,
    \dm_address_reg[31]_0 ,
    \dm_address_reg[31]_1 ,
    \dm_address_reg[31]_2 ,
    E,
    O,
    \dm_address_reg[7] ,
    \dm_address_reg[11] ,
    CO,
    \dm_address_reg[15] ,
    p_2_out,
    prmtr_updt_complete_i_reg,
    m_axi_s2mm_aclk,
    load_new_addr,
    tstvect_fsync_d2,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    s2mm_cdc2dmac_fsync,
    valid_frame_sync_d2,
    s2mm_dmacr,
    \num_fstore_minus1_reg[1] ,
    flag_to_repeat_after_fsize_less_err,
    \dm_address_reg[15]_0 ,
    mask_fsync_out_i,
    tstvect_fsync_d1,
    SR,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    out,
    s2mm_dmasr);
  output prmtr_update_complete;
  output zero_hsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output zero_vsize_err0;
  output [12:0]Q;
  output p_10_out;
  output \stride_vid_reg[0] ;
  output \dm_address_reg[19] ;
  output \dm_address_reg[19]_0 ;
  output \dm_address_reg[19]_1 ;
  output \dm_address_reg[19]_2 ;
  output \dm_address_reg[23] ;
  output \dm_address_reg[23]_0 ;
  output \dm_address_reg[23]_1 ;
  output \dm_address_reg[23]_2 ;
  output \dm_address_reg[27] ;
  output \dm_address_reg[27]_0 ;
  output \dm_address_reg[27]_1 ;
  output \dm_address_reg[27]_2 ;
  output \dm_address_reg[31] ;
  output \dm_address_reg[31]_0 ;
  output \dm_address_reg[31]_1 ;
  output \dm_address_reg[31]_2 ;
  output [0:0]E;
  output [3:0]O;
  output [3:0]\dm_address_reg[7] ;
  output [3:0]\dm_address_reg[11] ;
  output [0:0]CO;
  output [3:0]\dm_address_reg[15] ;
  output p_2_out;
  input prmtr_updt_complete_i_reg;
  input m_axi_s2mm_aclk;
  input load_new_addr;
  input tstvect_fsync_d2;
  input [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input s2mm_cdc2dmac_fsync;
  input valid_frame_sync_d2;
  input [0:0]s2mm_dmacr;
  input \num_fstore_minus1_reg[1] ;
  input flag_to_repeat_after_fsize_less_err;
  input [15:0]\dm_address_reg[15]_0 ;
  input mask_fsync_out_i;
  input tstvect_fsync_d1;
  input [0:0]SR;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input out;
  input [0:0]s2mm_dmasr;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ;
  wire [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [3:0]\dm_address_reg[11] ;
  wire [3:0]\dm_address_reg[15] ;
  wire [15:0]\dm_address_reg[15]_0 ;
  wire \dm_address_reg[19] ;
  wire \dm_address_reg[19]_0 ;
  wire \dm_address_reg[19]_1 ;
  wire \dm_address_reg[19]_2 ;
  wire \dm_address_reg[23] ;
  wire \dm_address_reg[23]_0 ;
  wire \dm_address_reg[23]_1 ;
  wire \dm_address_reg[23]_2 ;
  wire \dm_address_reg[27] ;
  wire \dm_address_reg[27]_0 ;
  wire \dm_address_reg[27]_1 ;
  wire \dm_address_reg[27]_2 ;
  wire \dm_address_reg[31] ;
  wire \dm_address_reg[31]_0 ;
  wire \dm_address_reg[31]_1 ;
  wire \dm_address_reg[31]_2 ;
  wire [3:0]\dm_address_reg[7] ;
  wire flag_to_repeat_after_fsize_less_err;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire mask_fsync_out_i;
  wire \num_fstore_minus1_reg[1] ;
  wire out;
  wire p_10_out;
  wire p_2_out;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire s2mm_cdc2dmac_fsync;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire \stride_vid_reg[0] ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1 
       (.I0(\stride_vid_reg[0] ),
        .I1(mask_fsync_out_i),
        .I2(tstvect_fsync_d1),
        .O(p_2_out));
  hdmi_in_axi_vdma_0_0_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\stride_vid_reg[0] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .O(O),
        .Q(Q),
        .SR(SR),
        .\dm_address_reg[11] (\dm_address_reg[11] ),
        .\dm_address_reg[15] (\dm_address_reg[15] ),
        .\dm_address_reg[15]_0 (\dm_address_reg[15]_0 ),
        .\dm_address_reg[19] (\dm_address_reg[19] ),
        .\dm_address_reg[19]_0 (\dm_address_reg[19]_0 ),
        .\dm_address_reg[19]_1 (\dm_address_reg[19]_1 ),
        .\dm_address_reg[19]_2 (\dm_address_reg[19]_2 ),
        .\dm_address_reg[23] (\dm_address_reg[23] ),
        .\dm_address_reg[23]_0 (\dm_address_reg[23]_0 ),
        .\dm_address_reg[23]_1 (\dm_address_reg[23]_1 ),
        .\dm_address_reg[23]_2 (\dm_address_reg[23]_2 ),
        .\dm_address_reg[27] (\dm_address_reg[27] ),
        .\dm_address_reg[27]_0 (\dm_address_reg[27]_0 ),
        .\dm_address_reg[27]_1 (\dm_address_reg[27]_1 ),
        .\dm_address_reg[27]_2 (\dm_address_reg[27]_2 ),
        .\dm_address_reg[31] (\dm_address_reg[31] ),
        .\dm_address_reg[31]_0 (\dm_address_reg[31]_0 ),
        .\dm_address_reg[31]_1 (\dm_address_reg[31]_1 ),
        .\dm_address_reg[31]_2 (\dm_address_reg[31]_2 ),
        .\dm_address_reg[7] (\dm_address_reg[7] ),
        .load_new_addr(load_new_addr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_update_complete(prmtr_update_complete),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .s2mm_cdc2dmac_fsync(s2mm_cdc2dmac_fsync),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0 
       (.I0(\stride_vid_reg[0] ),
        .I1(prmtr_update_complete),
        .I2(s2mm_cdc2dmac_fsync),
        .I3(out),
        .I4(s2mm_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ),
        .Q(\stride_vid_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg),
        .Q(prmtr_update_complete),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF8C)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2__0 
       (.I0(\stride_vid_reg[0] ),
        .I1(valid_frame_sync_d2),
        .I2(s2mm_dmacr),
        .I3(\num_fstore_minus1_reg[1] ),
        .I4(flag_to_repeat_after_fsize_less_err),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1__0 
       (.I0(\stride_vid_reg[0] ),
        .I1(tstvect_fsync_d2),
        .O(p_10_out));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_vidreg_module_48
   (\stride_vid_reg[0] ,
    zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    all_idle_reg,
    \stride_vid_reg[0]_0 ,
    p_50_out,
    p_10_out,
    \dm_address_reg[19] ,
    \dm_address_reg[19]_0 ,
    \dm_address_reg[19]_1 ,
    \dm_address_reg[19]_2 ,
    \dm_address_reg[23] ,
    \dm_address_reg[23]_0 ,
    \dm_address_reg[23]_1 ,
    \dm_address_reg[23]_2 ,
    \dm_address_reg[27] ,
    \dm_address_reg[27]_0 ,
    \dm_address_reg[27]_1 ,
    \dm_address_reg[27]_2 ,
    \dm_address_reg[31] ,
    \dm_address_reg[31]_0 ,
    \dm_address_reg[31]_1 ,
    \dm_address_reg[31]_2 ,
    E,
    O,
    \dm_address_reg[7] ,
    \dm_address_reg[11] ,
    CO,
    \dm_address_reg[15] ,
    p_2_out,
    prmtr_updt_complete_i_reg,
    m_axi_mm2s_aclk,
    load_new_addr,
    p_43_out,
    dwidth_fifo_pipe_empty_m,
    p_71_out,
    p_28_out,
    tstvect_fsync_d2,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    valid_frame_sync_d2,
    p_75_out,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ,
    \dm_address_reg[15]_0 ,
    mask_fsync_out_i,
    tstvect_fsync_d1,
    SR,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    mm2s_prmry_resetn,
    p_74_out);
  output \stride_vid_reg[0] ;
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output all_idle_reg;
  output \stride_vid_reg[0]_0 ;
  output p_50_out;
  output p_10_out;
  output \dm_address_reg[19] ;
  output \dm_address_reg[19]_0 ;
  output \dm_address_reg[19]_1 ;
  output \dm_address_reg[19]_2 ;
  output \dm_address_reg[23] ;
  output \dm_address_reg[23]_0 ;
  output \dm_address_reg[23]_1 ;
  output \dm_address_reg[23]_2 ;
  output \dm_address_reg[27] ;
  output \dm_address_reg[27]_0 ;
  output \dm_address_reg[27]_1 ;
  output \dm_address_reg[27]_2 ;
  output \dm_address_reg[31] ;
  output \dm_address_reg[31]_0 ;
  output \dm_address_reg[31]_1 ;
  output \dm_address_reg[31]_2 ;
  output [0:0]E;
  output [3:0]O;
  output [3:0]\dm_address_reg[7] ;
  output [3:0]\dm_address_reg[11] ;
  output [0:0]CO;
  output [3:0]\dm_address_reg[15] ;
  output p_2_out;
  input prmtr_updt_complete_i_reg;
  input m_axi_mm2s_aclk;
  input load_new_addr;
  input p_43_out;
  input dwidth_fifo_pipe_empty_m;
  input p_71_out;
  input p_28_out;
  input tstvect_fsync_d2;
  input [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input valid_frame_sync_d2;
  input [0:0]p_75_out;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  input [15:0]\dm_address_reg[15]_0 ;
  input mask_fsync_out_i;
  input tstvect_fsync_d1;
  input [0:0]SR;
  input [12:0]\reg_module_vsize_reg[12] ;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  input mm2s_prmry_resetn;
  input p_74_out;

  wire [0:0]CO;
  wire [0:0]E;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire all_idle_reg;
  wire [3:0]\dm_address_reg[11] ;
  wire [3:0]\dm_address_reg[15] ;
  wire [15:0]\dm_address_reg[15]_0 ;
  wire \dm_address_reg[19] ;
  wire \dm_address_reg[19]_0 ;
  wire \dm_address_reg[19]_1 ;
  wire \dm_address_reg[19]_2 ;
  wire \dm_address_reg[23] ;
  wire \dm_address_reg[23]_0 ;
  wire \dm_address_reg[23]_1 ;
  wire \dm_address_reg[23]_2 ;
  wire \dm_address_reg[27] ;
  wire \dm_address_reg[27]_0 ;
  wire \dm_address_reg[27]_1 ;
  wire \dm_address_reg[27]_2 ;
  wire \dm_address_reg[31] ;
  wire \dm_address_reg[31]_0 ;
  wire \dm_address_reg[31]_1 ;
  wire \dm_address_reg[31]_2 ;
  wire [3:0]\dm_address_reg[7] ;
  wire dwidth_fifo_pipe_empty_m;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mask_fsync_out_i;
  wire mm2s_prmry_resetn;
  wire p_10_out;
  wire p_28_out;
  wire p_2_out;
  wire p_43_out;
  wire p_50_out;
  wire p_71_out;
  wire p_74_out;
  wire [0:0]p_75_out;
  wire prmtr_updt_complete_i_reg;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire \stride_vid_reg[0] ;
  wire \stride_vid_reg[0]_0 ;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(mask_fsync_out_i),
        .I2(tstvect_fsync_d1),
        .O(p_2_out));
  hdmi_in_axi_vdma_0_0_axi_vdma_vregister_49 \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] (\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\stride_vid_reg[0]_0 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\stride_vid_reg[0] ),
        .\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] (\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .O(O),
        .Q(Q),
        .SR(SR),
        .\dm_address_reg[11] (\dm_address_reg[11] ),
        .\dm_address_reg[15] (\dm_address_reg[15] ),
        .\dm_address_reg[15]_0 (\dm_address_reg[15]_0 ),
        .\dm_address_reg[19] (\dm_address_reg[19] ),
        .\dm_address_reg[19]_0 (\dm_address_reg[19]_0 ),
        .\dm_address_reg[19]_1 (\dm_address_reg[19]_1 ),
        .\dm_address_reg[19]_2 (\dm_address_reg[19]_2 ),
        .\dm_address_reg[23] (\dm_address_reg[23] ),
        .\dm_address_reg[23]_0 (\dm_address_reg[23]_0 ),
        .\dm_address_reg[23]_1 (\dm_address_reg[23]_1 ),
        .\dm_address_reg[23]_2 (\dm_address_reg[23]_2 ),
        .\dm_address_reg[27] (\dm_address_reg[27] ),
        .\dm_address_reg[27]_0 (\dm_address_reg[27]_0 ),
        .\dm_address_reg[27]_1 (\dm_address_reg[27]_1 ),
        .\dm_address_reg[27]_2 (\dm_address_reg[27]_2 ),
        .\dm_address_reg[31] (\dm_address_reg[31] ),
        .\dm_address_reg[31]_0 (\dm_address_reg[31]_0 ),
        .\dm_address_reg[31]_1 (\dm_address_reg[31]_1 ),
        .\dm_address_reg[31]_2 (\dm_address_reg[31]_2 ),
        .\dm_address_reg[7] (\dm_address_reg[7] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_28_out(p_28_out),
        .\reg_module_hsize_reg[15] (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12] (\reg_module_vsize_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(\stride_vid_reg[0] ),
        .I2(p_28_out),
        .I3(mm2s_prmry_resetn),
        .I4(p_74_out),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\stride_vid_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg),
        .Q(\stride_vid_reg[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF8C)) 
    \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(valid_frame_sync_d2),
        .I2(p_75_out),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(tstvect_fsync_d2),
        .O(p_10_out));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(\stride_vid_reg[0]_0 ),
        .I1(p_28_out),
        .O(p_50_out));
  LUT5 #(
    .INIT(32'h88888000)) 
    all_idle_i_1
       (.I0(p_43_out),
        .I1(dwidth_fifo_pipe_empty_m),
        .I2(\stride_vid_reg[0] ),
        .I3(p_71_out),
        .I4(\stride_vid_reg[0]_0 ),
        .O(all_idle_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_vregister
   (zero_hsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    zero_vsize_err0,
    Q,
    \dm_address_reg[19] ,
    \dm_address_reg[19]_0 ,
    \dm_address_reg[19]_1 ,
    \dm_address_reg[19]_2 ,
    \dm_address_reg[23] ,
    \dm_address_reg[23]_0 ,
    \dm_address_reg[23]_1 ,
    \dm_address_reg[23]_2 ,
    \dm_address_reg[27] ,
    \dm_address_reg[27]_0 ,
    \dm_address_reg[27]_1 ,
    \dm_address_reg[27]_2 ,
    \dm_address_reg[31] ,
    \dm_address_reg[31]_0 ,
    \dm_address_reg[31]_1 ,
    \dm_address_reg[31]_2 ,
    O,
    \dm_address_reg[7] ,
    \dm_address_reg[11] ,
    CO,
    \dm_address_reg[15] ,
    load_new_addr,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    prmtr_update_complete,
    s2mm_cdc2dmac_fsync,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    \dm_address_reg[15]_0 ,
    SR,
    \reg_module_vsize_reg[12] ,
    m_axi_s2mm_aclk,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] );
  output zero_hsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output zero_vsize_err0;
  output [12:0]Q;
  output \dm_address_reg[19] ;
  output \dm_address_reg[19]_0 ;
  output \dm_address_reg[19]_1 ;
  output \dm_address_reg[19]_2 ;
  output \dm_address_reg[23] ;
  output \dm_address_reg[23]_0 ;
  output \dm_address_reg[23]_1 ;
  output \dm_address_reg[23]_2 ;
  output \dm_address_reg[27] ;
  output \dm_address_reg[27]_0 ;
  output \dm_address_reg[27]_1 ;
  output \dm_address_reg[27]_2 ;
  output \dm_address_reg[31] ;
  output \dm_address_reg[31]_0 ;
  output \dm_address_reg[31]_1 ;
  output \dm_address_reg[31]_2 ;
  output [3:0]O;
  output [3:0]\dm_address_reg[7] ;
  output [3:0]\dm_address_reg[11] ;
  output [0:0]CO;
  output [3:0]\dm_address_reg[15] ;
  input load_new_addr;
  input [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input prmtr_update_complete;
  input s2mm_cdc2dmac_fsync;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [15:0]\dm_address_reg[15]_0 ;
  input [0:0]SR;
  input [12:0]\reg_module_vsize_reg[12] ;
  input m_axi_s2mm_aclk;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;

  wire [0:0]CO;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire \dm_address[0]_i_10__0_n_0 ;
  wire \dm_address[0]_i_11__0_n_0 ;
  wire \dm_address[0]_i_12__0_n_0 ;
  wire \dm_address[0]_i_13__0_n_0 ;
  wire \dm_address[0]_i_14__0_n_0 ;
  wire \dm_address[0]_i_3__0_n_0 ;
  wire \dm_address[0]_i_4__0_n_0 ;
  wire \dm_address[0]_i_5__0_n_0 ;
  wire \dm_address[0]_i_6__0_n_0 ;
  wire \dm_address[0]_i_7__0_n_0 ;
  wire \dm_address[0]_i_8__0_n_0 ;
  wire \dm_address[0]_i_9__0_n_0 ;
  wire \dm_address[12]_i_10__0_n_0 ;
  wire \dm_address[12]_i_11__0_n_0 ;
  wire \dm_address[12]_i_12__0_n_0 ;
  wire \dm_address[12]_i_13__0_n_0 ;
  wire \dm_address[12]_i_2__0_n_0 ;
  wire \dm_address[12]_i_3__0_n_0 ;
  wire \dm_address[12]_i_4__0_n_0 ;
  wire \dm_address[12]_i_5__0_n_0 ;
  wire \dm_address[12]_i_6__0_n_0 ;
  wire \dm_address[12]_i_7__0_n_0 ;
  wire \dm_address[12]_i_8__0_n_0 ;
  wire \dm_address[12]_i_9__0_n_0 ;
  wire \dm_address[4]_i_10__0_n_0 ;
  wire \dm_address[4]_i_11__0_n_0 ;
  wire \dm_address[4]_i_12__0_n_0 ;
  wire \dm_address[4]_i_13__0_n_0 ;
  wire \dm_address[4]_i_2__0_n_0 ;
  wire \dm_address[4]_i_3__0_n_0 ;
  wire \dm_address[4]_i_4__0_n_0 ;
  wire \dm_address[4]_i_5__0_n_0 ;
  wire \dm_address[4]_i_6__0_n_0 ;
  wire \dm_address[4]_i_7__0_n_0 ;
  wire \dm_address[4]_i_8__0_n_0 ;
  wire \dm_address[4]_i_9__0_n_0 ;
  wire \dm_address[8]_i_10__0_n_0 ;
  wire \dm_address[8]_i_11__0_n_0 ;
  wire \dm_address[8]_i_12__0_n_0 ;
  wire \dm_address[8]_i_13__0_n_0 ;
  wire \dm_address[8]_i_2__0_n_0 ;
  wire \dm_address[8]_i_3__0_n_0 ;
  wire \dm_address[8]_i_4__0_n_0 ;
  wire \dm_address[8]_i_5__0_n_0 ;
  wire \dm_address[8]_i_6__0_n_0 ;
  wire \dm_address[8]_i_7__0_n_0 ;
  wire \dm_address[8]_i_8__0_n_0 ;
  wire \dm_address[8]_i_9__0_n_0 ;
  wire \dm_address_reg[0]_i_2__0_n_0 ;
  wire \dm_address_reg[0]_i_2__0_n_1 ;
  wire \dm_address_reg[0]_i_2__0_n_2 ;
  wire \dm_address_reg[0]_i_2__0_n_3 ;
  wire [3:0]\dm_address_reg[11] ;
  wire \dm_address_reg[12]_i_1__0_n_1 ;
  wire \dm_address_reg[12]_i_1__0_n_2 ;
  wire \dm_address_reg[12]_i_1__0_n_3 ;
  wire [3:0]\dm_address_reg[15] ;
  wire [15:0]\dm_address_reg[15]_0 ;
  wire \dm_address_reg[19] ;
  wire \dm_address_reg[19]_0 ;
  wire \dm_address_reg[19]_1 ;
  wire \dm_address_reg[19]_2 ;
  wire \dm_address_reg[23] ;
  wire \dm_address_reg[23]_0 ;
  wire \dm_address_reg[23]_1 ;
  wire \dm_address_reg[23]_2 ;
  wire \dm_address_reg[27] ;
  wire \dm_address_reg[27]_0 ;
  wire \dm_address_reg[27]_1 ;
  wire \dm_address_reg[27]_2 ;
  wire \dm_address_reg[31] ;
  wire \dm_address_reg[31]_0 ;
  wire \dm_address_reg[31]_1 ;
  wire \dm_address_reg[31]_2 ;
  wire \dm_address_reg[4]_i_1__0_n_0 ;
  wire \dm_address_reg[4]_i_1__0_n_1 ;
  wire \dm_address_reg[4]_i_1__0_n_2 ;
  wire \dm_address_reg[4]_i_1__0_n_3 ;
  wire [3:0]\dm_address_reg[7] ;
  wire \dm_address_reg[8]_i_1__0_n_0 ;
  wire \dm_address_reg[8]_i_1__0_n_1 ;
  wire \dm_address_reg[8]_i_1__0_n_2 ;
  wire \dm_address_reg[8]_i_1__0_n_3 ;
  wire load_new_addr;
  wire m_axi_s2mm_aclk;
  wire prmtr_update_complete;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire s2mm_cdc2dmac_fsync;
  wire [15:0]stride_vid;
  wire video_reg_update;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2__0_n_0;
  wire zero_hsize_err_i_3__0_n_0;
  wire zero_hsize_err_i_4__0_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2__0_n_0;
  wire zero_vsize_err_i_3__0_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_10__0 
       (.I0(stride_vid[0]),
        .I1(\dm_address_reg[15]_0 [0]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_14__0_n_0 ),
        .O(\dm_address[0]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .O(\dm_address[0]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .O(\dm_address[0]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .O(\dm_address[0]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_14__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .O(\dm_address[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_3__0 
       (.I0(stride_vid[3]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_4__0 
       (.I0(stride_vid[2]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_5__0 
       (.I0(stride_vid[1]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_6__0 
       (.I0(stride_vid[0]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_7__0 
       (.I0(stride_vid[3]),
        .I1(\dm_address_reg[15]_0 [3]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_11__0_n_0 ),
        .O(\dm_address[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_8__0 
       (.I0(stride_vid[2]),
        .I1(\dm_address_reg[15]_0 [2]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_12__0_n_0 ),
        .O(\dm_address[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_9__0 
       (.I0(stride_vid[1]),
        .I1(\dm_address_reg[15]_0 [1]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_13__0_n_0 ),
        .O(\dm_address[0]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .O(\dm_address[12]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .O(\dm_address[12]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .O(\dm_address[12]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .O(\dm_address[12]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_2__0 
       (.I0(stride_vid[15]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_3__0 
       (.I0(stride_vid[14]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_4__0 
       (.I0(stride_vid[13]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_5__0 
       (.I0(stride_vid[12]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_6__0 
       (.I0(stride_vid[15]),
        .I1(\dm_address_reg[15]_0 [15]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_10__0_n_0 ),
        .O(\dm_address[12]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_7__0 
       (.I0(stride_vid[14]),
        .I1(\dm_address_reg[15]_0 [14]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_11__0_n_0 ),
        .O(\dm_address[12]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_8__0 
       (.I0(stride_vid[13]),
        .I1(\dm_address_reg[15]_0 [13]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_12__0_n_0 ),
        .O(\dm_address[12]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_9__0 
       (.I0(stride_vid[12]),
        .I1(\dm_address_reg[15]_0 [12]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_13__0_n_0 ),
        .O(\dm_address[12]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .O(\dm_address_reg[19]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .O(\dm_address_reg[19]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .O(\dm_address_reg[19]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .O(\dm_address_reg[19] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .O(\dm_address_reg[23]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .O(\dm_address_reg[23]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .O(\dm_address_reg[23]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .O(\dm_address_reg[23] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .O(\dm_address_reg[27]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .O(\dm_address_reg[27]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .O(\dm_address_reg[27]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .O(\dm_address_reg[27] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .O(\dm_address_reg[31]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .O(\dm_address_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .O(\dm_address_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .O(\dm_address_reg[31] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .O(\dm_address[4]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .O(\dm_address[4]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .O(\dm_address[4]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .O(\dm_address[4]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_2__0 
       (.I0(stride_vid[7]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_3__0 
       (.I0(stride_vid[6]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_4__0 
       (.I0(stride_vid[5]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_5__0 
       (.I0(stride_vid[4]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_6__0 
       (.I0(stride_vid[7]),
        .I1(\dm_address_reg[15]_0 [7]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_10__0_n_0 ),
        .O(\dm_address[4]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_7__0 
       (.I0(stride_vid[6]),
        .I1(\dm_address_reg[15]_0 [6]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_11__0_n_0 ),
        .O(\dm_address[4]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_8__0 
       (.I0(stride_vid[5]),
        .I1(\dm_address_reg[15]_0 [5]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_12__0_n_0 ),
        .O(\dm_address[4]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_9__0 
       (.I0(stride_vid[4]),
        .I1(\dm_address_reg[15]_0 [4]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_13__0_n_0 ),
        .O(\dm_address[4]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .O(\dm_address[8]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .O(\dm_address[8]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .O(\dm_address[8]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .O(\dm_address[8]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_2__0 
       (.I0(stride_vid[11]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_3__0 
       (.I0(stride_vid[10]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_4__0 
       (.I0(stride_vid[9]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_5__0 
       (.I0(stride_vid[8]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_6__0 
       (.I0(stride_vid[11]),
        .I1(\dm_address_reg[15]_0 [11]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_10__0_n_0 ),
        .O(\dm_address[8]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_7__0 
       (.I0(stride_vid[10]),
        .I1(\dm_address_reg[15]_0 [10]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_11__0_n_0 ),
        .O(\dm_address[8]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_8__0 
       (.I0(stride_vid[9]),
        .I1(\dm_address_reg[15]_0 [9]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_12__0_n_0 ),
        .O(\dm_address[8]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_9__0 
       (.I0(stride_vid[8]),
        .I1(\dm_address_reg[15]_0 [8]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_13__0_n_0 ),
        .O(\dm_address[8]_i_9__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\dm_address_reg[0]_i_2__0_n_0 ,\dm_address_reg[0]_i_2__0_n_1 ,\dm_address_reg[0]_i_2__0_n_2 ,\dm_address_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[0]_i_3__0_n_0 ,\dm_address[0]_i_4__0_n_0 ,\dm_address[0]_i_5__0_n_0 ,\dm_address[0]_i_6__0_n_0 }),
        .O(O),
        .S({\dm_address[0]_i_7__0_n_0 ,\dm_address[0]_i_8__0_n_0 ,\dm_address[0]_i_9__0_n_0 ,\dm_address[0]_i_10__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[12]_i_1__0 
       (.CI(\dm_address_reg[8]_i_1__0_n_0 ),
        .CO({CO,\dm_address_reg[12]_i_1__0_n_1 ,\dm_address_reg[12]_i_1__0_n_2 ,\dm_address_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[12]_i_2__0_n_0 ,\dm_address[12]_i_3__0_n_0 ,\dm_address[12]_i_4__0_n_0 ,\dm_address[12]_i_5__0_n_0 }),
        .O(\dm_address_reg[15] ),
        .S({\dm_address[12]_i_6__0_n_0 ,\dm_address[12]_i_7__0_n_0 ,\dm_address[12]_i_8__0_n_0 ,\dm_address[12]_i_9__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[4]_i_1__0 
       (.CI(\dm_address_reg[0]_i_2__0_n_0 ),
        .CO({\dm_address_reg[4]_i_1__0_n_0 ,\dm_address_reg[4]_i_1__0_n_1 ,\dm_address_reg[4]_i_1__0_n_2 ,\dm_address_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[4]_i_2__0_n_0 ,\dm_address[4]_i_3__0_n_0 ,\dm_address[4]_i_4__0_n_0 ,\dm_address[4]_i_5__0_n_0 }),
        .O(\dm_address_reg[7] ),
        .S({\dm_address[4]_i_6__0_n_0 ,\dm_address[4]_i_7__0_n_0 ,\dm_address[4]_i_8__0_n_0 ,\dm_address[4]_i_9__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[8]_i_1__0 
       (.CI(\dm_address_reg[4]_i_1__0_n_0 ),
        .CO({\dm_address_reg[8]_i_1__0_n_0 ,\dm_address_reg[8]_i_1__0_n_1 ,\dm_address_reg[8]_i_1__0_n_2 ,\dm_address_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[8]_i_2__0_n_0 ,\dm_address[8]_i_3__0_n_0 ,\dm_address[8]_i_4__0_n_0 ,\dm_address[8]_i_5__0_n_0 }),
        .O(\dm_address_reg[11] ),
        .S({\dm_address[8]_i_6__0_n_0 ,\dm_address[8]_i_7__0_n_0 ,\dm_address[8]_i_8__0_n_0 ,\dm_address[8]_i_9__0_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .R(SR));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .R(SR));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .R(SR));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .R(SR));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .R(SR));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .R(SR));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .R(SR));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .R(SR));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .R(SR));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .R(SR));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .R(SR));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .R(SR));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .R(SR));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .R(SR));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .R(SR));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .R(SR));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .Q(stride_vid[0]),
        .R(SR));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .Q(stride_vid[10]),
        .R(SR));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .Q(stride_vid[11]),
        .R(SR));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .Q(stride_vid[12]),
        .R(SR));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .Q(stride_vid[13]),
        .R(SR));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .Q(stride_vid[14]),
        .R(SR));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .Q(stride_vid[15]),
        .R(SR));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .Q(stride_vid[1]),
        .R(SR));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .Q(stride_vid[2]),
        .R(SR));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .Q(stride_vid[3]),
        .R(SR));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .Q(stride_vid[4]),
        .R(SR));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .Q(stride_vid[5]),
        .R(SR));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .Q(stride_vid[6]),
        .R(SR));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .Q(stride_vid[7]),
        .R(SR));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .Q(stride_vid[8]),
        .R(SR));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .Q(stride_vid[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \vsize_vid[12]_i_1__0 
       (.I0(prmtr_update_complete),
        .I1(s2mm_cdc2dmac_fsync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000002)) 
    zero_hsize_err_i_1__0
       (.I0(zero_hsize_err_i_2__0_n_0),
        .I1(zero_hsize_err_i_3__0_n_0),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .O(zero_hsize_err0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    zero_hsize_err_i_2__0
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .I5(load_new_addr),
        .O(zero_hsize_err_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3__0
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .I4(zero_hsize_err_i_4__0_n_0),
        .O(zero_hsize_err_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_4__0
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .O(zero_hsize_err_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    zero_vsize_err_i_1__0
       (.I0(zero_vsize_err_i_2__0_n_0),
        .I1(zero_vsize_err_i_3__0_n_0),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[9]),
        .I5(Q[3]),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    zero_vsize_err_i_2__0
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(Q[8]),
        .I3(Q[12]),
        .I4(Q[2]),
        .I5(Q[11]),
        .O(zero_vsize_err_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_3__0
       (.I0(Q[10]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(zero_vsize_err_i_3__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module hdmi_in_axi_vdma_0_0_axi_vdma_vregister_49
   (zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ,
    \dm_address_reg[19] ,
    \dm_address_reg[19]_0 ,
    \dm_address_reg[19]_1 ,
    \dm_address_reg[19]_2 ,
    \dm_address_reg[23] ,
    \dm_address_reg[23]_0 ,
    \dm_address_reg[23]_1 ,
    \dm_address_reg[23]_2 ,
    \dm_address_reg[27] ,
    \dm_address_reg[27]_0 ,
    \dm_address_reg[27]_1 ,
    \dm_address_reg[27]_2 ,
    \dm_address_reg[31] ,
    \dm_address_reg[31]_0 ,
    \dm_address_reg[31]_1 ,
    \dm_address_reg[31]_2 ,
    O,
    \dm_address_reg[7] ,
    \dm_address_reg[11] ,
    CO,
    \dm_address_reg[15] ,
    load_new_addr,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    p_28_out,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    \dm_address_reg[15]_0 ,
    SR,
    \reg_module_vsize_reg[12] ,
    m_axi_mm2s_aclk,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] );
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  output \dm_address_reg[19] ;
  output \dm_address_reg[19]_0 ;
  output \dm_address_reg[19]_1 ;
  output \dm_address_reg[19]_2 ;
  output \dm_address_reg[23] ;
  output \dm_address_reg[23]_0 ;
  output \dm_address_reg[23]_1 ;
  output \dm_address_reg[23]_2 ;
  output \dm_address_reg[27] ;
  output \dm_address_reg[27]_0 ;
  output \dm_address_reg[27]_1 ;
  output \dm_address_reg[27]_2 ;
  output \dm_address_reg[31] ;
  output \dm_address_reg[31]_0 ;
  output \dm_address_reg[31]_1 ;
  output \dm_address_reg[31]_2 ;
  output [3:0]O;
  output [3:0]\dm_address_reg[7] ;
  output [3:0]\dm_address_reg[11] ;
  output [0:0]CO;
  output [3:0]\dm_address_reg[15] ;
  input load_new_addr;
  input [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input p_28_out;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input [15:0]\dm_address_reg[15]_0 ;
  input [0:0]SR;
  input [12:0]\reg_module_vsize_reg[12] ;
  input m_axi_mm2s_aclk;
  input [15:0]\reg_module_hsize_reg[15] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  input [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  input [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;

  wire [0:0]CO;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [1:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [15:0]\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire \dm_address[0]_i_10_n_0 ;
  wire \dm_address[0]_i_11_n_0 ;
  wire \dm_address[0]_i_12_n_0 ;
  wire \dm_address[0]_i_13_n_0 ;
  wire \dm_address[0]_i_14_n_0 ;
  wire \dm_address[0]_i_3_n_0 ;
  wire \dm_address[0]_i_4_n_0 ;
  wire \dm_address[0]_i_5_n_0 ;
  wire \dm_address[0]_i_6_n_0 ;
  wire \dm_address[0]_i_7_n_0 ;
  wire \dm_address[0]_i_8_n_0 ;
  wire \dm_address[0]_i_9_n_0 ;
  wire \dm_address[12]_i_10_n_0 ;
  wire \dm_address[12]_i_11_n_0 ;
  wire \dm_address[12]_i_12_n_0 ;
  wire \dm_address[12]_i_13_n_0 ;
  wire \dm_address[12]_i_2_n_0 ;
  wire \dm_address[12]_i_3_n_0 ;
  wire \dm_address[12]_i_4_n_0 ;
  wire \dm_address[12]_i_5_n_0 ;
  wire \dm_address[12]_i_6_n_0 ;
  wire \dm_address[12]_i_7_n_0 ;
  wire \dm_address[12]_i_8_n_0 ;
  wire \dm_address[12]_i_9_n_0 ;
  wire \dm_address[4]_i_10_n_0 ;
  wire \dm_address[4]_i_11_n_0 ;
  wire \dm_address[4]_i_12_n_0 ;
  wire \dm_address[4]_i_13_n_0 ;
  wire \dm_address[4]_i_2_n_0 ;
  wire \dm_address[4]_i_3_n_0 ;
  wire \dm_address[4]_i_4_n_0 ;
  wire \dm_address[4]_i_5_n_0 ;
  wire \dm_address[4]_i_6_n_0 ;
  wire \dm_address[4]_i_7_n_0 ;
  wire \dm_address[4]_i_8_n_0 ;
  wire \dm_address[4]_i_9_n_0 ;
  wire \dm_address[8]_i_10_n_0 ;
  wire \dm_address[8]_i_11_n_0 ;
  wire \dm_address[8]_i_12_n_0 ;
  wire \dm_address[8]_i_13_n_0 ;
  wire \dm_address[8]_i_2_n_0 ;
  wire \dm_address[8]_i_3_n_0 ;
  wire \dm_address[8]_i_4_n_0 ;
  wire \dm_address[8]_i_5_n_0 ;
  wire \dm_address[8]_i_6_n_0 ;
  wire \dm_address[8]_i_7_n_0 ;
  wire \dm_address[8]_i_8_n_0 ;
  wire \dm_address[8]_i_9_n_0 ;
  wire \dm_address_reg[0]_i_2_n_0 ;
  wire \dm_address_reg[0]_i_2_n_1 ;
  wire \dm_address_reg[0]_i_2_n_2 ;
  wire \dm_address_reg[0]_i_2_n_3 ;
  wire [3:0]\dm_address_reg[11] ;
  wire \dm_address_reg[12]_i_1_n_1 ;
  wire \dm_address_reg[12]_i_1_n_2 ;
  wire \dm_address_reg[12]_i_1_n_3 ;
  wire [3:0]\dm_address_reg[15] ;
  wire [15:0]\dm_address_reg[15]_0 ;
  wire \dm_address_reg[19] ;
  wire \dm_address_reg[19]_0 ;
  wire \dm_address_reg[19]_1 ;
  wire \dm_address_reg[19]_2 ;
  wire \dm_address_reg[23] ;
  wire \dm_address_reg[23]_0 ;
  wire \dm_address_reg[23]_1 ;
  wire \dm_address_reg[23]_2 ;
  wire \dm_address_reg[27] ;
  wire \dm_address_reg[27]_0 ;
  wire \dm_address_reg[27]_1 ;
  wire \dm_address_reg[27]_2 ;
  wire \dm_address_reg[31] ;
  wire \dm_address_reg[31]_0 ;
  wire \dm_address_reg[31]_1 ;
  wire \dm_address_reg[31]_2 ;
  wire \dm_address_reg[4]_i_1_n_0 ;
  wire \dm_address_reg[4]_i_1_n_1 ;
  wire \dm_address_reg[4]_i_1_n_2 ;
  wire \dm_address_reg[4]_i_1_n_3 ;
  wire [3:0]\dm_address_reg[7] ;
  wire \dm_address_reg[8]_i_1_n_0 ;
  wire \dm_address_reg[8]_i_1_n_1 ;
  wire \dm_address_reg[8]_i_1_n_2 ;
  wire \dm_address_reg[8]_i_1_n_3 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire p_28_out;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire [15:0]stride_vid;
  wire video_reg_update;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_10 
       (.I0(stride_vid[0]),
        .I1(\dm_address_reg[15]_0 [0]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_14_n_0 ),
        .O(\dm_address[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .O(\dm_address[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .O(\dm_address[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .O(\dm_address[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[0]_i_14 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .O(\dm_address[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_3 
       (.I0(stride_vid[3]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_4 
       (.I0(stride_vid[2]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_5 
       (.I0(stride_vid[1]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[0]_i_6 
       (.I0(stride_vid[0]),
        .I1(load_new_addr),
        .O(\dm_address[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_7 
       (.I0(stride_vid[3]),
        .I1(\dm_address_reg[15]_0 [3]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_11_n_0 ),
        .O(\dm_address[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_8 
       (.I0(stride_vid[2]),
        .I1(\dm_address_reg[15]_0 [2]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_12_n_0 ),
        .O(\dm_address[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[0]_i_9 
       (.I0(stride_vid[1]),
        .I1(\dm_address_reg[15]_0 [1]),
        .I2(load_new_addr),
        .I3(\dm_address[0]_i_13_n_0 ),
        .O(\dm_address[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .O(\dm_address[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .O(\dm_address[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .O(\dm_address[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[12]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .O(\dm_address[12]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_2 
       (.I0(stride_vid[15]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_3 
       (.I0(stride_vid[14]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_4 
       (.I0(stride_vid[13]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[12]_i_5 
       (.I0(stride_vid[12]),
        .I1(load_new_addr),
        .O(\dm_address[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_6 
       (.I0(stride_vid[15]),
        .I1(\dm_address_reg[15]_0 [15]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_10_n_0 ),
        .O(\dm_address[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_7 
       (.I0(stride_vid[14]),
        .I1(\dm_address_reg[15]_0 [14]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_11_n_0 ),
        .O(\dm_address[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_8 
       (.I0(stride_vid[13]),
        .I1(\dm_address_reg[15]_0 [13]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_12_n_0 ),
        .O(\dm_address[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[12]_i_9 
       (.I0(stride_vid[12]),
        .I1(\dm_address_reg[15]_0 [12]),
        .I2(load_new_addr),
        .I3(\dm_address[12]_i_13_n_0 ),
        .O(\dm_address[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .O(\dm_address_reg[19]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .O(\dm_address_reg[19]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .O(\dm_address_reg[19]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[16]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .O(\dm_address_reg[19] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .O(\dm_address_reg[23]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .O(\dm_address_reg[23]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .O(\dm_address_reg[23]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[20]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .O(\dm_address_reg[23] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .O(\dm_address_reg[27]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .O(\dm_address_reg[27]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .O(\dm_address_reg[27]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[24]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .O(\dm_address_reg[27] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .O(\dm_address_reg[31]_2 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .O(\dm_address_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .O(\dm_address_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[28]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .O(\dm_address_reg[31] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .O(\dm_address[4]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .O(\dm_address[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .O(\dm_address[4]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[4]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .O(\dm_address[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_2 
       (.I0(stride_vid[7]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_3 
       (.I0(stride_vid[6]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_4 
       (.I0(stride_vid[5]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[4]_i_5 
       (.I0(stride_vid[4]),
        .I1(load_new_addr),
        .O(\dm_address[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_6 
       (.I0(stride_vid[7]),
        .I1(\dm_address_reg[15]_0 [7]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_10_n_0 ),
        .O(\dm_address[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_7 
       (.I0(stride_vid[6]),
        .I1(\dm_address_reg[15]_0 [6]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_11_n_0 ),
        .O(\dm_address[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_8 
       (.I0(stride_vid[5]),
        .I1(\dm_address_reg[15]_0 [5]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_12_n_0 ),
        .O(\dm_address[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[4]_i_9 
       (.I0(stride_vid[4]),
        .I1(\dm_address_reg[15]_0 [4]),
        .I2(load_new_addr),
        .I3(\dm_address[4]_i_13_n_0 ),
        .O(\dm_address[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .O(\dm_address[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .O(\dm_address[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .O(\dm_address[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \dm_address[8]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I2(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I3(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .O(\dm_address[8]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_2 
       (.I0(stride_vid[11]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_3 
       (.I0(stride_vid[10]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_4 
       (.I0(stride_vid[9]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dm_address[8]_i_5 
       (.I0(stride_vid[8]),
        .I1(load_new_addr),
        .O(\dm_address[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_6 
       (.I0(stride_vid[11]),
        .I1(\dm_address_reg[15]_0 [11]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_10_n_0 ),
        .O(\dm_address[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_7 
       (.I0(stride_vid[10]),
        .I1(\dm_address_reg[15]_0 [10]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_11_n_0 ),
        .O(\dm_address[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_8 
       (.I0(stride_vid[9]),
        .I1(\dm_address_reg[15]_0 [9]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_12_n_0 ),
        .O(\dm_address[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \dm_address[8]_i_9 
       (.I0(stride_vid[8]),
        .I1(\dm_address_reg[15]_0 [8]),
        .I2(load_new_addr),
        .I3(\dm_address[8]_i_13_n_0 ),
        .O(\dm_address[8]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\dm_address_reg[0]_i_2_n_0 ,\dm_address_reg[0]_i_2_n_1 ,\dm_address_reg[0]_i_2_n_2 ,\dm_address_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[0]_i_3_n_0 ,\dm_address[0]_i_4_n_0 ,\dm_address[0]_i_5_n_0 ,\dm_address[0]_i_6_n_0 }),
        .O(O),
        .S({\dm_address[0]_i_7_n_0 ,\dm_address[0]_i_8_n_0 ,\dm_address[0]_i_9_n_0 ,\dm_address[0]_i_10_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[12]_i_1 
       (.CI(\dm_address_reg[8]_i_1_n_0 ),
        .CO({CO,\dm_address_reg[12]_i_1_n_1 ,\dm_address_reg[12]_i_1_n_2 ,\dm_address_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[12]_i_2_n_0 ,\dm_address[12]_i_3_n_0 ,\dm_address[12]_i_4_n_0 ,\dm_address[12]_i_5_n_0 }),
        .O(\dm_address_reg[15] ),
        .S({\dm_address[12]_i_6_n_0 ,\dm_address[12]_i_7_n_0 ,\dm_address[12]_i_8_n_0 ,\dm_address[12]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[4]_i_1 
       (.CI(\dm_address_reg[0]_i_2_n_0 ),
        .CO({\dm_address_reg[4]_i_1_n_0 ,\dm_address_reg[4]_i_1_n_1 ,\dm_address_reg[4]_i_1_n_2 ,\dm_address_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[4]_i_2_n_0 ,\dm_address[4]_i_3_n_0 ,\dm_address[4]_i_4_n_0 ,\dm_address[4]_i_5_n_0 }),
        .O(\dm_address_reg[7] ),
        .S({\dm_address[4]_i_6_n_0 ,\dm_address[4]_i_7_n_0 ,\dm_address[4]_i_8_n_0 ,\dm_address[4]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[8]_i_1 
       (.CI(\dm_address_reg[4]_i_1_n_0 ),
        .CO({\dm_address_reg[8]_i_1_n_0 ,\dm_address_reg[8]_i_1_n_1 ,\dm_address_reg[8]_i_1_n_2 ,\dm_address_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\dm_address[8]_i_2_n_0 ,\dm_address[8]_i_3_n_0 ,\dm_address[8]_i_4_n_0 ,\dm_address[8]_i_5_n_0 }),
        .O(\dm_address_reg[11] ),
        .S({\dm_address[8]_i_6_n_0 ,\dm_address[8]_i_7_n_0 ,\dm_address[8]_i_8_n_0 ,\dm_address[8]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .R(SR));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .R(SR));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .R(SR));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .R(SR));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .R(SR));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .R(SR));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .R(SR));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .R(SR));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .R(SR));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .R(SR));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .R(SR));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .R(SR));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .R(SR));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .R(SR));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .R(SR));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_hsize_reg[15] [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .R(SR));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [0]),
        .Q(stride_vid[0]),
        .R(SR));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [10]),
        .Q(stride_vid[10]),
        .R(SR));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [11]),
        .Q(stride_vid[11]),
        .R(SR));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [12]),
        .Q(stride_vid[12]),
        .R(SR));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [13]),
        .Q(stride_vid[13]),
        .R(SR));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [14]),
        .Q(stride_vid[14]),
        .R(SR));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [15]),
        .Q(stride_vid[15]),
        .R(SR));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [1]),
        .Q(stride_vid[1]),
        .R(SR));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [2]),
        .Q(stride_vid[2]),
        .R(SR));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [3]),
        .Q(stride_vid[3]),
        .R(SR));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [4]),
        .Q(stride_vid[4]),
        .R(SR));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [5]),
        .Q(stride_vid[5]),
        .R(SR));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [6]),
        .Q(stride_vid[6]),
        .R(SR));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [7]),
        .Q(stride_vid[7]),
        .R(SR));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [8]),
        .Q(stride_vid[8]),
        .R(SR));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] [9]),
        .Q(stride_vid[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8A)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .I1(p_28_out),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\reg_module_vsize_reg[12] [9]),
        .Q(Q[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00000002)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [9]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [13]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [7]),
        .O(zero_hsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    zero_hsize_err_i_2
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [0]),
        .I1(load_new_addr),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [4]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [6]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [15]),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [14]),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [8]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [10]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [1]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [11]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_4
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [12]),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [2]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [5]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] [3]),
        .O(zero_hsize_err_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(zero_vsize_err_i_3_n_0),
        .I2(Q[5]),
        .I3(Q[1]),
        .I4(Q[8]),
        .I5(Q[2]),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    zero_vsize_err_i_2
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_3
       (.I0(Q[9]),
        .I1(Q[3]),
        .I2(Q[12]),
        .I3(Q[4]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync
   (p_in_d1_cdc_from,
    p_1_out,
    SR,
    prmry_in_xored,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    p_3_out);
  output p_in_d1_cdc_from;
  output p_1_out;
  output [0:0]SR;
  input prmry_in_xored;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input p_3_out;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0 
       (.I0(p_1_out),
        .I1(p_3_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_10
   (p_in_d1_cdc_from,
    p_4_out,
    SR,
    prmry_in_xored,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    p_6_out);
  output p_in_d1_cdc_from;
  output p_4_out;
  output [0:0]SR;
  input prmry_in_xored;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input p_6_out;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_4_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(p_4_out),
        .I1(p_6_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_13
   (p_6_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i);
  output p_6_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;

  wire m_axi_mm2s_aclk;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_6_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_3
   (p_3_out,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i);
  output p_3_out;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;

  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_3_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_4
   (p_in_d1_cdc_from,
    p_4_out,
    SR,
    prmry_in_xored,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    p_6_out);
  output p_in_d1_cdc_from;
  output p_4_out;
  output [0:0]SR;
  input prmry_in_xored;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input p_6_out;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_4_out;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_4_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0 
       (.I0(p_4_out),
        .I1(p_6_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_5
   (p_6_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i);
  output p_6_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;

  wire m_axi_s2mm_aclk;
  wire p_6_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_6_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_6
   (p_in_d1_cdc_from,
    p_1_out,
    SR,
    prmry_in_xored,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    p_3_out);
  output p_in_d1_cdc_from;
  output p_1_out;
  output [0:0]SR;
  input prmry_in_xored;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input p_3_out;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_1_out;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(p_1_out),
        .I1(p_3_out),
        .O(SR));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync_9
   (p_3_out,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i);
  output p_3_out;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_3_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_3_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized0
   (scndry_out,
    s_axi_lite_aclk,
    \cmnds_queued_reg[0] ,
    m_axi_s2mm_aclk);
  output scndry_out;
  input s_axi_lite_aclk;
  input \cmnds_queued_reg[0] ;
  input m_axi_s2mm_aclk;

  wire \cmnds_queued_reg[0] ;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[0] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized0_11
   (scndry_out,
    s_axi_lite_aclk,
    \cmnds_queued_reg[3] ,
    m_axi_mm2s_aclk);
  output scndry_out;
  input s_axi_lite_aclk;
  input \cmnds_queued_reg[3] ;
  input m_axi_mm2s_aclk;

  wire \cmnds_queued_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[3] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized1
   (prmry_in_xored,
    scndry_out,
    prmry_in_xored_0,
    SR,
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ,
    prmry_min_assert_sftrst,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    p_in_d1_cdc_from,
    p_in_d1_cdc_from_1,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    p_11_out,
    m_axi_s2mm_aclk,
    lite_min_assert_sftrst,
    s_axi_lite_aclk);
  output prmry_in_xored;
  output scndry_out;
  output prmry_in_xored_0;
  output [0:0]SR;
  output \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  input prmry_min_assert_sftrst;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input p_in_d1_cdc_from;
  input p_in_d1_cdc_from_1;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input p_11_out;
  input m_axi_s2mm_aclk;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_1;
  wire p_level_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_in_xored_0;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(scndry_out),
        .I1(prmry_min_assert_sftrst),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6 
       (.I0(scndry_out),
        .I1(prmry_min_assert_sftrst),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(p_in_d1_cdc_from_1),
        .O(prmry_in_xored_0));
  LUT6 #(
    .INIT(64'h00FFF2F2FFFFF2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(p_11_out),
        .I3(scndry_out),
        .I4(prmry_min_assert_sftrst),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0 
       (.I0(scndry_out),
        .I1(prmry_min_assert_sftrst),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized12
   (p_in_d1_cdc_from,
    s2mm_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ,
    prmry_reset2,
    prmry_in_xored_1,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    reset_counts,
    s2mm_cdc2dmac_fsync,
    irqdelay_wren_i);
  output p_in_d1_cdc_from;
  output s2mm_packet_sof;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  input prmry_reset2;
  input prmry_in_xored_1;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input reset_counts;
  input s2mm_cdc2dmac_fsync;
  input irqdelay_wren_i;

  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ;
  wire [0:0]SR;
  wire irqdelay_wren_i;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored_1;
  wire prmry_reset2;
  wire reset_counts;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_packet_sof),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored_1),
        .Q(p_in_d1_cdc_from),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(s2mm_packet_sof),
        .I1(reset_counts),
        .I2(s2mm_cdc2dmac_fsync),
        .I3(irqdelay_wren_i),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized12_34
   (p_in_d1_cdc_from,
    p_21_out,
    SR,
    prmry_in_xored,
    m_axis_mm2s_aclk,
    prmry_resetn_i_reg,
    m_axi_mm2s_aclk);
  output p_in_d1_cdc_from;
  output p_21_out;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axis_mm2s_aclk;
  input [0:0]prmry_resetn_i_reg;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_21_out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire [0:0]prmry_resetn_i_reg;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_21_out),
        .R(prmry_resetn_i_reg));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_resetn_i_reg));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized13
   (s2mm_cdc2dmac_fsync,
    s2mm_valid_frame_sync_cmb,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_valid_video_prmtrs,
    s_fsync_d1,
    s_fsync_d2);
  output s2mm_cdc2dmac_fsync;
  output s2mm_valid_frame_sync_cmb;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_valid_video_prmtrs;
  input s_fsync_d1;
  input s_fsync_d2;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire s2mm_cdc2dmac_fsync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_cdc2dmac_fsync),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'hB4)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__16 
       (.I0(s_fsync_d1),
        .I1(s_fsync_d2),
        .I2(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1__0 
       (.I0(s2mm_cdc2dmac_fsync),
        .I1(s2mm_valid_video_prmtrs),
        .O(s2mm_valid_frame_sync_cmb));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized14
   (p_in_d1_cdc_from_0,
    s2mm_fsync_out_i,
    prmry_in_xored,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    SR,
    prmry_in_xored_2,
    m_axi_s2mm_aclk,
    prmry_reset2,
    s_axis_s2mm_aclk,
    p_in_d1_cdc_from_3,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] );
  output p_in_d1_cdc_from_0;
  output s2mm_fsync_out_i;
  output prmry_in_xored;
  output \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  input [0:0]SR;
  input prmry_in_xored_2;
  input m_axi_s2mm_aclk;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input p_in_d1_cdc_from_3;
  input \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;

  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_in_d1_cdc_from_0;
  wire p_in_d1_cdc_from_3;
  wire prmry_in_xored;
  wire prmry_in_xored_2;
  wire prmry_reset2;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_fsync_out_i),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_0),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored_2),
        .Q(p_in_d1_cdc_from_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9 
       (.I0(s2mm_fsync_out_i),
        .I1(p_in_d1_cdc_from_3),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1 
       (.I0(s2mm_fsync_out_i),
        .I1(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .O(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized14_33
   (p_in_d1_cdc_from_0,
    p_19_out,
    all_lines_xfred,
    prmry_resetn_i_reg,
    prmry_in_xored_1,
    m_axi_mm2s_aclk,
    SR,
    m_axis_mm2s_aclk,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] );
  output p_in_d1_cdc_from_0;
  output p_19_out;
  output all_lines_xfred;
  input [0:0]prmry_resetn_i_reg;
  input prmry_in_xored_1;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] ;

  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] ;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_19_out;
  wire p_in_d1_cdc_from_0;
  wire prmry_in_xored_1;
  wire [0:0]prmry_resetn_i_reg;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_19_out),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_0),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in_xored_1),
        .Q(p_in_d1_cdc_from_0),
        .R(prmry_resetn_i_reg));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(p_19_out),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] ),
        .O(all_lines_xfred));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized16
   (dwidth_fifo_pipe_empty_m,
    SR,
    m_axi_mm2s_aclk,
    scndry_reset2,
    dwidth_fifo_pipe_empty,
    m_axis_mm2s_aclk);
  output dwidth_fifo_pipe_empty_m;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input scndry_reset2;
  input dwidth_fifo_pipe_empty;
  input m_axis_mm2s_aclk;

  wire [0:0]SR;
  wire dwidth_fifo_pipe_empty;
  wire dwidth_fifo_pipe_empty_m;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(dwidth_fifo_pipe_empty_m),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(dwidth_fifo_pipe_empty),
        .Q(p_level_in_d1_cdc_from),
        .R(scndry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized1_12
   (prmry_in_xored,
    scndry_out,
    prmry_in_xored_0,
    SR,
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ,
    prmry_min_assert_sftrst,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    p_in_d1_cdc_from,
    p_in_d1_cdc_from_1,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    p_11_out,
    m_axi_mm2s_aclk,
    lite_min_assert_sftrst,
    s_axi_lite_aclk);
  output prmry_in_xored;
  output scndry_out;
  output prmry_in_xored_0;
  output [0:0]SR;
  output \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  input prmry_min_assert_sftrst;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input p_in_d1_cdc_from;
  input p_in_d1_cdc_from_1;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input p_11_out;
  input m_axi_mm2s_aclk;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ;
  wire [0:0]SR;
  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire p_11_out;
  wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_1;
  wire p_level_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_in_xored_0;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(scndry_out),
        .I1(prmry_min_assert_sftrst),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(scndry_out),
        .I1(prmry_min_assert_sftrst),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(p_in_d1_cdc_from_1),
        .O(prmry_in_xored_0));
  LUT6 #(
    .INIT(64'h00FFF2F2FFFFF2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(p_11_out),
        .I3(scndry_out),
        .I4(prmry_min_assert_sftrst),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg ));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(scndry_out),
        .I1(prmry_min_assert_sftrst),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized2
   (\FSM_sequential_dmacntrl_cs_reg[2] ,
    scndry_out,
    halt_i_reg,
    s2mm_soft_reset,
    dma_err,
    s_axis_s2mm_aclk,
    \cmnds_queued_reg[0] ,
    m_axi_s2mm_aclk);
  output \FSM_sequential_dmacntrl_cs_reg[2] ;
  output scndry_out;
  input halt_i_reg;
  input s2mm_soft_reset;
  input dma_err;
  input s_axis_s2mm_aclk;
  input \cmnds_queued_reg[0] ;
  input m_axi_s2mm_aclk;

  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire \cmnds_queued_reg[0] ;
  wire dma_err;
  wire halt_i_reg;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[0] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(halt_i_reg),
        .I1(s2mm_soft_reset),
        .I2(dma_err),
        .O(\FSM_sequential_dmacntrl_cs_reg[2] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized20
   (dm_halt_reg_out,
    sig_last_reg_out_reg,
    scndry_reset2,
    m_axis_mm2s_aclk,
    SR,
    mm2s_halt,
    m_axi_mm2s_aclk,
    mm2s_axis_resetn);
  output dm_halt_reg_out;
  output [0:0]sig_last_reg_out_reg;
  input scndry_reset2;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input mm2s_halt;
  input m_axi_mm2s_aclk;
  input mm2s_axis_resetn;

  wire [0:0]SR;
  wire dm_halt_reg_out;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_axis_resetn;
  wire mm2s_halt;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_reset2;
  wire [0:0]sig_last_reg_out_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(scndry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(dm_halt_reg_out),
        .R(scndry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    sig_reset_reg_i_1
       (.I0(dm_halt_reg_out),
        .I1(mm2s_axis_resetn),
        .O(sig_last_reg_out_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized21
   (p_in_d1_cdc_from,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    SR,
    prmry_in_xored,
    m_axi_s2mm_aclk,
    prmry_reset2,
    s_axis_s2mm_aclk,
    d_tready_before_fsync_clr_flag1,
    out,
    s2mm_dmasr_halted_s);
  output p_in_d1_cdc_from;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  input [0:0]SR;
  input prmry_in_xored;
  input m_axi_s2mm_aclk;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input d_tready_before_fsync_clr_flag1;
  input out;
  input s2mm_dmasr_halted_s;

  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [0:0]SR;
  wire d_tready_before_fsync_clr_flag1;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire s2mm_dmasr_halted_s;
  wire s2mm_prmtr_updt_complete_s;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(s2mm_prmtr_updt_complete_s),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1 
       (.I0(s2mm_prmtr_updt_complete_s),
        .I1(d_tready_before_fsync_clr_flag1),
        .I2(out),
        .I3(s2mm_dmasr_halted_s),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized22
   (s2mm_dmasr_halted_s,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    s2mm_dmasr,
    m_axi_s2mm_aclk);
  output s2mm_dmasr_halted_s;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input [0:0]s2mm_dmasr;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire [0:0]s2mm_dmasr;
  wire s2mm_dmasr_halted_s;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_dmasr_halted_s),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmasr),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized23
   (s2mm_fsize_more_or_sof_late,
    SR,
    m_axi_s2mm_aclk,
    prmry_reset2,
    s2mm_fsize_more_or_sof_late_s,
    s_axis_s2mm_aclk);
  output s2mm_fsize_more_or_sof_late;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input prmry_reset2;
  input s2mm_fsize_more_or_sof_late_s;
  input s_axis_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_fsize_more_or_sof_late),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsize_more_or_sof_late_s),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized24
   (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    halt_i0,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ,
    \dm_address_reg_0__s_port_] ,
    \vert_count_reg_0__s_port_] ,
    \vert_count_reg[0]_0 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] ,
    halted_set_i0,
    s2mm_ftchcmdsts_idle,
    D,
    O,
    \vert_count_reg[7] ,
    \vert_count_reg[11] ,
    \vert_count_reg[12] ,
    \dm_address_reg[19] ,
    \dm_address_reg[23] ,
    \dm_address_reg[27] ,
    \dm_address_reg[31] ,
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] ,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    \FSM_sequential_dmacntrl_cs_reg[1] ,
    \FSM_sequential_dmacntrl_cs_reg[2] ,
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ,
    write_cmnd_cmb,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    s2mm_stop,
    run_stop_d1,
    s2mm_dmacr,
    s2mm_soft_reset,
    soft_reset_d1,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ,
    prmry_resetn_i_reg,
    s2mm_tstvect_fsync,
    ch2_delay_cnt_en,
    s2mm_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    out,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    dm_address_reg,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ,
    s_axis_cmd_tvalid_reg,
    Q,
    vert_count_reg,
    prmry_resetn_i_reg_0,
    datamover_idle,
    \cmnds_queued_reg[7] ,
    \cmnds_queued_reg[1] ,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    flag_to_repeat_after_fsize_less_err,
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ,
    halt_i_reg,
    frame_sync_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    s2mm_halt,
    dma_err,
    \vert_count_reg[12]_0 ,
    vert_count_reg_8__s_port_,
    CO,
    mstr_reverse_order,
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    halted_reg,
    in0,
    valid_frame_sync_d2,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg );
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output halt_i0;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  output \dm_address_reg_0__s_port_] ;
  output \vert_count_reg_0__s_port_] ;
  output \vert_count_reg[0]_0 ;
  output \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] ;
  output halted_set_i0;
  output s2mm_ftchcmdsts_idle;
  output [4:0]D;
  output [3:0]O;
  output [3:0]\vert_count_reg[7] ;
  output [3:0]\vert_count_reg[11] ;
  output [0:0]\vert_count_reg[12] ;
  output [3:0]\dm_address_reg[19] ;
  output [3:0]\dm_address_reg[23] ;
  output [3:0]\dm_address_reg[27] ;
  output [3:0]\dm_address_reg[31] ;
  output \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  output \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] ;
  output \FSM_sequential_dmacntrl_cs_reg[0] ;
  output \FSM_sequential_dmacntrl_cs_reg[1] ;
  output \FSM_sequential_dmacntrl_cs_reg[2] ;
  output \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  output write_cmnd_cmb;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input s2mm_stop;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  input prmry_resetn_i_reg;
  input s2mm_tstvect_fsync;
  input ch2_delay_cnt_en;
  input s2mm_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input [2:0]out;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [15:0]dm_address_reg;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  input \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  input s_axis_cmd_tvalid_reg;
  input [12:0]Q;
  input [12:0]vert_count_reg;
  input prmry_resetn_i_reg_0;
  input datamover_idle;
  input [4:0]\cmnds_queued_reg[7] ;
  input \cmnds_queued_reg[1] ;
  input [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input flag_to_repeat_after_fsize_less_err;
  input [4:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ;
  input halt_i_reg;
  input frame_sync_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  input s2mm_halt;
  input dma_err;
  input \vert_count_reg[12]_0 ;
  input vert_count_reg_8__s_port_;
  input [0:0]CO;
  input mstr_reverse_order;
  input \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input [0:0]halted_reg;
  input [2:0]in0;
  input valid_frame_sync_d2;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;

  wire [0:0]CO;
  wire [4:0]D;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \FSM_sequential_dmacntrl_cs_reg[1] ;
  wire \FSM_sequential_dmacntrl_cs_reg[2] ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ;
  wire \GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire [4:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ;
  wire \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  wire \MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [4:0]\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [3:0]O;
  wire [12:0]Q;
  wire [0:0]SR;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued_reg[1] ;
  wire [4:0]\cmnds_queued_reg[7] ;
  wire datamover_idle;
  wire \dm_address[16]_i_2__0_n_0 ;
  wire \dm_address[16]_i_3__0_n_0 ;
  wire \dm_address[16]_i_4__0_n_0 ;
  wire \dm_address[16]_i_5__0_n_0 ;
  wire \dm_address[20]_i_2__0_n_0 ;
  wire \dm_address[20]_i_3__0_n_0 ;
  wire \dm_address[20]_i_4__0_n_0 ;
  wire \dm_address[20]_i_5__0_n_0 ;
  wire \dm_address[24]_i_2__0_n_0 ;
  wire \dm_address[24]_i_3__0_n_0 ;
  wire \dm_address[24]_i_4__0_n_0 ;
  wire \dm_address[24]_i_5__0_n_0 ;
  wire \dm_address[28]_i_2__0_n_0 ;
  wire \dm_address[28]_i_3__0_n_0 ;
  wire \dm_address[28]_i_4__0_n_0 ;
  wire \dm_address[28]_i_5__0_n_0 ;
  wire [15:0]dm_address_reg;
  wire \dm_address_reg[16]_i_1__0_n_0 ;
  wire \dm_address_reg[16]_i_1__0_n_1 ;
  wire \dm_address_reg[16]_i_1__0_n_2 ;
  wire \dm_address_reg[16]_i_1__0_n_3 ;
  wire [3:0]\dm_address_reg[19] ;
  wire \dm_address_reg[20]_i_1__0_n_0 ;
  wire \dm_address_reg[20]_i_1__0_n_1 ;
  wire \dm_address_reg[20]_i_1__0_n_2 ;
  wire \dm_address_reg[20]_i_1__0_n_3 ;
  wire [3:0]\dm_address_reg[23] ;
  wire \dm_address_reg[24]_i_1__0_n_0 ;
  wire \dm_address_reg[24]_i_1__0_n_1 ;
  wire \dm_address_reg[24]_i_1__0_n_2 ;
  wire \dm_address_reg[24]_i_1__0_n_3 ;
  wire [3:0]\dm_address_reg[27] ;
  wire \dm_address_reg[28]_i_1__0_n_1 ;
  wire \dm_address_reg[28]_i_1__0_n_2 ;
  wire \dm_address_reg[28]_i_1__0_n_3 ;
  wire [3:0]\dm_address_reg[31] ;
  wire dm_address_reg_0__s_net_1;
  wire dma_err;
  wire dmacntrl_ns1;
  wire dmacntrl_ns15_out;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_reg;
  wire halt_i0;
  wire halt_i_reg;
  wire [0:0]halted_reg;
  wire halted_set_i0;
  wire [2:0]in0;
  wire m_axi_s2mm_aclk;
  wire mstr_reverse_order;
  wire [2:0]out;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire run_stop_d1;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_packet_sof;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_tstvect_fsync;
  wire s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire soft_reset_d1;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire valid_frame_sync_d2;
  wire \vert_count[0]_i_10__0_n_0 ;
  wire \vert_count[0]_i_11_n_0 ;
  wire \vert_count[0]_i_4__0_n_0 ;
  wire \vert_count[0]_i_5__0_n_0 ;
  wire \vert_count[0]_i_6__0_n_0 ;
  wire \vert_count[0]_i_7_n_0 ;
  wire \vert_count[0]_i_8__0_n_0 ;
  wire \vert_count[0]_i_9__0_n_0 ;
  wire \vert_count[12]_i_2__0_n_0 ;
  wire \vert_count[4]_i_2__0_n_0 ;
  wire \vert_count[4]_i_3__0_n_0 ;
  wire \vert_count[4]_i_4__0_n_0 ;
  wire \vert_count[4]_i_5__0_n_0 ;
  wire \vert_count[4]_i_6__0_n_0 ;
  wire \vert_count[4]_i_7__0_n_0 ;
  wire \vert_count[4]_i_8__0_n_0 ;
  wire \vert_count[4]_i_9__0_n_0 ;
  wire \vert_count[8]_i_2__0_n_0 ;
  wire \vert_count[8]_i_3__0_n_0 ;
  wire \vert_count[8]_i_4__0_n_0 ;
  wire \vert_count[8]_i_5__0_n_0 ;
  wire \vert_count[8]_i_6__0_n_0 ;
  wire \vert_count[8]_i_7__0_n_0 ;
  wire \vert_count[8]_i_8__0_n_0 ;
  wire \vert_count[8]_i_9__0_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_0 ;
  wire \vert_count_reg[0]_i_2__0_n_0 ;
  wire \vert_count_reg[0]_i_2__0_n_1 ;
  wire \vert_count_reg[0]_i_2__0_n_2 ;
  wire \vert_count_reg[0]_i_2__0_n_3 ;
  wire [3:0]\vert_count_reg[11] ;
  wire [0:0]\vert_count_reg[12] ;
  wire \vert_count_reg[12]_0 ;
  wire \vert_count_reg[4]_i_1__0_n_0 ;
  wire \vert_count_reg[4]_i_1__0_n_1 ;
  wire \vert_count_reg[4]_i_1__0_n_2 ;
  wire \vert_count_reg[4]_i_1__0_n_3 ;
  wire [3:0]\vert_count_reg[7] ;
  wire \vert_count_reg[8]_i_1__0_n_0 ;
  wire \vert_count_reg[8]_i_1__0_n_1 ;
  wire \vert_count_reg[8]_i_1__0_n_2 ;
  wire \vert_count_reg[8]_i_1__0_n_3 ;
  wire vert_count_reg_0__s_net_1;
  wire vert_count_reg_8__s_net_1;
  wire write_cmnd_cmb;
  wire [3:3]\NLW_dm_address_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED ;

  assign \dm_address_reg_0__s_port_]  = dm_address_reg_0__s_net_1;
  assign \vert_count_reg_0__s_port_]  = vert_count_reg_0__s_net_1;
  assign vert_count_reg_8__s_net_1 = vert_count_reg_8__s_port_;
  LUT6 #(
    .INIT(64'hFFFFA1A05E5F0000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I5(in0[0]),
        .O(\FSM_sequential_dmacntrl_cs_reg[0] ));
  LUT6 #(
    .INIT(64'h88888B8BBB88BBBB)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_3__0_n_0 ),
        .I1(out[0]),
        .I2(dmacntrl_ns1),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I4(out[1]),
        .I5(out[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3__0 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(dmacntrl_ns15_out),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA1A05E5F0000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ),
        .I5(in0[1]),
        .O(\FSM_sequential_dmacntrl_cs_reg[1] ));
  LUT6 #(
    .INIT(64'h04555F0004000A00)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2__0 
       (.I0(out[2]),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(dmacntrl_ns15_out),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(s2mm_fsize_mismatch_err_flag),
        .I1(frame_sync_reg),
        .I2(s2mm_dmacr[0]),
        .I3(s2mm_halt),
        .I4(s2mm_soft_reset),
        .I5(dma_err),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_dmacntrl_cs[1]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .O(s2mm_fsize_mismatch_err_flag));
  LUT6 #(
    .INIT(64'hFFFFA1A05E5F0000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ),
        .I5(in0[2]),
        .O(\FSM_sequential_dmacntrl_cs_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2__0 
       (.I0(s2mm_dmacr[0]),
        .I1(halt_i_reg),
        .I2(frame_sync_reg),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I5(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010001000000F00)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(dmacntrl_ns15_out),
        .I2(out[0]),
        .I3(out[2]),
        .I4(dmacntrl_ns1),
        .I5(out[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4__0 
       (.I0(dmacntrl_ns15_out),
        .I1(vert_count_reg[0]),
        .I2(vert_count_reg[6]),
        .I3(vert_count_reg[1]),
        .I4(\vert_count_reg[12]_0 ),
        .I5(vert_count_reg_8__s_net_1),
        .O(dmacntrl_ns1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__3 
       (.I0(\cmnds_queued_reg[7] [0]),
        .I1(\cmnds_queued_reg[7] [2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I3(\cmnds_queued_reg[7] [3]),
        .I4(\cmnds_queued_reg[7] [4]),
        .I5(\cmnds_queued_reg[1] ),
        .O(s2mm_ftchcmdsts_idle));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0 
       (.I0(\cmnds_queued_reg[7] [1]),
        .I1(out[1]),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I3(out[2]),
        .I4(out[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(prmry_reset2));
  LUT3 #(
    .INIT(8'h1E)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__10 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ),
        .I2(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAA6A)) 
    \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1__0 
       (.I0(mstr_reverse_order),
        .I1(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .I2(s2mm_dmacr[1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .I5(halted_reg),
        .O(\GENLOCK_FOR_MASTER.mstr_reverse_order_reg ));
  LUT6 #(
    .INIT(64'h0F0001000F0F0100)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I2(prmry_resetn_i_reg),
        .I3(s2mm_tstvect_fsync),
        .I4(ch2_delay_cnt_en),
        .I5(s2mm_packet_sof),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I2(s2mm_tstvect_fsync),
        .I3(ch2_irqthresh_decr_mask_sig),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] ),
        .I1(prmry_resetn_i_reg_0),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(dmacntrl_ns15_out),
        .I4(s_axis_cmd_tvalid_reg),
        .I5(prmry_resetn_i_reg_0),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(dmacntrl_ns15_out),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .O(write_cmnd_cmb));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2__0 
       (.I0(dma_err),
        .I1(s2mm_soft_reset),
        .I2(s2mm_halt),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg ),
        .I5(frame_sync_reg),
        .O(dmacntrl_ns15_out));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I2(prmry_resetn_i_reg_0),
        .I3(valid_frame_sync_d2),
        .O(\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] [0]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I3(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] [1]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I3(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] [2]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I3(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] [3]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I3(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3 
       (.I0(\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4] [4]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I3(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \dm_address[0]_i_1__0 
       (.I0(vert_count_reg_0__s_net_1),
        .I1(dmacntrl_ns15_out),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .O(dm_address_reg_0__s_net_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_2__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[3]),
        .O(\dm_address[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_3__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[2]),
        .O(\dm_address[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_4__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[1]),
        .O(\dm_address[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[16]_i_5__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[0]),
        .O(\dm_address[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_2__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[7]),
        .O(\dm_address[20]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_3__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[6]),
        .O(\dm_address[20]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_4__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[5]),
        .O(\dm_address[20]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[20]_i_5__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[4]),
        .O(\dm_address[20]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_2__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[11]),
        .O(\dm_address[24]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_3__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[10]),
        .O(\dm_address[24]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_4__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[9]),
        .O(\dm_address[24]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[24]_i_5__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[8]),
        .O(\dm_address[24]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_2__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[15]),
        .O(\dm_address[28]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_3__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[14]),
        .O(\dm_address[28]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_4__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[13]),
        .O(\dm_address[28]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \dm_address[28]_i_5__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] ),
        .I1(vert_count_reg_0__s_net_1),
        .I2(dm_address_reg[12]),
        .O(\dm_address[28]_i_5__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[16]_i_1__0 
       (.CI(CO),
        .CO({\dm_address_reg[16]_i_1__0_n_0 ,\dm_address_reg[16]_i_1__0_n_1 ,\dm_address_reg[16]_i_1__0_n_2 ,\dm_address_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\dm_address_reg[19] ),
        .S({\dm_address[16]_i_2__0_n_0 ,\dm_address[16]_i_3__0_n_0 ,\dm_address[16]_i_4__0_n_0 ,\dm_address[16]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[20]_i_1__0 
       (.CI(\dm_address_reg[16]_i_1__0_n_0 ),
        .CO({\dm_address_reg[20]_i_1__0_n_0 ,\dm_address_reg[20]_i_1__0_n_1 ,\dm_address_reg[20]_i_1__0_n_2 ,\dm_address_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\dm_address_reg[23] ),
        .S({\dm_address[20]_i_2__0_n_0 ,\dm_address[20]_i_3__0_n_0 ,\dm_address[20]_i_4__0_n_0 ,\dm_address[20]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[24]_i_1__0 
       (.CI(\dm_address_reg[20]_i_1__0_n_0 ),
        .CO({\dm_address_reg[24]_i_1__0_n_0 ,\dm_address_reg[24]_i_1__0_n_1 ,\dm_address_reg[24]_i_1__0_n_2 ,\dm_address_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\dm_address_reg[27] ),
        .S({\dm_address[24]_i_2__0_n_0 ,\dm_address[24]_i_3__0_n_0 ,\dm_address[24]_i_4__0_n_0 ,\dm_address[24]_i_5__0_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \dm_address_reg[28]_i_1__0 
       (.CI(\dm_address_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_dm_address_reg[28]_i_1__0_CO_UNCONNECTED [3],\dm_address_reg[28]_i_1__0_n_1 ,\dm_address_reg[28]_i_1__0_n_2 ,\dm_address_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\dm_address_reg[31] ),
        .S({\dm_address[28]_i_2__0_n_0 ,\dm_address[28]_i_3__0_n_0 ,\dm_address[28]_i_4__0_n_0 ,\dm_address[28]_i_5__0_n_0 }));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    halt_i_i_2__0
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .I1(s2mm_stop),
        .I2(run_stop_d1),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_soft_reset),
        .I5(soft_reset_d1),
        .O(halt_i0));
  LUT3 #(
    .INIT(8'h08)) 
    halted_set_i_i_1__0
       (.I0(s2mm_ftchcmdsts_idle),
        .I1(datamover_idle),
        .I2(s2mm_dmacr[0]),
        .O(halted_set_i0));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10__0 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_11 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000008)) 
    \vert_count[0]_i_1__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(dmacntrl_ns15_out),
        .I4(s_axis_cmd_tvalid_reg),
        .I5(vert_count_reg_0__s_net_1),
        .O(\vert_count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \vert_count[0]_i_3__0 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .O(vert_count_reg_0__s_net_1));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_4__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_5__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_6__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[0]_i_7 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8__0 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9__0 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'hA3)) 
    \vert_count[12]_i_2__0 
       (.I0(Q[12]),
        .I1(vert_count_reg[12]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_2__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_3__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_4__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[4]_i_5__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6__0 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7__0 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8__0 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9__0 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[4]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_2__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_3__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_4__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vert_count[8]_i_5__0 
       (.I0(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6__0 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7__0 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8__0 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9__0 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(vert_count_reg_0__s_net_1),
        .O(\vert_count[8]_i_9__0_n_0 ));
  CARRY4 \vert_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2__0_n_0 ,\vert_count_reg[0]_i_2__0_n_1 ,\vert_count_reg[0]_i_2__0_n_2 ,\vert_count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_4__0_n_0 ,\vert_count[0]_i_5__0_n_0 ,\vert_count[0]_i_6__0_n_0 ,\vert_count[0]_i_7_n_0 }),
        .O(O),
        .S({\vert_count[0]_i_8__0_n_0 ,\vert_count[0]_i_9__0_n_0 ,\vert_count[0]_i_10__0_n_0 ,\vert_count[0]_i_11_n_0 }));
  CARRY4 \vert_count_reg[12]_i_1__0 
       (.CI(\vert_count_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\vert_count_reg[12] }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2__0_n_0 }));
  CARRY4 \vert_count_reg[4]_i_1__0 
       (.CI(\vert_count_reg[0]_i_2__0_n_0 ),
        .CO({\vert_count_reg[4]_i_1__0_n_0 ,\vert_count_reg[4]_i_1__0_n_1 ,\vert_count_reg[4]_i_1__0_n_2 ,\vert_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2__0_n_0 ,\vert_count[4]_i_3__0_n_0 ,\vert_count[4]_i_4__0_n_0 ,\vert_count[4]_i_5__0_n_0 }),
        .O(\vert_count_reg[7] ),
        .S({\vert_count[4]_i_6__0_n_0 ,\vert_count[4]_i_7__0_n_0 ,\vert_count[4]_i_8__0_n_0 ,\vert_count[4]_i_9__0_n_0 }));
  CARRY4 \vert_count_reg[8]_i_1__0 
       (.CI(\vert_count_reg[4]_i_1__0_n_0 ),
        .CO({\vert_count_reg[8]_i_1__0_n_0 ,\vert_count_reg[8]_i_1__0_n_1 ,\vert_count_reg[8]_i_1__0_n_2 ,\vert_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2__0_n_0 ,\vert_count[8]_i_3__0_n_0 ,\vert_count[8]_i_4__0_n_0 ,\vert_count[8]_i_5__0_n_0 }),
        .O(\vert_count_reg[11] ),
        .S({\vert_count[8]_i_6__0_n_0 ,\vert_count[8]_i_7__0_n_0 ,\vert_count[8]_i_8__0_n_0 ,\vert_count[8]_i_9__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized25
   (\sig_user_skid_reg_reg[0] ,
    s_axis_s2mm_tready_i,
    s_axis_fifo_ainit_nosync,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    s2mm_halt,
    m_axi_s2mm_aclk,
    s2mm_fsync_out_i,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    fifo_full_i,
    fsize_err_to_dm_halt_flag,
    fsize_mismatch_err_s1,
    drop_fsync_d_pulse_gen_fsize_less_err_d1,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    s2mm_fsync_int,
    s2mm_fsize_mismatch_err_s);
  output \sig_user_skid_reg_reg[0] ;
  output s_axis_s2mm_tready_i;
  output s_axis_fifo_ainit_nosync;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input s2mm_halt;
  input m_axi_s2mm_aclk;
  input s2mm_fsync_out_i;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input fifo_full_i;
  input fsize_err_to_dm_halt_flag;
  input fsize_mismatch_err_s1;
  input drop_fsync_d_pulse_gen_fsize_less_err_d1;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input s2mm_fsync_int;
  input s2mm_fsize_mismatch_err_s;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ;
  wire [0:0]SR;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire drop_fsync_d_pulse_gen_fsize_less_err_d1;
  wire fifo_full_i;
  wire fsize_err_to_dm_halt_flag;
  wire fsize_mismatch_err_s1;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s2mm_fsize_mismatch_err_s;
  wire s2mm_fsync_int;
  wire s2mm_fsync_out_i;
  wire s2mm_halt;
  wire s_axis_fifo_ainit_nosync;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire \sig_user_skid_reg_reg[0] ;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\sig_user_skid_reg_reg[0] ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_halt),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I1(s2mm_fsync_int),
        .I2(s2mm_fsize_mismatch_err_s),
        .I3(\sig_user_skid_reg_reg[0] ),
        .I4(fsize_err_to_dm_halt_flag),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1 
       (.I0(fsize_err_to_dm_halt_flag),
        .I1(fsize_mismatch_err_s1),
        .I2(drop_fsync_d_pulse_gen_fsize_less_err_d1),
        .I3(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I4(\sig_user_skid_reg_reg[0] ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg ));
  LUT4 #(
    .INIT(16'h0010)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(s2mm_fsync_out_i),
        .I1(\sig_user_skid_reg_reg[0] ),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(fifo_full_i),
        .O(s_axis_s2mm_tready_i));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_skid_reg_i_1__0
       (.I0(\sig_user_skid_reg_reg[0] ),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(s_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized26
   (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ,
    s2mm_fsync_core,
    drop_fsync_d_pulse_gen_fsize_less_err,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
    delay_s2mm_fsync_core_till_mmap_done_flag_d1,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    fsize_err_to_dm_halt_flag_ored,
    sig_m_valid_out_reg,
    mmap_not_finished_s,
    s2mm_chnl_ready,
    M_VALID,
    M_User,
    s_axis_s2mm_tuser_d1,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    s2mm_strm_all_lines_rcvd);
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  output s2mm_fsync_core;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  input delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  input delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input fsize_err_to_dm_halt_flag_ored;
  input sig_m_valid_out_reg;
  input mmap_not_finished_s;
  input s2mm_chnl_ready;
  input M_VALID;
  input [0:0]M_User;
  input s_axis_s2mm_tuser_d1;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input s2mm_strm_all_lines_rcvd;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ;
  wire [0:0]M_User;
  wire M_VALID;
  wire [0:0]SR;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s;
  wire delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire delay_s2mm_fsync_core_till_mmap_done_flag_d1;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire fsize_err_to_dm_halt_flag_ored;
  wire m_axi_s2mm_aclk;
  wire mmap_not_finished_s;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s2mm_chnl_ready;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsync_core;
  wire s2mm_strm_all_lines_rcvd;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tuser_d1;
  wire s_fsync_d1_i_2_n_0;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sig_m_valid_out_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1 
       (.I0(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I1(M_VALID),
        .I2(M_User),
        .I3(s_axis_s2mm_tuser_d1),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .O(drop_fsync_d_pulse_gen_fsize_less_err));
  LUT6 #(
    .INIT(64'h00000000FFFF22F2)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1 
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I2(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I4(s_fsync_d1_i_2_n_0),
        .I5(s2mm_strm_all_lines_rcvd),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I1(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I2(M_VALID),
        .I3(M_User),
        .I4(s_axis_s2mm_tuser_d1),
        .I5(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    s_fsync_d1_i_1
       (.I0(delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1),
        .I1(delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s),
        .I2(delay_s2mm_fsync_core_till_mmap_done_flag_d1),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I4(s_fsync_d1_i_2_n_0),
        .O(s2mm_fsync_core));
  LUT6 #(
    .INIT(64'h4040404040004040)) 
    s_fsync_d1_i_2
       (.I0(fsize_err_to_dm_halt_flag_ored),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .I2(sig_m_valid_out_reg),
        .I3(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I4(mmap_not_finished_s),
        .I5(s2mm_chnl_ready),
        .O(s_fsync_d1_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized27
   (p_in_d1_cdc_from,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ,
    D,
    prmry_reset2,
    prmry_in_xored,
    s_axis_s2mm_aclk,
    SR,
    m_axi_s2mm_aclk,
    \vsize_vid_reg[12] ,
    Q,
    sig_s_ready_out_reg,
    minusOp);
  output p_in_d1_cdc_from;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ;
  output [12:0]D;
  input prmry_reset2;
  input prmry_in_xored;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input [12:0]\vsize_vid_reg[12] ;
  input [0:0]Q;
  input sig_s_ready_out_reg;
  input [11:0]minusOp;

  wire [12:0]D;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [11:0]minusOp;
  wire p_in_d1_cdc_from;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire s_axis_s2mm_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire sig_s_ready_out_reg;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire [12:0]\vsize_vid_reg[12] ;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(SR));
  LUT4 #(
    .INIT(16'h8F88)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [0]),
        .I2(Q),
        .I3(sig_s_ready_out_reg),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [10]),
        .I2(minusOp[9]),
        .I3(sig_s_ready_out_reg),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [11]),
        .I2(minusOp[10]),
        .I3(sig_s_ready_out_reg),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [12]),
        .I2(minusOp[11]),
        .I3(sig_s_ready_out_reg),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [1]),
        .I2(minusOp[0]),
        .I3(sig_s_ready_out_reg),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [2]),
        .I2(minusOp[1]),
        .I3(sig_s_ready_out_reg),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [3]),
        .I2(minusOp[2]),
        .I3(sig_s_ready_out_reg),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [4]),
        .I2(minusOp[3]),
        .I3(sig_s_ready_out_reg),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [5]),
        .I2(minusOp[4]),
        .I3(sig_s_ready_out_reg),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [6]),
        .I2(minusOp[5]),
        .I3(sig_s_ready_out_reg),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [7]),
        .I2(minusOp[6]),
        .I3(sig_s_ready_out_reg),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [8]),
        .I2(minusOp[7]),
        .I3(sig_s_ready_out_reg),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg ),
        .I1(\vsize_vid_reg[12] [9]),
        .I2(minusOp[8]),
        .I3(sig_s_ready_out_reg),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized29
   (mmap_not_finished_s,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ,
    prmry_reset2,
    s_axis_s2mm_aclk,
    SR,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    m_axi_s2mm_aclk,
    s2mm_chnl_ready,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_m_valid_out_reg,
    delay_s2mm_fsync_core_till_mmap_done_flag,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 );
  output mmap_not_finished_s;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  input prmry_reset2;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input m_axi_s2mm_aclk;
  input s2mm_chnl_ready;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sig_m_valid_out_reg;
  input delay_s2mm_fsync_core_till_mmap_done_flag;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire [0:0]SR;
  wire delay_s2mm_fsync_core_till_mmap_done_flag;
  wire m_axi_s2mm_aclk;
  wire mmap_not_finished_s;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s2mm_chnl_ready;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire sig_m_valid_out_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mmap_not_finished_s),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .Q(p_level_in_d1_cdc_from),
        .R(SR));
  LUT6 #(
    .INIT(64'h0CCC400000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1 
       (.I0(s2mm_chnl_ready),
        .I1(mmap_not_finished_s),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .I3(sig_m_valid_out_reg),
        .I4(delay_s2mm_fsync_core_till_mmap_done_flag),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized2_7
   (scndry_out,
    m_axis_mm2s_aclk,
    \cmnds_queued_reg[3] ,
    m_axi_mm2s_aclk);
  output scndry_out;
  input m_axis_mm2s_aclk;
  input \cmnds_queued_reg[3] ;
  input m_axi_mm2s_aclk;

  wire \cmnds_queued_reg[3] ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\cmnds_queued_reg[3] ),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized3
   (scndry_out,
    m_axi_s2mm_aclk,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk);
  output scndry_out;
  input m_axi_s2mm_aclk;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;

  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized3_8
   (scndry_out,
    m_axi_mm2s_aclk,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk);
  output scndry_out;
  input m_axi_mm2s_aclk;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;

  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized4
   (prmry_in,
    run_stop_d1_reg,
    prmry_reset2_0,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    s2mm_dmacr,
    s2mm_stop,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ,
    assert_sftrst_d1,
    halt_i_reg_0,
    halt_reset_reg,
    halt_i0,
    reset_counts_5,
    out,
    m_axi_s2mm_aclk,
    hrd_resetn_i_reg,
    s_axi_lite_aclk);
  output prmry_in;
  output run_stop_d1_reg;
  output prmry_reset2_0;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input [0:0]s2mm_dmacr;
  input s2mm_stop;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  input assert_sftrst_d1;
  input halt_i_reg_0;
  input halt_reset_reg;
  input halt_i0;
  input reset_counts_5;
  input out;
  input m_axi_s2mm_aclk;
  input hrd_resetn_i_reg;
  input s_axi_lite_aclk;

  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_reset_reg;
  wire hrd_resetn_i_reg;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2_0;
  wire reset_counts_5;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(hrd_resetn_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s2mm_hrd_resetn),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2_0));
  LUT6 #(
    .INIT(64'hAE00AEAE00000000)) 
    \I_DMA_REGISTER/reset_counts_i_1__0 
       (.I0(reset_counts_5),
        .I1(s2mm_soft_reset),
        .I2(out),
        .I3(min_assert_sftrst),
        .I4(assert_sftrst_d1),
        .I5(s2mm_hrd_resetn),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EAEA00000000)) 
    \dmacr_i[2]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] ),
        .I3(min_assert_sftrst),
        .I4(assert_sftrst_d1),
        .I5(s2mm_hrd_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1__0
       (.I0(prmry_in),
        .I1(halt_i_reg_0),
        .I2(halt_reset_reg),
        .I3(s2mm_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    run_stop_d1_i_1__0
       (.I0(s2mm_dmacr),
        .I1(s2mm_stop),
        .I2(s2mm_soft_reset),
        .I3(s2mm_hrd_resetn),
        .I4(min_assert_sftrst),
        .I5(s_soft_reset_i),
        .O(run_stop_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_s2mm_dm_prmry_resetn_inferred_i_1
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(s2mm_hrd_resetn),
        .I3(halt_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized4_15
   (prmry_in,
    run_stop_d1_reg,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    p_75_out,
    stop,
    p_81_out,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    halt_i_reg_0,
    halt_reset_reg,
    halt_i0,
    reset_counts,
    out,
    m_axi_mm2s_aclk,
    hrd_resetn_i_reg,
    s_axi_lite_aclk);
  output prmry_in;
  output run_stop_d1_reg;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input [0:0]p_75_out;
  input stop;
  input p_81_out;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input halt_i_reg_0;
  input halt_reset_reg;
  input halt_i0;
  input reset_counts;
  input out;
  input m_axi_mm2s_aclk;
  input hrd_resetn_i_reg;
  input s_axi_lite_aclk;

  wire [0:0]D;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_reset_reg;
  wire hrd_resetn_i_reg;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_hrd_resetn;
  wire out;
  wire [0:0]p_75_out;
  wire p_81_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1_reg;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire s_soft_reset_i;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0;
  wire stop;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(hrd_resetn_i_reg),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(mm2s_hrd_resetn),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  LUT6 #(
    .INIT(64'hAE00AEAE00000000)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(p_81_out),
        .I2(out),
        .I3(min_assert_sftrst),
        .I4(assert_sftrst_d1),
        .I5(mm2s_hrd_resetn),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EAEA00000000)) 
    \dmacr_i[2]_i_1 
       (.I0(p_81_out),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(min_assert_sftrst),
        .I4(assert_sftrst_d1),
        .I5(mm2s_hrd_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(prmry_in),
        .I1(halt_i_reg_0),
        .I2(halt_reset_reg),
        .I3(p_75_out),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    run_stop_d1_i_1
       (.I0(p_75_out),
        .I1(stop),
        .I2(p_81_out),
        .I3(mm2s_hrd_resetn),
        .I4(min_assert_sftrst),
        .I5(s_soft_reset_i),
        .O(run_stop_d1_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_mm2s_dm_prmry_resetn_inferred_i_1
       (.I0(s_soft_reset_i),
        .I1(min_assert_sftrst),
        .I2(mm2s_hrd_resetn),
        .I3(halt_reset_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized5
   (scndry_out,
    s_axis_s2mm_aclk,
    prmry_in,
    m_axi_s2mm_aclk);
  output scndry_out;
  input s_axis_s2mm_aclk;
  input prmry_in;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized5_14
   (scndry_out,
    m_axis_mm2s_aclk,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input m_axis_mm2s_aclk;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(p_level_in_d1_cdc_from),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized6
   (dmacr_i,
    mm2s_axi2ip_wrce,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    prmtr_updt_complete_i_reg,
    ioc_irq_reg,
    dly_irq_reg,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    D,
    p_75_out,
    mm2s_prmry_resetn,
    stop,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    mm2s_ioc_irq_set,
    ioc_irq_reg_0,
    ch1_dly_irq_set,
    dly_irq_reg_0);
  output [0:0]dmacr_i;
  output [8:0]mm2s_axi2ip_wrce;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output prmtr_updt_complete_i_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [10:0]D;
  input [0:0]p_75_out;
  input mm2s_prmry_resetn;
  input stop;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input mm2s_ioc_irq_set;
  input ioc_irq_reg_0;
  input ch1_dly_irq_set;
  input dly_irq_reg_0;

  wire [10:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire [0:0]dmacr_i;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire mm2s_ioc_irq_set;
  wire mm2s_prmry_resetn;
  wire [5:0]out;
  wire p_0_out;
  wire [0:0]p_75_out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prmry_in_xored;
  wire prmry_reset2;
  wire prmtr_updt_complete_i_reg;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire stop;
  wire wvalid;

  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(D[6]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .I5(mm2s_axi2ip_wrce[0]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_0_out),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF40)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7 
       (.I0(prepare_wrce_d1),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(wvalid),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2 
       (.I0(out[5]),
        .I1(p_0_out),
        .I2(out[4]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[8]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[2]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(ch1_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_reg));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[5]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    dma_interr_i_2
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[4]),
        .O(mm2s_axi2ip_wrce[1]));
  LUT6 #(
    .INIT(64'h000000000000B800)) 
    \dmacr_i[0]_i_1 
       (.I0(D[0]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(p_75_out),
        .I3(mm2s_prmry_resetn),
        .I4(stop),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .O(dmacr_i));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dmacr_i[1]_i_1 
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[4]),
        .O(mm2s_axi2ip_wrce[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \dmacr_i[1]_i_2 
       (.I0(p_0_out),
        .I1(out[5]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .I4(p_75_out),
        .I5(mm2s_prmry_resetn),
        .O(prmtr_updt_complete_i_reg));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \reg_module_vsize[12]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[4]),
        .I1(p_0_out),
        .I2(out[5]),
        .I3(out[2]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized7
   (p_15_out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ,
    p_14_out,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    prmtr_updt_complete_i_reg,
    dma_interr_reg,
    dma_interr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    lsize_more_err_reg,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] ,
    s2mm_prmry_resetn,
    out,
    s2mm_dmacr,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    s2mm_dma_interr_set_minus_frame_errors,
    s2mm_fsize_more_or_sof_late,
    fsize_mismatch_err,
    dma_interr_reg_1,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_mismatch_err,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    s2mm_ioc_irq_set,
    ioc_irq_reg_0,
    ch2_dly_irq_set,
    dly_irq_reg_0,
    lsize_more_mismatch_err,
    lsize_more_err_reg_0);
  output p_15_out;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ;
  output p_14_out;
  output [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  output prmtr_updt_complete_i_reg;
  output dma_interr_reg;
  output dma_interr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output lsize_more_err_reg;
  output [7:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [14:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] ;
  input s2mm_prmry_resetn;
  input [5:0]out;
  input [0:0]s2mm_dmacr;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input s2mm_dma_interr_set_minus_frame_errors;
  input s2mm_fsize_more_or_sof_late;
  input fsize_mismatch_err;
  input dma_interr_reg_1;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_mismatch_err;
  input lsize_err_reg_0;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input s2mm_ioc_irq_set;
  input ioc_irq_reg_0;
  input ch2_dly_irq_set;
  input dly_irq_reg_0;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg_0;

  wire \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire [14:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] ;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire \dmacr_i[1]_i_2__0_n_0 ;
  wire fsize_mismatch_err;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire p_14_out;
  wire p_15_out;
  wire p_1_out;
  wire p_in_d1_cdc_from;
  wire prepare_wrce_d1;
  wire prmry_in_xored;
  wire prmry_reset2_0;
  wire prmtr_updt_complete_i_reg;
  wire \reg_module_vsize[12]_i_2__0_n_0 ;
  wire [7:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set_minus_frame_errors;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late;
  wire s2mm_ioc_irq_set;
  wire s2mm_prmry_resetn;
  wire s_axi_lite_aclk;
  wire s_out_d1_cdc_to;
  wire s_out_d2;
  wire s_out_d3;
  wire s_out_d4;
  wire s_out_d5;
  wire s_out_re__0;
  wire srst_d1;
  wire srst_d2;
  wire srst_d3;
  wire srst_d4;
  wire srst_d5;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2 
       (.I0(out[4]),
        .I1(p_1_out),
        .I2(out[3]),
        .I3(out[1]),
        .O(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] ),
        .O(p_15_out));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [11]),
        .I4(s2mm_prmry_resetn),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [13]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [14]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ),
        .O(p_14_out));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_out_re__0),
        .Q(p_1_out),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in_xored),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF40)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8 
       (.I0(prepare_wrce_d1),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(wvalid),
        .I3(p_in_d1_cdc_from),
        .O(prmry_in_xored));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(srst_d1),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d1),
        .Q(srst_d2),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d2),
        .Q(srst_d3),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d3),
        .Q(srst_d4),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(srst_d4),
        .Q(srst_d5),
        .R(prmry_reset2_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1__0 
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[7]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [1]),
        .I1(dma_interr_reg_0),
        .I2(fsize_mismatch_err),
        .I3(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .O(\GEN_FOR_FLUSH.fsize_err_reg ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [3]),
        .I1(dma_interr_reg_0),
        .I2(s2mm_fsize_more_or_sof_late),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .O(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [5]),
        .I1(dma_interr_reg_0),
        .I2(ch2_dly_irq_set),
        .I3(dly_irq_reg_0),
        .O(dly_irq_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [0]),
        .I1(dma_interr_reg_0),
        .I2(s2mm_dma_interr_set_minus_frame_errors),
        .I3(s2mm_fsize_more_or_sof_late),
        .I4(fsize_mismatch_err),
        .I5(dma_interr_reg_1),
        .O(dma_interr_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1__0 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [4]),
        .I1(dma_interr_reg_0),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [2]),
        .I1(dma_interr_reg_0),
        .I2(lsize_mismatch_err),
        .I3(lsize_err_reg_0),
        .O(lsize_err_reg));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] [6]),
        .I1(dma_interr_reg_0),
        .I2(lsize_more_mismatch_err),
        .I3(lsize_more_err_reg_0),
        .O(lsize_more_err_reg));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dma_interr_i_2__0
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(dma_interr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dmacr_i[1]_i_1__0 
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \dmacr_i[1]_i_2__0 
       (.I0(out[1]),
        .I1(out[3]),
        .I2(p_1_out),
        .I3(out[4]),
        .I4(out[2]),
        .O(\dmacr_i[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    prmtr_updt_complete_i_i_1__0
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .I4(s2mm_dmacr),
        .I5(s2mm_prmry_resetn),
        .O(prmtr_updt_complete_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ptr_ref_i[4]_i_1__0 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_module_hsize[15]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \reg_module_vsize[12]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  LUT4 #(
    .INIT(16'h0040)) 
    \reg_module_vsize[12]_i_2__0 
       (.I0(out[4]),
        .I1(p_1_out),
        .I2(out[3]),
        .I3(out[1]),
        .O(\reg_module_vsize[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    s_out_re
       (.I0(srst_d5),
        .I1(s_out_d5),
        .I2(s_out_d4),
        .O(s_out_re__0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized8
   (mm2s_introut,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    p_82_out,
    m_axi_mm2s_aclk);
  output mm2s_introut;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input p_82_out;
  input m_axi_mm2s_aclk;

  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire p_82_out;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_82_out),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module hdmi_in_axi_vdma_0_0_cdc_sync__parameterized9
   (s2mm_introut,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk);
  output s2mm_introut;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;

  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire p_level_in_d1_cdc_from;
  wire prmry_reset2_0;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(p_level_in_d1_cdc_from),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(p_level_in_d1_cdc_from),
        .R(prmry_reset2_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f
   (sig_ld_new_cmd_reg_reg,
    sig_dqual_reg_empty_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    fifo_full_p1,
    FIFO_Full_reg,
    E,
    sig_dqual_reg_empty_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2skid_wlast,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_wr_fifo,
    p_11_out,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_dbeat_cntr_eq_0,
    sig_next_sequential_reg,
    sig_last_dbeat_reg,
    sig_dqual_reg_empty,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg_0,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_ld_new_cmd_reg_reg;
  output sig_dqual_reg_empty_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg_0;
  output [1:0]\sig_dbeat_cntr_reg[7] ;
  output fifo_full_p1;
  output [1:0]FIFO_Full_reg;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2skid_wlast;
  input [1:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_wr_fifo;
  input p_11_out;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_dbeat_cntr_eq_0;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg;
  input sig_dqual_reg_empty;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg_0;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [1:0]FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_addr_posted_cntr_max__1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [1:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4_n_0;
  wire sig_next_calc_error_reg_i_8_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__7
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_wr_fifo),
        .I3(FIFO_Full_reg[0]),
        .I4(FIFO_Full_reg[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(p_11_out),
        .I3(FIFO_Full_reg_0),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(FIFO_Full_reg[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_wr_fifo),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_rd_empty),
        .I4(FIFO_Full_reg[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(sig_wr_fifo),
        .I1(FIFO_Full_reg[0]),
        .I2(FIFO_Full_reg[1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(FIFO_Full_reg[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(FIFO_Full_reg[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[0]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .O(\sig_dbeat_cntr_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_dbeat_cntr_eq_0),
        .I2(sig_dqual_reg_empty_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4441)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[1]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(Q[0]),
        .O(\sig_dbeat_cntr_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  LUT6 #(
    .INIT(64'h10000000FFFFFFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_data2skid_wlast),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_next_calc_error_reg_i_4_n_0),
        .I1(sig_next_sequential_reg),
        .I2(sig_last_dbeat_reg),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h4440000000000000)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .I2(sig_data2addr_stop_req),
        .I3(sig_m_valid_out_reg),
        .I4(sig_dqual_reg_empty_reg_1),
        .I5(sig_s_ready_out_reg),
        .O(sig_dqual_reg_empty_reg_0));
  LUT6 #(
    .INIT(64'h0000000000001011)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_addr_posted_cntr_max__1),
        .I1(sig_wdc_status_going_full),
        .I2(sig_inhibit_rdy_n_reg_0),
        .I3(sig_wsc2stat_status_valid),
        .I4(sig_rd_empty),
        .I5(sig_next_calc_error_reg),
        .O(sig_next_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h00FEFEFE00000000)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_halt_reg_dly3),
        .I4(sig_next_calc_error_reg),
        .I5(sig_next_calc_error_reg_i_8_n_0),
        .O(sig_dqual_reg_empty_reg_1));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[2]),
        .O(sig_addr_posted_cntr_max__1));
  LUT6 #(
    .INIT(64'h55555555FFFFFDFF)) 
    sig_next_calc_error_reg_i_8
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_posted_to_axi_reg),
        .I5(sig_data2addr_stop_req),
        .O(sig_next_calc_error_reg_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_16
   (fifo_full_p1,
    Q,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_wr_fifo,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_wr_fifo;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1__3
       (.I0(Q[2]),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[2]),
        .I1(sig_input_reg_empty),
        .I2(sig_psm_halt),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h77777E7788888188)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_psm_halt),
        .I4(sig_input_reg_empty),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_17
   (p_9_out,
    Q,
    fifo_full_p1,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    CO,
    out,
    m_axis_s2mm_sts_tready,
    sig_wr_fifo,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output p_9_out;
  output [2:0]Q;
  output fifo_full_p1;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [0:0]CO;
  input [0:0]out;
  input m_axis_s2mm_sts_tready;
  input sig_wr_fifo;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire dma_err;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [0:0]out;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__10
       (.I0(Q[2]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(s2mm_halt),
        .I1(s2mm_soft_reset),
        .I2(dma_err),
        .I3(Q[2]),
        .I4(CO),
        .I5(out),
        .O(p_9_out));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(Q[2]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(sig_wsc2stat_status_valid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(m_axis_s2mm_sts_tready),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_18
   (sig_calc_error_reg_reg,
    fifo_full_p1,
    Q,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    sig_wr_fifo,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_calc_error_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input sig_wr_fifo;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0451510000000000)) 
    FIFO_Full_i_1__6
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_data2addr_stop_req),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(sig_calc_error_reg_reg),
        .I1(p_22_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[0]),
        .I1(p_22_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_calc_error_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_data2addr_stop_req),
        .I4(sig_addr_reg_empty_reg),
        .I5(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_rd_empty),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_19
   (Q,
    fifo_full_p1,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_need_cmd_flush,
    p_7_out,
    out,
    sig_sm_pop_cmd_fifo,
    sig_wr_fifo,
    p_9_out_0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [2:0]Q;
  output fifo_full_p1;
  output sig_sm_ld_dre_cmd_ns;
  output [1:0]D;
  input sig_need_cmd_flush;
  input p_7_out;
  input [0:0]out;
  input sig_sm_pop_cmd_fifo;
  input sig_wr_fifo;
  input p_9_out_0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire p_7_out;
  wire p_9_out_0;
  wire sig_cmd_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_i_2_n_0;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__8
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h000F0B0FF00FF30F)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ),
        .I1(sig_cmd_empty_reg),
        .I2(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_need_cmd_flush),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000540000FF5000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_need_cmd_flush),
        .I2(out),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I5(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(p_9_out_0),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h7F7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_sm_pop_cmd_fifo),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h4040404000404040)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I2(sig_sm_ld_dre_cmd_i_2_n_0),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I4(sig_need_cmd_flush),
        .I5(Q[2]),
        .O(sig_sm_ld_dre_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_dre_cmd_i_2
       (.I0(p_7_out),
        .I1(Q[2]),
        .I2(out),
        .O(sig_sm_ld_dre_cmd_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_21
   (fifo_full_p1,
    sig_dqual_reg_empty_reg,
    Q,
    E,
    sig_dqual_reg_empty_reg_0,
    D,
    sig_next_cmd_cmplt_reg_reg,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_0,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg_1,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[1]_0 ,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output sig_dqual_reg_empty_reg;
  output [1:0]Q;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output [2:0]D;
  output sig_next_cmd_cmplt_reg_reg;
  input FIFO_Full_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg_0;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg_1;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input [3:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i[0]_i_1__10_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [3:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hC1100000)) 
    FIFO_Full_i_1__0
       (.I0(sig_rd_empty),
        .I1(sig_dqual_reg_empty_reg),
        .I2(Q[0]),
        .I3(FIFO_Full_reg),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(FIFO_Full_reg_0),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_mstr2data_cmd_valid),
        .I4(Q[0]),
        .O(\INFERRED_GEN.cnt_i[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(sig_dqual_reg_empty_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h017F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(Q[0]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_rd_empty),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[0]_i_1__10_n_0 ),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(sig_dqual_reg_empty_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h0000FD02)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[7] [0]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(sig_dqual_reg_empty_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFEF0010)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(\sig_dbeat_cntr_reg[7] [1]),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .I5(sig_dqual_reg_empty_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_dqual_reg_empty_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_cmd_cmplt_reg_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_last_dbeat_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_halt_reg_reg),
        .I1(m_axi_mm2s_rvalid),
        .I2(\sig_addr_posted_cntr_reg[1]_0 ),
        .I3(sig_next_calc_error_reg_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(sig_dqual_reg_empty_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAEE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_6_n_0),
        .I1(sig_rsc2stat_status_valid),
        .I2(FIFO_Full_reg_1),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_next_calc_error_reg_reg),
        .I5(sig_rd_empty),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(\sig_addr_posted_cntr_reg[2] ),
        .I1(\sig_addr_posted_cntr_reg[1] ),
        .I2(\sig_addr_posted_cntr_reg[0] ),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_25
   (fifo_full_p1,
    Q,
    sig_calc_error_pushed_reg,
    sig_wr_fifo,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_60_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_calc_error_pushed_reg;
  input sig_wr_fifo;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_60_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_60_out;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h80008220)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(Q[0]),
        .I3(sig_wr_fifo),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(sig_calc_error_pushed),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(Q[2]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg),
        .I2(p_60_out),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(sig_calc_error_pushed_reg),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_27
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    p_62_out,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_wr_fifo;
  input p_62_out;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire p_62_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire sts_tready_reg;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__2
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(p_62_out),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(FIFO_Full_reg),
        .I2(sig_rsc2stat_status_valid),
        .I3(p_62_out),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(FIFO_Full_reg),
        .I3(sig_rsc2stat_status_valid),
        .I4(sts_tready_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(Q[1]),
        .I1(p_62_out),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_28
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_posted_to_axi_2_reg,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    FIFO_Full_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    SR,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output sig_posted_to_axi_2_reg;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input FIFO_Full_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__1
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(sig_halt_reg_reg),
        .I4(Q[0]),
        .I5(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(sig_addr_reg_empty),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_reg),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_halt_reg_reg),
        .I1(sig_addr_reg_empty),
        .I2(sig_rd_empty),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wr_fifo),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[3]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_s2mm_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(m_axi_s2mm_bvalid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1
   (\INFERRED_GEN.cnt_i_reg[1]_0 ,
    Q,
    fifo_full_p1,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_push_to_wsc_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [3:0]Q;
  output fifo_full_p1;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_push_to_wsc_reg;
  input [0:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc_reg;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0004411000000000)) 
    FIFO_Full_i_1__5
       (.I0(Q[3]),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(sig_push_to_wsc_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[3]),
        .I2(out),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ));
  LUT6 #(
    .INIT(64'h4044BFBBBFBB4044)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(out),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(sig_push_to_wsc_reg),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT5 #(
    .INIT(32'h77E78818)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_push_to_wsc_reg),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(sig_push_to_wsc_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_push_to_wsc_reg),
        .I3(Q[2]),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2
   (E,
    sig_strm_tready1_out,
    SS,
    fifo_full_p1,
    Q,
    DIBDI,
    out,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    slice_insert_valid,
    sig_wr_fifo,
    sig_eop_halt_xfer,
    sig_m_valid_out_reg_0,
    lsig_strm_eop_asserted6_out,
    \storage_data_reg[8] ,
    lsig_absorb2tlast,
    sig_ibtt2dre_tready,
    sig_gated_fifo_freeze_out__1,
    m_axi_s2mm_aclk);
  output [0:0]E;
  output sig_strm_tready1_out;
  output [0:0]SS;
  output fifo_full_p1;
  output [4:0]Q;
  output [0:0]DIBDI;
  input out;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input slice_insert_valid;
  input sig_wr_fifo;
  input sig_eop_halt_xfer;
  input sig_m_valid_out_reg_0;
  input lsig_strm_eop_asserted6_out;
  input [0:0]\storage_data_reg[8] ;
  input lsig_absorb2tlast;
  input sig_ibtt2dre_tready;
  input sig_gated_fifo_freeze_out__1;
  input m_axi_s2mm_aclk;

  wire [0:0]DIBDI;
  wire [0:0]E;
  wire FIFO_Full_i_2_n_0;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [4:0]addr_i_p1;
  wire fifo_full_p1;
  wire lsig_absorb2tlast;
  wire lsig_strm_eop_asserted6_out;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire sig_strm_tready1_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [0:0]\storage_data_reg[8] ;

  LUT5 #(
    .INIT(32'h10101000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(sig_m_valid_out_reg_0),
        .I3(lsig_strm_eop_asserted6_out),
        .I4(\storage_data_reg[8] ),
        .O(DIBDI));
  LUT6 #(
    .INIT(64'h1000001000021000)) 
    FIFO_Full_i_1__9
       (.I0(Q[4]),
        .I1(FIFO_Full_i_2_n_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(sig_m_valid_out_reg),
        .I5(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hEE7EEEEE77D77777)) 
    FIFO_Full_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg),
        .I4(slice_insert_valid),
        .I5(sig_m_valid_out_reg),
        .O(FIFO_Full_i_2_n_0));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(sig_m_valid_out_reg),
        .I1(slice_insert_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_m_valid_out_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_m_valid_out_reg),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFFE7FFF00018000)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_wr_fifo),
        .I3(Q[2]),
        .I4(sig_m_valid_out_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SS));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(sig_m_valid_out_reg),
        .I4(Q[4]),
        .O(addr_i_p1[4]));
  LUT6 #(
    .INIT(64'hA8A8EAA8A8A8A8A8)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(sig_m_valid_out_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(slice_insert_valid),
        .I4(FIFO_Full_reg),
        .I5(sig_inhibit_rdy_n_reg),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(sig_strm_tready1_out),
        .I1(out),
        .O(E));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    sig_m_valid_dup_i_3
       (.I0(lsig_absorb2tlast),
        .I1(sig_eop_halt_xfer),
        .I2(Q[4]),
        .I3(sig_ibtt2dre_tready),
        .I4(sig_gated_fifo_freeze_out__1),
        .O(sig_strm_tready1_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f
   (sig_calc_error_reg_reg,
    sig_wr_fifo,
    out,
    sig_psm_halt,
    sig_input_reg_empty,
    Q,
    p_10_out,
    s_axis_s2mm_cmd_tvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_s2mm_aclk);
  output sig_calc_error_reg_reg;
  output sig_wr_fifo;
  output [49:0]out;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input [2:0]Q;
  input p_10_out;
  input s_axis_s2mm_cmd_tvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_10_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_i_2__0_n_0;
  wire sig_calc_error_reg_i_3__0_n_0;
  wire sig_calc_error_reg_i_4__0_n_0;
  wire sig_calc_error_reg_i_5__0_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [43]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg_i_2__0_n_0),
        .I1(sig_calc_error_reg_i_3__0_n_0),
        .I2(sig_psm_halt),
        .I3(sig_input_reg_empty),
        .I4(Q[2]),
        .I5(p_10_out),
        .O(sig_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_2__0
       (.I0(out[13]),
        .I1(out[12]),
        .I2(out[14]),
        .I3(out[15]),
        .I4(sig_calc_error_reg_i_4__0_n_0),
        .O(sig_calc_error_reg_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_3__0
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[7]),
        .I3(out[6]),
        .I4(sig_calc_error_reg_i_5__0_n_0),
        .O(sig_calc_error_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4__0
       (.I0(out[10]),
        .I1(out[11]),
        .I2(out[8]),
        .I3(out[9]),
        .O(sig_calc_error_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5__0
       (.I0(out[2]),
        .I1(out[3]),
        .I2(out[0]),
        .I3(out[1]),
        .O(sig_calc_error_reg_i_5__0_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f_26
   (sig_wr_fifo,
    out,
    sig_calc_error_reg_reg,
    p_60_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    Q,
    \s_axis_cmd_tdata_reg[63] ,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output [49:0]out;
  output sig_calc_error_reg_reg;
  input p_60_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]in;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input [2:0]Q;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire p_60_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(p_60_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [43]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(\s_axis_cmd_tdata_reg[63] [9]),
        .Q(out[9]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F2F0F0)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(in),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(Q[2]),
        .O(sig_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_calc_error_reg_i_2
       (.I0(out[9]),
        .I1(out[10]),
        .I2(out[8]),
        .I3(out[11]),
        .I4(sig_calc_error_reg_i_4_n_0),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_calc_error_reg_i_3
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[3]),
        .I4(sig_calc_error_reg_i_5_n_0),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(out[13]),
        .I1(out[12]),
        .I2(out[15]),
        .I3(out[14]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(out[6]),
        .I1(out[5]),
        .I2(out[7]),
        .I3(out[4]),
        .O(sig_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized0
   (sig_wr_fifo,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    sig_rd_sts_slverr_reg_reg,
    m_axi_mm2s_aclk);
  output sig_wr_fifo;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [2:0]Q;
  input [2:0]sig_rd_sts_slverr_reg_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [2:0]Q;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_inhibit_rdy_n_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_mm2s_aclk),
        .D(sig_rd_sts_slverr_reg_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i_reg));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [38:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [39:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[39]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized2
   (sig_next_calc_error_reg_reg,
    D,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    sig_last_dbeat_reg_0,
    Q,
    \sig_dbeat_cntr_reg[0] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[5] ,
    sig_last_dbeat_reg_1,
    sig_first_dbeat_reg_0,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_aclk);
  output sig_next_calc_error_reg_reg;
  output [4:0]D;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [11:0]out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input sig_last_dbeat_reg_0;
  input [4:0]Q;
  input \sig_dbeat_cntr_reg[0] ;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat_reg_0;
  input [16:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_aclk;

  wire [4:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [4:0]Q;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire [11:0]out;
  wire [10:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_last_dbeat_reg_0),
        .I2(Q[4]),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_last_dbeat_i_2_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\sig_dbeat_cntr_reg[5] ),
        .I4(sig_last_dbeat_reg_0),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h5C005F005C005000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2_n_0),
        .I1(\sig_dbeat_cntr_reg[3] ),
        .I2(sig_last_dbeat_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(\sig_dbeat_cntr_reg[5] ),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_2
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_cmd_fifo_data_out[9]),
        .I2(sig_cmd_fifo_data_out[6]),
        .I3(sig_cmd_fifo_data_out[7]),
        .I4(sig_cmd_fifo_data_out[10]),
        .O(sig_last_dbeat_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized3
   (out,
    CO,
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_wr_fifo,
    \hsize_vid_reg[15] ,
    Q,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    m_axi_s2mm_aclk);
  output [0:0]out;
  output [0:0]CO;
  output [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_wr_fifo;
  input [15:0]\hsize_vid_reg[15] ;
  input [2:0]Q;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [19:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire FIFO_Full_reg;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire [0:0]\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire [2:0]Q;
  wire decerr_i_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire [23:4]m_axis_s2mm_sts_tdata;
  wire [0:0]out;
  wire sig_inhibit_rdy_n;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\hsize_vid_reg[15] [15]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\hsize_vid_reg[15] [14]),
        .I2(m_axis_s2mm_sts_tdata[21]),
        .I3(\hsize_vid_reg[15] [13]),
        .I4(\hsize_vid_reg[15] [12]),
        .I5(m_axis_s2mm_sts_tdata[20]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\hsize_vid_reg[15] [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\hsize_vid_reg[15] [10]),
        .I4(\hsize_vid_reg[15] [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\hsize_vid_reg[15] [8]),
        .I2(m_axis_s2mm_sts_tdata[15]),
        .I3(\hsize_vid_reg[15] [7]),
        .I4(\hsize_vid_reg[15] [6]),
        .I5(m_axis_s2mm_sts_tdata[14]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\hsize_vid_reg[15] [5]),
        .I2(m_axis_s2mm_sts_tdata[12]),
        .I3(\hsize_vid_reg[15] [4]),
        .I4(\hsize_vid_reg[15] [3]),
        .I5(m_axis_s2mm_sts_tdata[11]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\hsize_vid_reg[15] [2]),
        .I2(m_axis_s2mm_sts_tdata[9]),
        .I3(\hsize_vid_reg[15] [1]),
        .I4(\hsize_vid_reg[15] [0]),
        .I5(m_axis_s2mm_sts_tdata[8]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_STS_GRTR_THAN_8.ovrflo_err_reg ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\hsize_vid_reg[15] [15]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\hsize_vid_reg[15] [14]),
        .I2(m_axis_s2mm_sts_tdata[21]),
        .I3(\hsize_vid_reg[15] [13]),
        .I4(\hsize_vid_reg[15] [12]),
        .I5(m_axis_s2mm_sts_tdata[20]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\hsize_vid_reg[15] [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\hsize_vid_reg[15] [10]),
        .I4(\hsize_vid_reg[15] [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\hsize_vid_reg[15] [8]),
        .I2(m_axis_s2mm_sts_tdata[15]),
        .I3(\hsize_vid_reg[15] [7]),
        .I4(\hsize_vid_reg[15] [6]),
        .I5(m_axis_s2mm_sts_tdata[14]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\hsize_vid_reg[15] [5]),
        .I2(m_axis_s2mm_sts_tdata[12]),
        .I3(\hsize_vid_reg[15] [4]),
        .I4(\hsize_vid_reg[15] [3]),
        .I5(m_axis_s2mm_sts_tdata[11]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\hsize_vid_reg[15] [2]),
        .I2(m_axis_s2mm_sts_tdata[9]),
        .I3(\hsize_vid_reg[15] [1]),
        .I4(\hsize_vid_reg[15] [0]),
        .I5(m_axis_s2mm_sts_tdata[8]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],CO,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(m_axis_s2mm_sts_tdata[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(m_axis_s2mm_sts_tdata[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(m_axis_s2mm_sts_tdata[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(m_axis_s2mm_sts_tdata[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(m_axis_s2mm_sts_tdata[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(m_axis_s2mm_sts_tdata[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(m_axis_s2mm_sts_tdata[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(m_axis_s2mm_sts_tdata[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(m_axis_s2mm_sts_tdata[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(m_axis_s2mm_sts_tdata[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(m_axis_s2mm_sts_tdata[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(m_axis_s2mm_sts_tdata[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(m_axis_s2mm_sts_tdata[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(m_axis_s2mm_sts_tdata[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__3 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(m_axis_s2mm_sts_tdata[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(m_axis_s2mm_sts_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(decerr_i_reg));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(interr_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    in,
    out,
    sel,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [1:0]in;
  input [0:0]out;
  input sel;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:2]addr;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire sel;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(in[0]),
        .I1(sig_wresp_sfifo_out[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(out),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(in[1]),
        .I1(sig_wresp_sfifo_out[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(out),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    E,
    p_4_out,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_data2wsc_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg ,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [18:0]out;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output [0:0]E;
  output p_4_out;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [3:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_data2wsc_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]in;
  input [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire \sig_wdc_statcnt[3]_i_3_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(in),
        .I1(out[0]),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][19]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][20]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][21]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][22]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][4]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg [5]),
        .Q(out[5]));
  LUT6 #(
    .INIT(64'hDD2022DDDD2222DD)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFEFFDF0000)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I5(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[0]),
        .I1(\sig_wdc_statcnt[3]_i_3_n_0 ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_wdc_statcnt[3]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[3] ),
        .I1(out[0]),
        .I2(sig_coelsc_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 [3]),
        .O(\sig_wdc_statcnt[3]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized6
   (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    out,
    sig_wr_fifo,
    sig_sm_pop_cmd_fifo_ns,
    D,
    Q,
    p_9_out_0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ,
    p_7_out,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_need_cmd_flush,
    in,
    m_axi_s2mm_aclk);
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  output [18:0]out;
  output sig_wr_fifo;
  output sig_sm_pop_cmd_fifo_ns;
  output [0:0]D;
  input [2:0]Q;
  input p_9_out_0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  input p_7_out;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_need_cmd_flush;
  input [18:0]in;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire [2:0]Q;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_7_out;
  wire p_9_out_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_wr_fifo;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4 
       (.I0(out[18]),
        .I1(Q[2]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ));
  LUT5 #(
    .INIT(32'h00045504)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [2]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I2(out[17]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [0]),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h0FFB0AFB)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(out[18]),
        .I1(p_7_out),
        .I2(Q[2]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I4(sig_need_cmd_flush),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2_n_0 ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__1 
       (.I0(p_9_out_0),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  LUT6 #(
    .INIT(64'h0202020002000200)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 ),
        .I1(out[18]),
        .I2(Q[2]),
        .I3(p_7_out),
        .I4(\FSM_sequential_sig_cmdcntl_sm_state_reg[2] [1]),
        .I5(sig_need_cmd_flush),
        .O(sig_sm_pop_cmd_fifo_ns));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized7
   (sig_wr_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    out,
    lvar_num_set,
    DIBDI,
    slice_insert_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_ibtt2dre_tready,
    lsig_strm_eop_asserted6_out,
    sig_m_valid_out_reg,
    sig_eop_halt_xfer,
    Q,
    \sig_strb_reg_out_reg[3] ,
    \storage_data_reg[8] ,
    m_axi_s2mm_aclk);
  output sig_wr_fifo;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [8:0]out;
  output [0:0]lvar_num_set;
  output [3:0]DIBDI;
  input slice_insert_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_ibtt2dre_tready;
  input lsig_strm_eop_asserted6_out;
  input sig_m_valid_out_reg;
  input sig_eop_halt_xfer;
  input [4:0]Q;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input [8:0]\storage_data_reg[8] ;
  input m_axi_s2mm_aclk;

  wire [3:0]DIBDI;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire [4:0]Q;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_eop_halt_xfer;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_6 
       (.I0(out[3]),
        .I1(\sig_strb_reg_out_reg[3] [3]),
        .O(DIBDI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_7 
       (.I0(out[2]),
        .I1(\sig_strb_reg_out_reg[3] [2]),
        .O(DIBDI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_8 
       (.I0(out[1]),
        .I1(\sig_strb_reg_out_reg[3] [1]),
        .O(DIBDI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_9 
       (.I0(out[0]),
        .I1(\sig_strb_reg_out_reg[3] [0]),
        .O(DIBDI[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF57FF)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(sig_ibtt2dre_tready),
        .I1(out[8]),
        .I2(lsig_strm_eop_asserted6_out),
        .I3(sig_m_valid_out_reg),
        .I4(sig_eop_halt_xfer),
        .I5(Q[4]),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][0]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(\storage_data_reg[8] [8]),
        .Q(out[8]));
  LUT6 #(
    .INIT(64'h4000044404440444)) 
    \sig_byte_cntr[0]_i_2 
       (.I0(DIBDI[3]),
        .I1(DIBDI[0]),
        .I2(\sig_strb_reg_out_reg[3] [1]),
        .I3(out[1]),
        .I4(\sig_strb_reg_out_reg[3] [2]),
        .I5(out[2]),
        .O(lvar_num_set));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized8
   (sig_addr_valid_reg_reg,
    out,
    sig_wr_fifo,
    p_22_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    in,
    Q,
    m_axi_s2mm_aclk);
  output sig_addr_valid_reg_reg;
  output [40:0]out;
  output sig_wr_fifo;
  input p_22_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [39:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_22_out;
  wire sig_addr_valid_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_wr_fifo;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__1 
       (.I0(p_22_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[40]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized9
   (D,
    sig_first_dbeat_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_wr_fifo,
    \sig_dbeat_cntr_reg[5] ,
    out,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_next_sequential_reg_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_last_dbeat_reg_0,
    p_11_out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_xfer_calc_err_reg_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output sig_first_dbeat_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_wr_fifo;
  output [5:0]\sig_dbeat_cntr_reg[5] ;
  output [2:0]out;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_next_sequential_reg_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_last_dbeat_reg_0;
  input p_11_out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input [5:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[3] ;
  input [10:0]sig_xfer_calc_err_reg_reg;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [5:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [11:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire [5:0]\sig_dbeat_cntr_reg[5] ;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_new_len_eq_0;
  wire sig_next_sequential_reg_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_wr_fifo;
  wire [10:0]sig_xfer_calc_err_reg_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[7]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[8]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[9]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[10]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[0]),
        .Q(sig_cmd_fifo_data_out[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__2 
       (.I0(p_11_out),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[1]),
        .Q(sig_cmd_fifo_data_out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[2]),
        .Q(sig_cmd_fifo_data_out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_xfer_calc_err_reg_reg[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .O(\sig_dbeat_cntr_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\sig_dbeat_cntr_reg[5] [1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\sig_dbeat_cntr_reg[5] [2]));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_next_sequential_reg_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\sig_dbeat_cntr_reg[5] [3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_next_sequential_reg_reg),
        .I2(\sig_dbeat_cntr_reg[2] ),
        .I3(Q[4]),
        .O(\sig_dbeat_cntr_reg[5] [4]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(sig_next_sequential_reg_reg),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .I3(Q[5]),
        .O(\sig_dbeat_cntr_reg[5] [5]));
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_new_len_eq_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_single_dbeat),
        .I4(sig_next_sequential_reg_reg),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'hCA00CF00CA00C000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_first_dbeat1__0),
        .I1(sig_new_len_eq_0),
        .I2(sig_next_sequential_reg_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_single_dbeat),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_cmd_fifo_data_out[11]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[6]),
        .I4(sig_cmd_fifo_data_out[9]),
        .I5(sig_cmd_fifo_data_out[8]),
        .O(sig_new_len_eq_0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[5]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[4]),
        .I1(sig_cmd_fifo_data_out[5]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h80B08080)) 
    sig_single_dbeat_i_1
       (.I0(sig_new_len_eq_0),
        .I1(sig_next_sequential_reg_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_single_dbeat),
        .I4(sig_single_dbeat_reg_0),
        .O(sig_single_dbeat_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f
   (sig_calc_error_reg_reg,
    Q,
    s_axis_cmd_tvalid_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_psm_halt,
    sig_input_reg_empty,
    p_10_out,
    cmnd_wr_0,
    sig_inhibit_rdy_n,
    s2mm_halt,
    s_axis_s2mm_cmd_tvalid,
    \s_axis_cmd_tdata_reg[63] );
  output sig_calc_error_reg_reg;
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input p_10_out;
  input cmnd_wr_0;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire [0:0]Q;
  wire cmnd_wr_0;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_10_out;
  wire s2mm_halt;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.Q(Q),
        .cmnd_wr_0(cmnd_wr_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_10_out(p_10_out),
        .s2mm_halt(s2mm_halt),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f_23
   (Q,
    out,
    sig_calc_error_reg_reg,
    E,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_60_out,
    sig_inhibit_rdy_n,
    in,
    cmnd_wr,
    mm2s_halt,
    \s_axis_cmd_tdata_reg[63] );
  output [0:0]Q;
  output [49:0]out;
  output sig_calc_error_reg_reg;
  output [0:0]E;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_60_out;
  input sig_inhibit_rdy_n;
  input [0:0]in;
  input cmnd_wr;
  input mm2s_halt;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_60_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f_24 I_SRL_FIFO_RBU_F
       (.E(E),
        .Q(Q),
        .SR(SR),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .p_60_out(p_60_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    p_62_out,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input p_62_out;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_62_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i_reg;
  wire sts_tready_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_62_out(p_62_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg),
        .sig_rd_sts_slverr_reg_reg_0(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg),
        .sts_tready_reg(sts_tready_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output sig_calc_error_reg_reg;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_posted_to_axi_2_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [38:0]in;

  wire [0:0]SR;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [39:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sel(sig_calc_error_reg_reg),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty_reg,
    sig_next_calc_error_reg_reg,
    D,
    E,
    sig_dqual_reg_empty_reg_0,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg_reg_0,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[1]_0 ,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg_0,
    m_axi_mm2s_rlast,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output sig_next_calc_error_reg_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output [11:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg_reg_0;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg_0;
  input m_axi_mm2s_rlast;
  input [16:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [11:0]out;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sel(sig_next_calc_error_reg_reg),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[1]_0 (\sig_addr_posted_cntr_reg[1]_0 ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized3
   (p_9_out,
    Q,
    CO,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_dqual_reg_empty_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    \hsize_vid_reg[15] ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_s2mm_sts_tready,
    in);
  output p_9_out;
  output [0:0]Q;
  output [0:0]CO;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_dqual_reg_empty_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [15:0]\hsize_vid_reg[15] ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [0:0]CO;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.CO(CO),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .Q(Q),
        .decerr_i_reg(decerr_i_reg),
        .dma_err(dma_err),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    m_axi_s2mm_bready,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    in,
    out,
    sig_posted_to_axi_reg,
    Q,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  output m_axi_s2mm_bready;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]in;
  input [0:0]out;
  input sig_posted_to_axi_reg;
  input [3:0]Q;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    sig_push_to_wsc_reg,
    D,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    E,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg );
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [18:0]out;
  output sig_push_to_wsc_reg;
  output [2:0]D;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  output [0:0]E;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]in;
  input [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_set_push2wsc(sig_set_push2wsc),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    out,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_need_cmd_flush,
    p_7_out,
    sig_sm_pop_cmd_fifo,
    p_9_out_0,
    sig_inhibit_rdy_n_reg,
    in,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output [17:0]out;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_need_cmd_flush;
  input p_7_out;
  input sig_sm_pop_cmd_fifo;
  input p_9_out_0;
  input sig_inhibit_rdy_n_reg;
  input [18:0]in;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;

  wire [2:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire p_7_out;
  wire p_9_out_0;
  wire sig_cmd_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .p_9_out_0(p_9_out_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[1] ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    E,
    sig_strm_tready1_out,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    DIBDI,
    lvar_num_set,
    sig_eop_sent_reg_reg,
    m_axi_s2mm_aclk,
    out,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n_reg,
    slice_insert_valid,
    sig_ibtt2dre_tready,
    lsig_strm_eop_asserted6_out,
    sig_m_valid_out_reg_0,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    sig_gated_fifo_freeze_out__1,
    \sig_strb_reg_out_reg[3] ,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]E;
  output sig_strm_tready1_out;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [4:0]DIBDI;
  output [0:0]lvar_num_set;
  output [7:0]sig_eop_sent_reg_reg;
  input m_axi_s2mm_aclk;
  input out;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_inhibit_rdy_n_reg;
  input slice_insert_valid;
  input sig_ibtt2dre_tready;
  input lsig_strm_eop_asserted6_out;
  input sig_m_valid_out_reg_0;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input sig_gated_fifo_freeze_out__1;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input [8:0]\storage_data_reg[8] ;

  wire [4:0]DIBDI;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire lsig_absorb2tlast;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire [7:0]sig_eop_sent_reg_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_strm_tready1_out;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.DIBDI(DIBDI),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SS(\INFERRED_GEN.cnt_i_reg[4] ),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized8
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_addr_valid_reg_reg,
    out,
    sig_calc_error_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    p_22_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_addr_valid_reg_reg;
  output [40:0]out;
  output sig_calc_error_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input p_22_out;
  input sig_inhibit_rdy_n_reg;
  input [39:0]in;

  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_clr_cmd2addr_valid4_out__0(sig_clr_cmd2addr_valid4_out__0),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_f__parameterized9
   (\INFERRED_GEN.cnt_i_reg[0] ,
    D,
    sig_first_dbeat_reg,
    sig_dqual_reg_empty_reg,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    E,
    sig_dqual_reg_empty_reg_1,
    sig_clr_cmd2data_valid5_out__0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_ld_new_cmd_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_last_dbeat_reg_0,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2skid_wlast,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    p_11_out,
    sig_inhibit_rdy_n_reg,
    sig_dbeat_cntr_eq_0,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg_0,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [2:0]D;
  output sig_first_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg_0;
  output [7:0]\sig_dbeat_cntr_reg[7] ;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_1;
  output sig_clr_cmd2data_valid5_out__0;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_last_dbeat_reg_0;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2skid_wlast;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input p_11_out;
  input sig_inhibit_rdy_n_reg;
  input sig_dbeat_cntr_eq_0;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg_0;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input [10:0]sig_xfer_calc_err_reg_reg;

  wire [2:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire [10:0]sig_xfer_calc_err_reg_reg;

  hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_cmd2data_valid5_out__0(sig_clr_cmd2data_valid5_out__0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f
   (sig_calc_error_reg_reg,
    Q,
    s_axis_cmd_tvalid_reg,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_psm_halt,
    sig_input_reg_empty,
    p_10_out,
    cmnd_wr_0,
    sig_inhibit_rdy_n,
    s2mm_halt,
    s_axis_s2mm_cmd_tvalid,
    \s_axis_cmd_tdata_reg[63] );
  output sig_calc_error_reg_reg;
  output [0:0]Q;
  output [0:0]s_axis_cmd_tvalid_reg;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_psm_halt;
  input sig_input_reg_empty;
  input p_10_out;
  input cmnd_wr_0;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire cmnd_wr_0;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_10_out;
  wire s2mm_halt;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_16 CNTR_INCR_DECR_ADDN_F_I
       (.Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  hdmi_in_axi_vdma_0_0_dynshreg_f DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_10_out(p_10_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2__0 
       (.I0(cmnd_wr_0),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(s2mm_halt),
        .O(s_axis_cmd_tvalid_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f_24
   (Q,
    out,
    sig_calc_error_reg_reg,
    E,
    SR,
    m_axi_mm2s_aclk,
    sig_calc_error_pushed_reg,
    sig_calc_error_pushed,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    p_60_out,
    sig_inhibit_rdy_n,
    in,
    cmnd_wr,
    mm2s_halt,
    \s_axis_cmd_tdata_reg[63] );
  output [0:0]Q;
  output [49:0]out;
  output sig_calc_error_reg_reg;
  output [0:0]E;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_calc_error_pushed_reg;
  input sig_calc_error_pushed;
  input sig_sm_halt_reg;
  input sig_input_reg_empty;
  input p_60_out;
  input sig_inhibit_rdy_n;
  input [0:0]in;
  input cmnd_wr;
  input mm2s_halt;
  input [48:0]\s_axis_cmd_tdata_reg[63] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire p_60_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;
  wire sig_wr_fifo;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_25 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_60_out(p_60_out),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
  hdmi_in_axi_vdma_0_0_dynshreg_f_26 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_60_out(p_60_out),
        .\s_axis_cmd_tdata_reg[63] (\s_axis_cmd_tdata_reg[63] ),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(cmnd_wr),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(mm2s_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    sig_rd_sts_slverr_reg_reg,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    SR,
    m_axi_mm2s_aclk,
    p_62_out,
    sig_inhibit_rdy_n_reg,
    sig_rsc2stat_status_valid,
    sts_tready_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rd_sts_slverr_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]Q;
  output sig_rd_sts_slverr_reg_reg;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input p_62_out;
  input sig_inhibit_rdy_n_reg;
  input sig_rsc2stat_status_valid;
  input sts_tready_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [2:0]sig_rd_sts_slverr_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire decerr_i_reg;
  wire fifo_full_p1;
  wire interr_i_reg;
  wire m_axi_mm2s_aclk;
  wire p_62_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rd_sts_slverr_reg_reg;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rsc2stat_status_valid;
  wire sig_wr_fifo;
  wire slverr_i_reg;
  wire sts_tready_reg;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_27 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_62_out(p_62_out),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .sts_tready_reg(sts_tready_reg));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i_reg(decerr_i_reg),
        .interr_i_reg(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rd_sts_slverr_reg_reg(sig_rd_sts_slverr_reg_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_wr_fifo(sig_wr_fifo),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_rd_sts_slverr_reg_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized1
   (sel,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_posted_to_axi_2_reg,
    SR,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    in);
  output sel;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [39:0]out;
  output sig_posted_to_axi_2_reg;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [38:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_n_0;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [38:0]in;
  wire m_axi_mm2s_aclk;
  wire [39:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_28 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty_reg,
    sel,
    D,
    E,
    sig_dqual_reg_empty_reg_0,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    out,
    SR,
    m_axi_mm2s_aclk,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_reg,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_0,
    sig_next_calc_error_reg_reg,
    \sig_addr_posted_cntr_reg[2] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    sig_halt_reg_reg,
    m_axi_mm2s_rvalid,
    \sig_addr_posted_cntr_reg[1]_0 ,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    \sig_dbeat_cntr_reg[3] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg_0,
    m_axi_mm2s_rlast,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_dqual_reg_empty_reg;
  output sel;
  output [7:0]D;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_0;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output sig_next_cmd_cmplt_reg_reg;
  output [11:0]out;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_reg;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_next_calc_error_reg_reg;
  input \sig_addr_posted_cntr_reg[2] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input sig_halt_reg_reg;
  input m_axi_mm2s_rvalid;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_first_dbeat_reg_0;
  input m_axi_mm2s_rlast;
  input [16:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [16:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire [11:0]out;
  wire sel;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire \sig_addr_posted_cntr_reg[2] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_21 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:5]),
        .E(E),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .\sig_addr_posted_cntr_reg[1]_0 (\sig_addr_posted_cntr_reg[1]_0 ),
        .\sig_addr_posted_cntr_reg[2] (\sig_addr_posted_cntr_reg[2] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q[7:4]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[4:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .Q(Q[4:0]),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_dqual_reg_empty_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized3
   (p_9_out,
    Q,
    CO,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    decerr_i_reg,
    slverr_i_reg,
    interr_i_reg,
    sig_dqual_reg_empty_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    s2mm_soft_reset,
    dma_err,
    \hsize_vid_reg[15] ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axis_s2mm_sts_tready,
    in);
  output p_9_out;
  output [0:0]Q;
  output [0:0]CO;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output decerr_i_reg;
  output slverr_i_reg;
  output interr_i_reg;
  output sig_dqual_reg_empty_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input s2mm_soft_reset;
  input dma_err;
  input [15:0]\hsize_vid_reg[15] ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]CO;
  wire DYNSHREG_F_I_n_2;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [0:0]Q;
  wire decerr_i_reg;
  wire dma_err;
  wire fifo_full_p1;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [19:0]in;
  wire interr_i_reg;
  wire m_axi_s2mm_aclk;
  wire [31:31]m_axis_s2mm_sts_tdata;
  wire m_axis_s2mm_sts_tready;
  wire p_9_out;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire slverr_i_reg;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_17 CNTR_INCR_DECR_ADDN_F_I
       (.CO(DYNSHREG_F_I_n_2),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dma_err(dma_err),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(m_axis_s2mm_sts_tdata),
        .p_9_out(p_9_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.CO(CO),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_STS_GRTR_THAN_8.ovrflo_err_reg (DYNSHREG_F_I_n_2),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .decerr_i_reg(decerr_i_reg),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .in(in),
        .interr_i_reg(interr_i_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(m_axis_s2mm_sts_tdata),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(sig_dqual_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized4
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    D,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    m_axi_s2mm_bready,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    in,
    out,
    sig_posted_to_axi_reg,
    Q,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_halt_reg_reg,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output [2:0]D;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  output m_axi_s2mm_bready;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [1:0]in;
  input [0:0]out;
  input sig_posted_to_axi_reg;
  input [3:0]Q;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input sig_halt_reg_reg;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire sig_decr_addr_posted_cntr5_out;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out),
        .sel(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    m_axi_s2mm_bready_INST_0
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_halt_reg_reg),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'hFDDD22222222DDDD)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFD22FF00FF0022DD)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FFFE7FFF0000)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(sig_posted_to_axi_reg),
        .I5(sig_decr_addr_posted_cntr5_out),
        .O(E));
  LUT6 #(
    .INIT(64'hF2F0F0F0F0F0F02D)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_decr_addr_posted_cntr5_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_addr_posted_cntr[3]_i_3 
       (.I0(FIFO_Full_reg_n_0),
        .I1(sig_inhibit_rdy_n),
        .I2(m_axi_s2mm_bvalid),
        .O(sig_decr_addr_posted_cntr5_out));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    out,
    sig_push_to_wsc_reg,
    D,
    sel,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    E,
    p_4_out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n,
    sig_data2wsc_valid,
    sig_set_push2wsc,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    in,
    \GEN_INDET_BTT.lsig_eop_reg_reg );
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output [18:0]out;
  output sig_push_to_wsc_reg;
  output [2:0]D;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  output [0:0]E;
  output p_4_out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n;
  input sig_data2wsc_valid;
  input sig_set_push2wsc;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]in;
  input [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [18:0]\GEN_INDET_BTT.lsig_eop_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_4_out;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n;
  wire sig_push_to_wsc_reg;
  wire sig_rd_empty;
  wire sig_set_push2wsc;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc_reg(sel),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg (\GEN_INDET_BTT.lsig_eop_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hAAAAA200)) 
    sig_push_to_wsc_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(sig_data2wsc_valid),
        .I4(sig_set_push2wsc),
        .O(sig_push_to_wsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized6
   (\INFERRED_GEN.cnt_i_reg[0] ,
    Q,
    out,
    sig_sm_pop_cmd_fifo_ns,
    sig_sm_ld_dre_cmd_ns,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_need_cmd_flush,
    p_7_out,
    sig_sm_pop_cmd_fifo,
    p_9_out_0,
    sig_inhibit_rdy_n_reg,
    in,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] ,
    sig_cmd_empty_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]Q;
  output [17:0]out;
  output sig_sm_pop_cmd_fifo_ns;
  output sig_sm_ld_dre_cmd_ns;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_need_cmd_flush;
  input p_7_out;
  input sig_sm_pop_cmd_fifo;
  input p_9_out_0;
  input sig_inhibit_rdy_n_reg;
  input [18:0]in;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  input sig_cmd_empty_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_0;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire [2:0]\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire [17:0]out;
  wire p_7_out;
  wire p_9_out_0;
  wire sig_cmd_empty_reg;
  wire [25:25]sig_cmd_fifo_data_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_19 CNTR_INCR_DECR_ADDN_F_I
       (.D({D[2],D[0]}),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (DYNSHREG_F_I_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out),
        .p_7_out(p_7_out),
        .p_9_out_0(p_9_out_0),
        .sig_cmd_empty_reg(sig_cmd_empty_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.D(D[1]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (DYNSHREG_F_I_n_0),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0 (\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[2] (\FSM_sequential_sig_cmdcntl_sm_state_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .p_7_out(p_7_out),
        .p_9_out_0(p_9_out_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized7
   (\INFERRED_GEN.cnt_i_reg[1] ,
    SS,
    E,
    sig_strm_tready1_out,
    Q,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    DIBDI,
    lvar_num_set,
    sig_eop_sent_reg_reg,
    m_axi_s2mm_aclk,
    out,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg,
    sig_inhibit_rdy_n_reg,
    slice_insert_valid,
    sig_ibtt2dre_tready,
    lsig_strm_eop_asserted6_out,
    sig_m_valid_out_reg_0,
    sig_eop_halt_xfer,
    lsig_absorb2tlast,
    sig_gated_fifo_freeze_out__1,
    \sig_strb_reg_out_reg[3] ,
    \storage_data_reg[8] );
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output [0:0]SS;
  output [0:0]E;
  output sig_strm_tready1_out;
  output [0:0]Q;
  output \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  output [4:0]DIBDI;
  output [0:0]lvar_num_set;
  output [7:0]sig_eop_sent_reg_reg;
  input m_axi_s2mm_aclk;
  input out;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_m_valid_out_reg;
  input sig_inhibit_rdy_n_reg;
  input slice_insert_valid;
  input sig_ibtt2dre_tready;
  input lsig_strm_eop_asserted6_out;
  input sig_m_valid_out_reg_0;
  input sig_eop_halt_xfer;
  input lsig_absorb2tlast;
  input sig_gated_fifo_freeze_out__1;
  input [3:0]\sig_strb_reg_out_reg[3] ;
  input [8:0]\storage_data_reg[8] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire [4:0]DIBDI;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire lsig_absorb2tlast;
  wire lsig_strm_eop_asserted6_out;
  wire [0:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_eop_halt_xfer;
  wire sig_eop_sent_reg;
  wire [7:0]sig_eop_sent_reg_reg;
  wire sig_gated_fifo_freeze_out__1;
  wire sig_ibtt2dre_tready;
  wire sig_inhibit_rdy_n_reg;
  wire sig_m_valid_out_reg;
  wire sig_m_valid_out_reg_0;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sig_strm_tready1_out;
  wire [8:8]sig_tstrb_fifo_data_out;
  wire sig_wr_fifo;
  wire slice_insert_valid;
  wire [8:0]\storage_data_reg[8] ;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f__parameterized2 CNTR_INCR_DECR_ADDN_F_I
       (.DIBDI(DIBDI[4]),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .lsig_absorb2tlast(lsig_absorb2tlast),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_gated_fifo_freeze_out__1(sig_gated_fifo_freeze_out__1),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg_0),
        .sig_strm_tready1_out(sig_strm_tready1_out),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (sig_tstrb_fifo_data_out));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.DIBDI(DIBDI[3:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .lsig_strm_eop_asserted6_out(lsig_strm_eop_asserted6_out),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_tstrb_fifo_data_out,sig_eop_sent_reg_reg}),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg_0),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .sig_wr_fifo(sig_wr_fifo),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8] (\storage_data_reg[8] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized8
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_addr_valid_reg_reg,
    out,
    sig_calc_error_reg_reg,
    sig_clr_cmd2addr_valid4_out__0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_data2addr_stop_req,
    sig_addr_reg_empty_reg,
    p_22_out,
    sig_inhibit_rdy_n_reg,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_addr_valid_reg_reg;
  output [40:0]out;
  output sig_calc_error_reg_reg;
  output sig_clr_cmd2addr_valid4_out__0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_data2addr_stop_req;
  input sig_addr_reg_empty_reg;
  input p_22_out;
  input sig_inhibit_rdy_n_reg;
  input [39:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire fifo_full_p1;
  wire [39:0]in;
  wire m_axi_s2mm_aclk;
  wire [40:0]out;
  wire p_22_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_clr_cmd2addr_valid4_out__0;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f_18 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_22_out(p_22_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_22_out(p_22_out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_xfer_len_reg[5]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_22_out),
        .O(sig_clr_cmd2addr_valid4_out__0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module hdmi_in_axi_vdma_0_0_srl_fifo_rbu_f__parameterized9
   (\INFERRED_GEN.cnt_i_reg[0] ,
    D,
    sig_first_dbeat_reg,
    sig_dqual_reg_empty_reg,
    sig_ld_new_cmd_reg_reg,
    sig_single_dbeat_reg,
    sig_last_dbeat_reg,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg_0,
    \sig_dbeat_cntr_reg[7] ,
    E,
    sig_dqual_reg_empty_reg_1,
    sig_clr_cmd2data_valid5_out__0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_first_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_single_dbeat,
    sig_ld_new_cmd_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat1__0,
    sig_last_dbeat_reg_0,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2skid_wlast,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    p_11_out,
    sig_inhibit_rdy_n_reg,
    sig_dbeat_cntr_eq_0,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[3] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_data2addr_stop_req,
    sig_m_valid_out_reg,
    sig_s_ready_out_reg,
    sig_wdc_status_going_full,
    sig_inhibit_rdy_n_reg_0,
    sig_wsc2stat_status_valid,
    sig_addr_posted_cntr,
    sig_halt_reg_dly3,
    sig_last_mmap_dbeat_reg,
    sig_posted_to_axi_reg,
    sig_xfer_calc_err_reg_reg);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [2:0]D;
  output sig_first_dbeat_reg;
  output sig_dqual_reg_empty_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_single_dbeat_reg;
  output sig_last_dbeat_reg;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg_0;
  output [7:0]\sig_dbeat_cntr_reg[7] ;
  output [0:0]E;
  output sig_dqual_reg_empty_reg_1;
  output sig_clr_cmd2data_valid5_out__0;
  output [2:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_first_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_single_dbeat;
  input sig_ld_new_cmd_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat1__0;
  input sig_last_dbeat_reg_0;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2skid_wlast;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input p_11_out;
  input sig_inhibit_rdy_n_reg;
  input sig_dbeat_cntr_eq_0;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_data2addr_stop_req;
  input sig_m_valid_out_reg;
  input sig_s_ready_out_reg;
  input sig_wdc_status_going_full;
  input sig_inhibit_rdy_n_reg_0;
  input sig_wsc2stat_status_valid;
  input [2:0]sig_addr_posted_cntr;
  input sig_halt_reg_dly3;
  input sig_last_mmap_dbeat_reg;
  input sig_posted_to_axi_reg;
  input [10:0]sig_xfer_calc_err_reg_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire [2:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]out;
  wire p_11_out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_cmd2data_valid5_out__0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_dbeat_cntr_eq_0;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat1__0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_m_valid_out_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;
  wire [10:0]sig_xfer_calc_err_reg_reg;

  hdmi_in_axi_vdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .FIFO_Full_reg({CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q[7:6]),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_11_out(p_11_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dbeat_cntr_eq_0(sig_dbeat_cntr_eq_0),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] [7:6]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  hdmi_in_axi_vdma_0_0_dynshreg_f__parameterized9 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .Q(Q[5:0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_11_out(p_11_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[7] [5:0]),
        .sig_first_dbeat1__0(sig_first_dbeat1__0),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_sequential_reg_reg(sig_dqual_reg_empty_reg),
        .sig_single_dbeat(sig_single_dbeat),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_wr_fifo(sig_wr_fifo),
        .sig_xfer_calc_err_reg_reg(sig_xfer_calc_err_reg_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'h40)) 
    \sig_xfer_len_reg[5]_i_4 
       (.I0(\INFERRED_GEN.cnt_i_reg[0] ),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_11_out),
        .O(sig_clr_cmd2data_valid5_out__0));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module hdmi_in_axi_vdma_0_0_sync_fifo_fg
   (hold_ff_q_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    D,
    sig_xfer_is_seq_reg_reg,
    E,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output hold_ff_q_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .sig_xfer_is_seq_reg_reg_0(sig_xfer_is_seq_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module hdmi_in_axi_vdma_0_0_sync_fifo_fg__parameterized0
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    hold_ff_q_reg,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    E,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output hold_ff_q_reg;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [0:0]E;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2 \FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module hdmi_in_axi_vdma_0_0_blk_mem_gen_generic_cstr
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_in_axi_vdma_0_0_blk_mem_gen_prim_width
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_in_axi_vdma_0_0_blk_mem_gen_prim_wrapper
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 ;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram 
       (.ADDRARDADDR({1'b1,1'b0,\gc1.count_d2_reg[7] ,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(m_axi_s2mm_aclk),
        .CLKBWRCLK(m_axi_s2mm_aclk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [18:15],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [14:10],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [9:5],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [4:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,DIBDI[5:2],1'b0,1'b0,1'b0,DIBDI[1:0],\sig_data_reg_out_reg[31] [31:29],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [28:24],1'b0,1'b0,1'b0,\sig_data_reg_out_reg[31] [23:19]}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_24 ,sig_data_fifo_data_out[18:15],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_30 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_31 ,sig_data_fifo_data_out[14:10],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_37 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_38 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_39 ,sig_data_fifo_data_out[9:5],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_45 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_46 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_47 ,sig_data_fifo_data_out[4:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_53 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_54 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_55 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_56 ,sig_data_fifo_data_out[37:34],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_61 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_62 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_63 ,sig_data_fifo_data_out[33:29],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71 ,sig_data_fifo_data_out[28:24],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_77 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_78 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_79 ,sig_data_fifo_data_out[23:19]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_85 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_86 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_88 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_89 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_90 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_empty_fb_i_reg),
        .ENBWREN(WEBWE),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(hold_ff_q_reg),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(sig_stream_rst),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'h30000030AAAAAAAA)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(\sig_data_skid_reg_reg[34] [0]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(sig_data_fifo_data_out[33]),
        .I4(sig_data_fifo_data_out[34]),
        .I5(sig_s_ready_dup_reg),
        .O(\sig_data_reg_out_reg[34] [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h3000AAAA)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(\sig_data_skid_reg_reg[34] [1]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(sig_data_fifo_data_out[33]),
        .I4(sig_s_ready_dup_reg),
        .O(\sig_data_reg_out_reg[34] [1]));
  LUT6 #(
    .INIT(64'hC0000000AAAAAAAA)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(\sig_data_skid_reg_reg[34] [2]),
        .I1(sig_data_fifo_data_out[35]),
        .I2(sig_data_fifo_data_out[34]),
        .I3(sig_data_fifo_data_out[32]),
        .I4(sig_data_fifo_data_out[33]),
        .I5(sig_s_ready_dup_reg),
        .O(\sig_data_reg_out_reg[34] [2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    \sig_data_skid_reg[32]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[32]),
        .I2(sig_data_fifo_data_out[33]),
        .I3(sig_data_fifo_data_out[34]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sig_data_skid_reg[33]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[32]),
        .I2(sig_data_fifo_data_out[33]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_data_skid_reg[34]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(sig_data_fifo_data_out[34]),
        .I2(sig_data_fifo_data_out[32]),
        .I3(sig_data_fifo_data_out[33]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module hdmi_in_axi_vdma_0_0_blk_mem_gen_top
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5" *) 
module hdmi_in_axi_vdma_0_0_blk_mem_gen_v8_3_5
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth inst_blk_mem_gen
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_5_synth" *) 
module hdmi_in_axi_vdma_0_0_blk_mem_gen_v8_3_5_synth
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6
   (sig_s_ready_out_reg,
    EMPTY,
    FULL,
    fifo_dout,
    sig_s_ready_out_reg_0,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    m_axi_mm2s_rdata);
  output sig_s_ready_out_reg;
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  input sig_s_ready_out_reg_0;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]m_axi_mm2s_rdata;

  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire m_axi_mm2s_aclk;
  wire [8:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6_45 \gonep.inst_prim 
       (.EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .fifo_dout(fifo_dout),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_37
   (RD_EN,
    EMPTY,
    FULL,
    fifo_dout,
    out,
    sig_s_ready_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    m_axis_mm2s_aclk,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    m_axi_mm2s_rdata);
  output RD_EN;
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  input out;
  input sig_s_ready_out_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input m_axis_mm2s_aclk;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]m_axi_mm2s_rdata;

  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire m_axi_mm2s_aclk;
  wire [8:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6_44 \gonep.inst_prim 
       (.EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .fifo_dout(fifo_dout),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_38
   (fifo_full_i,
    FULL,
    EMPTY,
    fifo_dout,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    m_axi_mm2s_rdata);
  output fifo_full_i;
  output FULL;
  output EMPTY;
  output [8:0]fifo_dout;
  input sig_s_ready_out_reg;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]m_axi_mm2s_rdata;

  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire fifo_full_i;
  wire m_axi_mm2s_aclk;
  wire [8:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6_43 \gonep.inst_prim 
       (.EMPTY(EMPTY),
        .FULL(FULL),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_39
   (EMPTY,
    FULL,
    fifo_dout,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    DIN);
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]DIN;

  wire [8:0]DIN;
  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire \NLW_gextw[4].gnll_fifo.inst_extdi_0_O_UNCONNECTED ;
  wire \NLW_gextw[4].gnll_fifo.inst_extdi_1_O_UNCONNECTED ;
  wire \NLW_gextw[4].gnll_fifo.inst_extdi_2_O_UNCONNECTED ;
  wire \NLW_gextw[4].gnll_fifo.inst_extdi_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \gextw[4].gnll_fifo.inst_extdi_0 
       (.I0(1'b0),
        .O(\NLW_gextw[4].gnll_fifo.inst_extdi_0_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[4].gnll_fifo.inst_extdi_1 
       (.I0(1'b0),
        .O(\NLW_gextw[4].gnll_fifo.inst_extdi_1_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[4].gnll_fifo.inst_extdi_2 
       (.I0(1'b0),
        .O(\NLW_gextw[4].gnll_fifo.inst_extdi_2_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[4].gnll_fifo.inst_extdi_3 
       (.I0(1'b0),
        .O(\NLW_gextw[4].gnll_fifo.inst_extdi_3_O_UNCONNECTED ));
  hdmi_in_axi_vdma_0_0_builtin_prim_v6_42 \gonep.inst_prim 
       (.DIN(DIN),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .fifo_dout(fifo_dout),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_40
   (WR_EN,
    FULL,
    EMPTY,
    fifo_dout,
    fifo_wren,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    DIN);
  output WR_EN;
  output FULL;
  output EMPTY;
  output [1:0]fifo_dout;
  input fifo_wren;
  input sig_s_ready_out_reg;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [1:0]fifo_dout;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6_41 \gonep.inst_prim 
       (.DIN(DIN),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .fifo_dout(fifo_dout),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized0
   (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    RD_EN,
    E,
    FULL,
    \sig_data_skid_reg_reg[8] ,
    sig_s_ready_out_reg,
    DOUT,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    EMPTY,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    Q,
    m_axi_s2mm_aclk,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    s_axis_s2mm_tdata_i);
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output RD_EN;
  output [0:0]E;
  output FULL;
  output [8:0]\sig_data_skid_reg_reg[8] ;
  input sig_s_ready_out_reg;
  input [0:0]DOUT;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input EMPTY;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input [0:0]Q;
  input m_axi_s2mm_aclk;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]s_axis_s2mm_tdata_i;

  wire [0:0]DOUT;
  wire [0:0]E;
  wire EMPTY;
  wire FULL;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_aclk;
  wire [8:0]s_axis_s2mm_tdata_i;
  wire [8:0]\sig_data_skid_reg_reg[8] ;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6_32 \gonep.inst_prim 
       (.DOUT(DOUT),
        .E(E),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .Q(Q),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[8] (\sig_data_skid_reg_reg[8] ),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized1
   (EMPTY,
    FULL,
    \sig_data_skid_reg_reg[17] ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    s_axis_s2mm_tdata_i);
  output EMPTY;
  output FULL;
  output [8:0]\sig_data_skid_reg_reg[17] ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]s_axis_s2mm_tdata_i;

  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_aclk;
  wire [8:0]s_axis_s2mm_tdata_i;
  wire [8:0]\sig_data_skid_reg_reg[17] ;
  wire \NLW_gextw[2].gnll_fifo.inst_extd__0i_0_O_UNCONNECTED ;
  wire \NLW_gextw[2].gnll_fifo.inst_extd__0i_1_O_UNCONNECTED ;
  wire \NLW_gextw[2].gnll_fifo.inst_extd__0i_2_O_UNCONNECTED ;
  wire \NLW_gextw[2].gnll_fifo.inst_extd__0i_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \gextw[2].gnll_fifo.inst_extd__0i_0 
       (.I0(1'b0),
        .O(\NLW_gextw[2].gnll_fifo.inst_extd__0i_0_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[2].gnll_fifo.inst_extd__0i_1 
       (.I0(1'b0),
        .O(\NLW_gextw[2].gnll_fifo.inst_extd__0i_1_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[2].gnll_fifo.inst_extd__0i_2 
       (.I0(1'b0),
        .O(\NLW_gextw[2].gnll_fifo.inst_extd__0i_2_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[2].gnll_fifo.inst_extd__0i_3 
       (.I0(1'b0),
        .O(\NLW_gextw[2].gnll_fifo.inst_extd__0i_3_O_UNCONNECTED ));
  hdmi_in_axi_vdma_0_0_builtin_prim_v6_31 \gonep.inst_prim 
       (.EMPTY(EMPTY),
        .FULL(FULL),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[17] (\sig_data_skid_reg_reg[17] ));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized2
   (EMPTY,
    FULL,
    \sig_data_skid_reg_reg[26] ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    s_axis_s2mm_tdata_i);
  output EMPTY;
  output FULL;
  output [8:0]\sig_data_skid_reg_reg[26] ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]s_axis_s2mm_tdata_i;

  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_aclk;
  wire [8:0]s_axis_s2mm_tdata_i;
  wire [8:0]\sig_data_skid_reg_reg[26] ;
  wire \NLW_gextw[3].gnll_fifo.inst_extd__0i_0_O_UNCONNECTED ;
  wire \NLW_gextw[3].gnll_fifo.inst_extd__0i_1_O_UNCONNECTED ;
  wire \NLW_gextw[3].gnll_fifo.inst_extd__0i_2_O_UNCONNECTED ;
  wire \NLW_gextw[3].gnll_fifo.inst_extd__0i_3_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h2)) 
    \gextw[3].gnll_fifo.inst_extd__0i_0 
       (.I0(1'b0),
        .O(\NLW_gextw[3].gnll_fifo.inst_extd__0i_0_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[3].gnll_fifo.inst_extd__0i_1 
       (.I0(1'b0),
        .O(\NLW_gextw[3].gnll_fifo.inst_extd__0i_1_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[3].gnll_fifo.inst_extd__0i_2 
       (.I0(1'b0),
        .O(\NLW_gextw[3].gnll_fifo.inst_extd__0i_2_O_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h2)) 
    \gextw[3].gnll_fifo.inst_extd__0i_3 
       (.I0(1'b0),
        .O(\NLW_gextw[3].gnll_fifo.inst_extd__0i_3_O_UNCONNECTED ));
  hdmi_in_axi_vdma_0_0_builtin_prim_v6_30 \gonep.inst_prim 
       (.EMPTY(EMPTY),
        .FULL(FULL),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized3
   (D,
    DOUT,
    EMPTY,
    FULL,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    DIN);
  output [1:0]D;
  output [8:0]DOUT;
  output EMPTY;
  output FULL;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]DIN;

  wire [1:0]D;
  wire [8:0]DIN;
  wire [8:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_aclk;
  wire sig_s_ready_dup3_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6_29 \gonep.inst_prim 
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_extdepth_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized4
   (WR_EN,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    EMPTY,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    FULL,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    r1_last_reg);
  output WR_EN;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output EMPTY;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input FULL;
  input sig_s_ready_out_reg;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg_2;
  input sig_s_ready_out_reg_3;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input [0:0]r1_last_reg;

  wire EMPTY;
  wire FULL;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire [0:0]Q;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire sig_s_ready_out_reg_3;
  wire \state_reg[1] ;
  wire NLW_i_0_O_UNCONNECTED;
  wire NLW_i_1_O_UNCONNECTED;
  wire NLW_i_2_O_UNCONNECTED;
  wire NLW_i_3_O_UNCONNECTED;

  hdmi_in_axi_vdma_0_0_builtin_prim_v6 \gonep.inst_prim 
       (.EMPTY(EMPTY),
        .FULL(FULL),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .Q(Q),
        .RD_EN(RD_EN),
        .RST(RST),
        .WR_EN(WR_EN),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2),
        .sig_s_ready_out_reg_3(sig_s_ready_out_reg_3),
        .\state_reg[1] (\state_reg[1] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(NLW_i_0_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(NLW_i_1_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(NLW_i_2_O_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(NLW_i_3_O_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6
   (EMPTY,
    sig_last_skid_reg_reg,
    WR_EN,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    r1_last_reg,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    FULL,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out );
  output EMPTY;
  output [0:0]sig_last_skid_reg_reg;
  output WR_EN;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input [0:0]r1_last_reg;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input FULL;
  input sig_s_ready_out_reg;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg_2;
  input sig_s_ready_out_reg_3;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;

  wire EMPTY;
  wire FULL;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire [0:0]Q;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire fifo_full_i;
  wire \gf36e1_inst.sngfifo36e1_n_0 ;
  wire \gf36e1_inst.sngfifo36e1_n_1 ;
  wire \gf36e1_inst.sngfifo36e1_n_10 ;
  wire \gf36e1_inst.sngfifo36e1_n_100 ;
  wire \gf36e1_inst.sngfifo36e1_n_101 ;
  wire \gf36e1_inst.sngfifo36e1_n_102 ;
  wire \gf36e1_inst.sngfifo36e1_n_103 ;
  wire \gf36e1_inst.sngfifo36e1_n_104 ;
  wire \gf36e1_inst.sngfifo36e1_n_113 ;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire \gf36e1_inst.sngfifo36e1_n_98 ;
  wire \gf36e1_inst.sngfifo36e1_n_99 ;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire p_3_out_0;
  wire p_5_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire sig_s_ready_out_reg_3;
  wire \state_reg[1] ;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000FBFFFFFF)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .I1(sig_last_skid_reg_reg),
        .I2(sig_s_ready_out_reg_2),
        .I3(sig_s_ready_out_reg_3),
        .I4(Q),
        .I5(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(\gf36e1_inst.sngfifo36e1_n_10 ),
        .ALMOSTFULL(p_3_out_0),
        .DBITERR(\gf36e1_inst.sngfifo36e1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,r1_last_reg}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],\gf36e1_inst.sngfifo36e1_n_98 ,\gf36e1_inst.sngfifo36e1_n_99 ,\gf36e1_inst.sngfifo36e1_n_100 ,\gf36e1_inst.sngfifo36e1_n_101 ,\gf36e1_inst.sngfifo36e1_n_102 ,\gf36e1_inst.sngfifo36e1_n_103 ,\gf36e1_inst.sngfifo36e1_n_104 ,sig_last_skid_reg_reg}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],\gf36e1_inst.sngfifo36e1_n_113 }),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(p_5_out),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axi_s2mm_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(\gf36e1_inst.sngfifo36e1_n_1 ),
        .WRCLK(s_axis_s2mm_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gf36e1_inst.sngfifo36e1_i_13 
       (.I0(p_5_out),
        .I1(FULL),
        .I2(sig_s_ready_out_reg),
        .I3(sig_s_ready_out_reg_0),
        .I4(sig_s_ready_out_reg_1),
        .O(fifo_full_i));
  LUT5 #(
    .INIT(32'h00000020)) 
    \gf36e1_inst.sngfifo36e1_i_3__0 
       (.I0(\state_reg[1] ),
        .I1(fifo_full_i),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .I3(p_3_out),
        .I4(s2mm_fsync_out_i),
        .O(WR_EN));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_29
   (EMPTY,
    FULL,
    DOUT,
    D,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    DIN,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] );
  output EMPTY;
  output FULL;
  output [8:0]DOUT;
  output [1:0]D;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]DIN;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;

  wire [1:0]D;
  wire [8:0]DIN;
  wire [8:0]DOUT;
  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_s2mm_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire s_axis_s2mm_aclk;
  wire sig_s_ready_dup3_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_11_out),
        .ALMOSTFULL(p_10_out),
        .DBITERR(p_13_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIN[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIN[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],DOUT[7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],DOUT[8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axi_s2mm_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_12_out),
        .WRCLK(s_axis_s2mm_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(DOUT[7]),
        .I1(DOUT[6]),
        .I2(DOUT[8]),
        .I3(DOUT[5]),
        .I4(sig_s_ready_dup3_reg),
        .I5(\sig_strb_skid_reg_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(DOUT[6]),
        .I1(DOUT[8]),
        .I2(DOUT[7]),
        .I3(DOUT[5]),
        .I4(sig_s_ready_dup3_reg),
        .I5(\sig_strb_skid_reg_reg[1] ),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_30
   (EMPTY,
    FULL,
    \sig_data_skid_reg_reg[26] ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    s_axis_s2mm_tdata_i);
  output EMPTY;
  output FULL;
  output [8:0]\sig_data_skid_reg_reg[26] ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]s_axis_s2mm_tdata_i;

  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_s2mm_aclk;
  wire p_17_out;
  wire p_18_out;
  wire p_19_out;
  wire p_20_out;
  wire s_axis_s2mm_aclk;
  wire [8:0]s_axis_s2mm_tdata_i;
  wire [8:0]\sig_data_skid_reg_reg[26] ;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_18_out),
        .ALMOSTFULL(p_17_out),
        .DBITERR(p_20_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_s2mm_tdata_i[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_s2mm_tdata_i[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],\sig_data_skid_reg_reg[26] [7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],\sig_data_skid_reg_reg[26] [8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axi_s2mm_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_19_out),
        .WRCLK(s_axis_s2mm_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_31
   (EMPTY,
    FULL,
    \sig_data_skid_reg_reg[17] ,
    m_axi_s2mm_aclk,
    RD_EN,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    s_axis_s2mm_tdata_i);
  output EMPTY;
  output FULL;
  output [8:0]\sig_data_skid_reg_reg[17] ;
  input m_axi_s2mm_aclk;
  input RD_EN;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]s_axis_s2mm_tdata_i;

  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_s2mm_aclk;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_27_out;
  wire s_axis_s2mm_aclk;
  wire [8:0]s_axis_s2mm_tdata_i;
  wire [8:0]\sig_data_skid_reg_reg[17] ;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_25_out),
        .ALMOSTFULL(p_24_out),
        .DBITERR(p_27_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_s2mm_tdata_i[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_s2mm_tdata_i[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],\sig_data_skid_reg_reg[17] [7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],\sig_data_skid_reg_reg[17] [8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axi_s2mm_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_26_out),
        .WRCLK(s_axis_s2mm_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_32
   (FULL,
    \sig_data_skid_reg_reg[8] ,
    RD_EN,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    m_axi_s2mm_aclk,
    RST,
    s_axis_s2mm_aclk,
    WR_EN,
    s_axis_s2mm_tdata_i,
    sig_s_ready_out_reg,
    DOUT,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    EMPTY,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    Q);
  output FULL;
  output [8:0]\sig_data_skid_reg_reg[8] ;
  output RD_EN;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  input m_axi_s2mm_aclk;
  input RST;
  input s_axis_s2mm_aclk;
  input WR_EN;
  input [8:0]s_axis_s2mm_tdata_i;
  input sig_s_ready_out_reg;
  input [0:0]DOUT;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input EMPTY;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input [0:0]Q;

  wire [0:0]DOUT;
  wire [0:0]E;
  wire EMPTY;
  wire FULL;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_s2mm_aclk;
  wire p_30_out;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire s_axis_s2mm_aclk;
  wire [8:0]s_axis_s2mm_tdata_i;
  wire [8:0]\sig_data_skid_reg_reg[8] ;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFF2020FFFF2000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2 
       (.I0(sig_s_ready_out_reg),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .I2(DOUT),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .I4(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .I5(Q),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1 
       (.I0(sig_s_ready_out_reg),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .I2(DOUT),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .I4(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ));
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_32_out),
        .ALMOSTFULL(p_31_out),
        .DBITERR(p_34_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_s2mm_tdata_i[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_s2mm_tdata_i[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],\sig_data_skid_reg_reg[8] [7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],\sig_data_skid_reg_reg[8] [8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(p_30_out),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axi_s2mm_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_33_out),
        .WRCLK(s_axis_s2mm_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gf36e1_inst.sngfifo36e1_i_1__2 
       (.I0(sig_s_ready_out_reg),
        .I1(p_30_out),
        .I2(EMPTY),
        .I3(sig_s_ready_out_reg_0),
        .I4(sig_s_ready_out_reg_1),
        .I5(sig_s_ready_out_reg_2),
        .O(RD_EN));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_m_valid_dup_i_2__1
       (.I0(p_30_out),
        .I1(EMPTY),
        .I2(sig_s_ready_out_reg_0),
        .I3(sig_s_ready_out_reg_1),
        .I4(sig_s_ready_out_reg_2),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_41
   (EMPTY,
    FULL,
    fifo_dout,
    WR_EN,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    DIN,
    fifo_wren,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2);
  output EMPTY;
  output FULL;
  output [1:0]fifo_dout;
  output WR_EN;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input [1:0]DIN;
  input fifo_wren;
  input sig_s_ready_out_reg;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;

  wire [1:0]DIN;
  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [1:0]fifo_dout;
  wire fifo_wren;
  wire \gf36e1_inst.sngfifo36e1_n_0 ;
  wire \gf36e1_inst.sngfifo36e1_n_1 ;
  wire \gf36e1_inst.sngfifo36e1_n_10 ;
  wire \gf36e1_inst.sngfifo36e1_n_100 ;
  wire \gf36e1_inst.sngfifo36e1_n_101 ;
  wire \gf36e1_inst.sngfifo36e1_n_102 ;
  wire \gf36e1_inst.sngfifo36e1_n_103 ;
  wire \gf36e1_inst.sngfifo36e1_n_113 ;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire \gf36e1_inst.sngfifo36e1_n_98 ;
  wire \gf36e1_inst.sngfifo36e1_n_99 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_3_out;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(\gf36e1_inst.sngfifo36e1_n_10 ),
        .ALMOSTFULL(p_3_out),
        .DBITERR(\gf36e1_inst.sngfifo36e1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIN}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],\gf36e1_inst.sngfifo36e1_n_98 ,\gf36e1_inst.sngfifo36e1_n_99 ,\gf36e1_inst.sngfifo36e1_n_100 ,\gf36e1_inst.sngfifo36e1_n_101 ,\gf36e1_inst.sngfifo36e1_n_102 ,\gf36e1_inst.sngfifo36e1_n_103 ,fifo_dout}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],\gf36e1_inst.sngfifo36e1_n_113 }),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axis_mm2s_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(\gf36e1_inst.sngfifo36e1_n_1 ),
        .WRCLK(m_axi_mm2s_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gf36e1_inst.sngfifo36e1_i_3__4 
       (.I0(fifo_wren),
        .I1(FULL),
        .I2(sig_s_ready_out_reg),
        .I3(sig_s_ready_out_reg_0),
        .I4(sig_s_ready_out_reg_1),
        .I5(sig_s_ready_out_reg_2),
        .O(WR_EN));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_42
   (EMPTY,
    FULL,
    fifo_dout,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    DIN);
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]DIN;

  wire [8:0]DIN;
  wire EMPTY;
  wire FULL;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_13_out;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_11_out),
        .ALMOSTFULL(p_10_out),
        .DBITERR(p_13_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIN[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIN[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],fifo_dout[7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],fifo_dout[8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axis_mm2s_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_12_out),
        .WRCLK(m_axi_mm2s_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_43
   (EMPTY,
    FULL,
    fifo_dout,
    fifo_full_i,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    m_axi_mm2s_rdata,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg );
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  output fifo_full_i;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]m_axi_mm2s_rdata;
  input sig_s_ready_out_reg;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;

  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire fifo_full_i;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_mm2s_aclk;
  wire [8:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire p_17_out;
  wire p_18_out;
  wire p_19_out;
  wire p_20_out;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_18_out),
        .ALMOSTFULL(p_17_out),
        .DBITERR(p_20_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],fifo_dout[7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],fifo_dout[8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axis_mm2s_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_19_out),
        .WRCLK(m_axi_mm2s_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(FULL),
        .I1(sig_s_ready_out_reg),
        .I2(sig_s_ready_out_reg_0),
        .I3(sig_s_ready_out_reg_1),
        .I4(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .O(fifo_full_i));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_44
   (EMPTY,
    FULL,
    fifo_dout,
    RD_EN,
    m_axis_mm2s_aclk,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    m_axi_mm2s_rdata,
    out,
    sig_s_ready_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1);
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  output RD_EN;
  input m_axis_mm2s_aclk;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_ready_out_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;

  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_mm2s_aclk;
  wire [8:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_24_out;
  wire p_25_out;
  wire p_26_out;
  wire p_27_out;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_25_out),
        .ALMOSTFULL(p_24_out),
        .DBITERR(p_27_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],fifo_dout[7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],fifo_dout[8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axis_mm2s_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_26_out),
        .WRCLK(m_axi_mm2s_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gf36e1_inst.sngfifo36e1_i_1__1 
       (.I0(out),
        .I1(EMPTY),
        .I2(sig_s_ready_out_reg),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .I4(sig_s_ready_out_reg_0),
        .I5(sig_s_ready_out_reg_1),
        .O(RD_EN));
endmodule

(* ORIG_REF_NAME = "builtin_prim_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_prim_v6_45
   (EMPTY,
    FULL,
    fifo_dout,
    sig_s_ready_out_reg,
    m_axis_mm2s_aclk,
    RD_EN,
    RST,
    m_axi_mm2s_aclk,
    WR_EN,
    m_axi_mm2s_rdata,
    sig_s_ready_out_reg_0,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2);
  output EMPTY;
  output FULL;
  output [8:0]fifo_dout;
  output sig_s_ready_out_reg;
  input m_axis_mm2s_aclk;
  input RD_EN;
  input RST;
  input m_axi_mm2s_aclk;
  input WR_EN;
  input [8:0]m_axi_mm2s_rdata;
  input sig_s_ready_out_reg_0;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;

  wire EMPTY;
  wire FULL;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire RD_EN;
  wire RST;
  wire WR_EN;
  wire [8:0]fifo_dout;
  wire \gf36e1_inst.sngfifo36e1_n_14 ;
  wire \gf36e1_inst.sngfifo36e1_n_15 ;
  wire \gf36e1_inst.sngfifo36e1_n_17 ;
  wire \gf36e1_inst.sngfifo36e1_n_18 ;
  wire \gf36e1_inst.sngfifo36e1_n_19 ;
  wire \gf36e1_inst.sngfifo36e1_n_20 ;
  wire \gf36e1_inst.sngfifo36e1_n_21 ;
  wire \gf36e1_inst.sngfifo36e1_n_22 ;
  wire \gf36e1_inst.sngfifo36e1_n_23 ;
  wire \gf36e1_inst.sngfifo36e1_n_24 ;
  wire \gf36e1_inst.sngfifo36e1_n_25 ;
  wire \gf36e1_inst.sngfifo36e1_n_26 ;
  wire \gf36e1_inst.sngfifo36e1_n_27 ;
  wire \gf36e1_inst.sngfifo36e1_n_28 ;
  wire \gf36e1_inst.sngfifo36e1_n_30 ;
  wire \gf36e1_inst.sngfifo36e1_n_31 ;
  wire \gf36e1_inst.sngfifo36e1_n_32 ;
  wire \gf36e1_inst.sngfifo36e1_n_33 ;
  wire \gf36e1_inst.sngfifo36e1_n_34 ;
  wire \gf36e1_inst.sngfifo36e1_n_35 ;
  wire \gf36e1_inst.sngfifo36e1_n_36 ;
  wire \gf36e1_inst.sngfifo36e1_n_37 ;
  wire \gf36e1_inst.sngfifo36e1_n_38 ;
  wire \gf36e1_inst.sngfifo36e1_n_39 ;
  wire \gf36e1_inst.sngfifo36e1_n_40 ;
  wire \gf36e1_inst.sngfifo36e1_n_41 ;
  wire m_axi_mm2s_aclk;
  wire [8:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire p_31_out;
  wire p_32_out;
  wire p_33_out;
  wire p_34_out;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire [63:8]\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED ;
  wire [7:1]\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED ;
  wire [7:0]\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED ;
  wire [12:12]\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h000A),
    .ALMOST_FULL_OFFSET(13'h0097),
    .DATA_WIDTH(9),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \gf36e1_inst.sngfifo36e1 
       (.ALMOSTEMPTY(p_32_out),
        .ALMOSTFULL(p_31_out),
        .DBITERR(p_34_out),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[7:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_mm2s_rdata[8]}),
        .DO({\NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED [63:8],fifo_dout[7:0]}),
        .DOP({\NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED [7:1],fifo_dout[8]}),
        .ECCPARITY(\NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(EMPTY),
        .FULL(FULL),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(m_axis_mm2s_aclk),
        .RDCOUNT({\NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_17 ,\gf36e1_inst.sngfifo36e1_n_18 ,\gf36e1_inst.sngfifo36e1_n_19 ,\gf36e1_inst.sngfifo36e1_n_20 ,\gf36e1_inst.sngfifo36e1_n_21 ,\gf36e1_inst.sngfifo36e1_n_22 ,\gf36e1_inst.sngfifo36e1_n_23 ,\gf36e1_inst.sngfifo36e1_n_24 ,\gf36e1_inst.sngfifo36e1_n_25 ,\gf36e1_inst.sngfifo36e1_n_26 ,\gf36e1_inst.sngfifo36e1_n_27 ,\gf36e1_inst.sngfifo36e1_n_28 }),
        .RDEN(RD_EN),
        .RDERR(\gf36e1_inst.sngfifo36e1_n_14 ),
        .REGCE(1'b0),
        .RST(RST),
        .RSTREG(1'b0),
        .SBITERR(p_33_out),
        .WRCLK(m_axi_mm2s_aclk),
        .WRCOUNT({\NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED [12],\gf36e1_inst.sngfifo36e1_n_30 ,\gf36e1_inst.sngfifo36e1_n_31 ,\gf36e1_inst.sngfifo36e1_n_32 ,\gf36e1_inst.sngfifo36e1_n_33 ,\gf36e1_inst.sngfifo36e1_n_34 ,\gf36e1_inst.sngfifo36e1_n_35 ,\gf36e1_inst.sngfifo36e1_n_36 ,\gf36e1_inst.sngfifo36e1_n_37 ,\gf36e1_inst.sngfifo36e1_n_38 ,\gf36e1_inst.sngfifo36e1_n_39 ,\gf36e1_inst.sngfifo36e1_n_40 ,\gf36e1_inst.sngfifo36e1_n_41 }),
        .WREN(WR_EN),
        .WRERR(\gf36e1_inst.sngfifo36e1_n_15 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_s_ready_dup_i_2
       (.I0(EMPTY),
        .I1(sig_s_ready_out_reg_0),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ),
        .I3(sig_s_ready_out_reg_1),
        .I4(sig_s_ready_out_reg_2),
        .O(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "builtin_top_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_top_v6
   (sig_s_ready_out_reg,
    fifo_full_i,
    fifo_dout,
    out,
    fifo_wren,
    m_axis_mm2s_aclk,
    RST,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    DIN);
  output sig_s_ready_out_reg;
  output fifo_full_i;
  output [37:0]fifo_dout;
  input out;
  input fifo_wren;
  input m_axis_mm2s_aclk;
  input RST;
  input m_axi_mm2s_aclk;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire RST;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire \gextw[5].gnll_fifo.inst_extd_n_0 ;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire p_15_out;
  wire p_16_out;
  wire p_22_out;
  wire p_23_out;
  wire p_29_out;
  wire p_30_out;
  wire p_4_out;
  wire p_5_out;
  wire p_8_out;
  wire p_9_out;
  wire rd_tmp;
  wire [3:0]sig_last_dbeat_reg;
  wire sig_s_ready_out_reg;

  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6 \gextw[1].gnll_fifo.inst_extd 
       (.EMPTY(p_30_out),
        .FULL(p_29_out),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (p_4_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(\gextw[5].gnll_fifo.inst_extd_n_0 ),
        .fifo_dout(fifo_dout[8:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[8:0]),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(p_9_out),
        .sig_s_ready_out_reg_1(p_16_out),
        .sig_s_ready_out_reg_2(p_23_out));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_37 \gextw[2].gnll_fifo.inst_extd 
       (.EMPTY(p_23_out),
        .FULL(p_22_out),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (p_4_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(\gextw[5].gnll_fifo.inst_extd_n_0 ),
        .fifo_dout(fifo_dout[17:9]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[17:9]),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .sig_s_ready_out_reg(p_16_out),
        .sig_s_ready_out_reg_0(p_9_out),
        .sig_s_ready_out_reg_1(p_30_out));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_38 \gextw[3].gnll_fifo.inst_extd 
       (.EMPTY(p_16_out),
        .FULL(p_15_out),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (p_5_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(\gextw[5].gnll_fifo.inst_extd_n_0 ),
        .fifo_dout(fifo_dout[26:18]),
        .fifo_full_i(fifo_full_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[26:18]),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_s_ready_out_reg(p_29_out),
        .sig_s_ready_out_reg_0(p_22_out),
        .sig_s_ready_out_reg_1(p_8_out));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_39 \gextw[4].gnll_fifo.inst_extd 
       (.DIN({sig_last_dbeat_reg,m_axi_mm2s_rdata[31:27]}),
        .EMPTY(p_9_out),
        .FULL(p_8_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(\gextw[5].gnll_fifo.inst_extd_n_0 ),
        .fifo_dout(fifo_dout[35:27]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6_40 \gextw[5].gnll_fifo.inst_extd 
       (.DIN(DIN),
        .EMPTY(p_4_out),
        .FULL(p_5_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(\gextw[5].gnll_fifo.inst_extd_n_0 ),
        .fifo_dout(fifo_dout[37:36]),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_s_ready_out_reg(p_8_out),
        .sig_s_ready_out_reg_0(p_22_out),
        .sig_s_ready_out_reg_1(p_29_out),
        .sig_s_ready_out_reg_2(p_15_out));
endmodule

(* ORIG_REF_NAME = "builtin_top_v6" *) 
module hdmi_in_axi_vdma_0_0_builtin_top_v6__parameterized0
   (D,
    DOUT,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    \sig_data_skid_reg_reg[26] ,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    m_axi_s2mm_aclk,
    RST,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg);
  output [1:0]D;
  output [8:0]DOUT;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input m_axi_s2mm_aclk;
  input RST;
  input s_axis_s2mm_aclk;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire RST;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_15_out;
  wire p_16_out;
  wire p_22_out;
  wire p_23_out;
  wire p_29_out;
  wire p_3_out;
  wire p_4_out;
  wire p_8_out;
  wire p_9_out;
  wire [0:0]r1_last_reg;
  wire rd_tmp;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;
  wire wr_tmp;

  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized0 \gextw[1].gnll_fifo.inst_extd 
       (.DOUT(sig_last_skid_reg_reg),
        .E(E),
        .EMPTY(p_9_out),
        .FULL(p_29_out),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .Q(Q),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(wr_tmp),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i[8:0]),
        .\sig_data_skid_reg_reg[8] (\sig_data_skid_reg_reg[26] [8:0]),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(p_4_out),
        .sig_s_ready_out_reg_1(p_16_out),
        .sig_s_ready_out_reg_2(p_23_out));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized1 \gextw[2].gnll_fifo.inst_extd 
       (.EMPTY(p_23_out),
        .FULL(p_22_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(wr_tmp),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i[17:9]),
        .\sig_data_skid_reg_reg[17] (\sig_data_skid_reg_reg[26] [17:9]));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized2 \gextw[3].gnll_fifo.inst_extd 
       (.EMPTY(p_16_out),
        .FULL(p_15_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(wr_tmp),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i[26:18]),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] [26:18]));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized3 \gextw[4].gnll_fifo.inst_extd 
       (.D(D),
        .DIN({DIN,s_axis_s2mm_tdata_i[31:27]}),
        .DOUT(DOUT),
        .EMPTY(p_9_out),
        .FULL(p_8_out),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(wr_tmp),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ));
  hdmi_in_axi_vdma_0_0_builtin_extdepth_v6__parameterized4 \gextw[5].gnll_fifo.inst_extd 
       (.EMPTY(p_4_out),
        .FULL(p_29_out),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .Q(Q),
        .RD_EN(rd_tmp),
        .RST(RST),
        .WR_EN(wr_tmp),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_s_ready_out_reg(p_22_out),
        .sig_s_ready_out_reg_0(p_15_out),
        .sig_s_ready_out_reg_1(p_8_out),
        .sig_s_ready_out_reg_2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .sig_s_ready_out_reg_3(sig_s_ready_out_reg),
        .\state_reg[1] (\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "dc_ss" *) 
module hdmi_in_axi_vdma_0_0_dc_ss
   (SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_ibtt2dre_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    ram_full_i_reg_0,
    E,
    ram_full_fb_i_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_ibtt2dre_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input [0:0]E;
  input ram_full_fb_i_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;

  hdmi_in_axi_vdma_0_0_updn_cntr \gsym_dc.dc 
       (.DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module hdmi_in_axi_vdma_0_0_dmem
   (D,
    Q,
    sig_xfer_is_seq_reg_reg,
    sig_xfer_cmd_cmplt_reg0,
    sig_csm_state_ns1,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    S,
    \gpr1.dout_i_reg[7]_0 ,
    sig_stream_rst,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output [5:0]D;
  output [8:0]Q;
  output sig_xfer_is_seq_reg_reg;
  output sig_xfer_cmd_cmplt_reg0;
  output sig_csm_state_ns1;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7]_0 ;
  input sig_stream_rst;
  input [0:0]E;
  input [9:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [3:0]\gpr1.dout_i_reg[7]_0 ;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_5_n_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_sf2pcc_packet_eop;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;
  wire \sig_xfer_len_reg[5]_i_5_n_0 ;
  wire \sig_xfer_len_reg[5]_i_6_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \FSM_sequential_sig_csm_state[2]_i_2 
       (.I0(Q[8]),
        .I1(sig_child_qual_first_of_2),
        .I2(sig_sf2pcc_packet_eop),
        .O(sig_csm_state_ns1));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_0_out[9]),
        .Q(sig_sf2pcc_packet_eop),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(Q[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(Q[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(Q[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(Q[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(Q[7]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(Q[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(Q[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(Q[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_5_n_0 ));
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(S));
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({CO,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 ,\sig_child_addr_cntr_lsh[4]_i_5_n_0 }),
        .O(\sig_child_addr_cntr_lsh_reg[7] ),
        .S(\gpr1.dout_i_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_sf2pcc_packet_eop),
        .I1(sig_child_qual_first_of_2),
        .I2(Q[8]),
        .I3(sig_child_qual_error_reg),
        .O(sig_xfer_cmd_cmplt_reg0));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_sf2pcc_packet_eop),
        .I1(sig_child_qual_first_of_2),
        .I2(Q[8]),
        .O(sig_xfer_is_seq_reg_reg));
  LUT5 #(
    .INIT(32'h6A6A6AA9)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(Q[2]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h666AAAAAAAAAAAA9)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sig_child_addr_cntr_lsh_reg[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\sig_xfer_len_reg[5]_i_6_n_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h6CC9)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_5_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\sig_xfer_len_reg[5]_i_6_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \sig_xfer_len_reg[4]_i_1 
       (.I0(\sig_xfer_len_reg[5]_i_5_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sig_xfer_len_reg[5]_i_6_n_0 ),
        .I4(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCCCCCC9)) 
    \sig_xfer_len_reg[5]_i_2 
       (.I0(\sig_xfer_len_reg[5]_i_5_n_0 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[4]),
        .I4(\sig_xfer_len_reg[5]_i_6_n_0 ),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFF77FFF7FFFFFFE)) 
    \sig_xfer_len_reg[5]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(sig_child_addr_cntr_lsh_reg[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sig_child_addr_cntr_lsh_reg[1]),
        .O(\sig_xfer_len_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA880808000000000)) 
    \sig_xfer_len_reg[5]_i_6 
       (.I0(Q[3]),
        .I1(sig_child_addr_cntr_lsh_reg[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sig_child_addr_cntr_lsh_reg[0]),
        .I5(Q[2]),
        .O(\sig_xfer_len_reg[5]_i_6_n_0 ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_ramfifo
   (hold_ff_q_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    D,
    sig_xfer_is_seq_reg_reg,
    E,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output hold_ff_q_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire \grss.rsts/ram_empty_i0__3 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire p_2_in;
  wire p_2_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire [2:0]rd_pntr_plus1;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.DIBDI(DIBDI),
        .E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[2] (rd_pntr_plus1),
        .\gc1.count_reg[2] (\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1]_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out),
        .p_32_out(p_32_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(p_2_in),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out));
  hdmi_in_axi_vdma_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .\gc1.count_d1_reg[2] (rd_pntr_plus1),
        .\gc1.count_d2_reg[2] (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gv.ram_valid_d1_reg (\gntv_or_sync_fifo.gl0.rd_n_8 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .\sig_burst_dbeat_cntr_reg[4] (p_2_in),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_memory \gntv_or_sync_fifo.mem 
       (.CO(CO),
        .D(D),
        .E(\gntv_or_sync_fifo.gl0.rd_n_7 ),
        .O(O),
        .Q(sig_xfer_is_seq_reg_reg),
        .S(S),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    hold_ff_q_reg,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    E,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output hold_ff_q_reg;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [0:0]E;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \grss.rsts/ram_empty_i0__3 ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_0_out;
  wire [7:0]p_11_out;
  wire p_2_out_0;
  wire p_7_out;
  wire ram_empty_i_reg;
  wire [7:0]rd_pntr_plus1;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 (p_0_out),
        .Q(rd_pntr_plus1),
        .\gpregsm1.user_valid_reg (out),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out_0),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .Q(p_11_out),
        .WEBWE(WEBWE),
        .\gc1.count_d1_reg[7] (rd_pntr_plus1),
        .\gc1.count_d2_reg[7] (p_0_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_2_out_0),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(\grss.rsts/ram_empty_i0__3 ),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(p_11_out),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (p_0_out),
        .hold_ff_q_reg(\gntv_or_sync_fifo.gl0.rd_n_3 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (Q),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_top
   (sig_s_ready_out_reg,
    fifo_full_i,
    fifo_dout,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    out,
    fifo_wren,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    DIN);
  output sig_s_ready_out_reg;
  output fifo_full_i;
  output [37:0]fifo_dout;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input out;
  input fifo_wren;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire s_axis_fifo_ainit_nosync_reg;
  wire [3:0]sig_last_dbeat_reg;
  wire sig_s_ready_out_reg;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_builtin \gbi.bi 
       (.DIN(DIN),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_top__parameterized0
   (D,
    DOUT,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    \sig_data_skid_reg_reg[26] ,
    s_axis_s2mm_aclk,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg);
  output [1:0]D;
  output [8:0]DOUT;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  input s_axis_s2mm_aclk;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0 \gbi.bi 
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .Q(Q),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\state_reg[1] (\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_top__parameterized1
   (hold_ff_q_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    D,
    sig_xfer_is_seq_reg_reg,
    E,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output hold_ff_q_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_fifo_generator_ramfifo \grf.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .sig_xfer_is_seq_reg_reg_0(sig_xfer_is_seq_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_top__parameterized2
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    hold_ff_q_reg,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    E,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output hold_ff_q_reg;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [0:0]E;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3
   (sig_s_ready_out_reg,
    fifo_full_i,
    fifo_dout,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    out,
    fifo_wren,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    DIN);
  output sig_s_ready_out_reg;
  output fifo_full_i;
  output [37:0]fifo_dout;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input out;
  input fifo_wren;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire s_axis_fifo_ainit_nosync_reg;
  wire [3:0]sig_last_dbeat_reg;
  wire sig_s_ready_out_reg;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth inst_fifo_gen
       (.DIN(DIN),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized0
   (D,
    DOUT,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    \sig_data_skid_reg_reg[26] ,
    s_axis_s2mm_aclk,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg);
  output [1:0]D;
  output [8:0]DOUT;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  input s_axis_s2mm_aclk;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0 inst_fifo_gen
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .Q(Q),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\state_reg[1] (\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized1
   (hold_ff_q_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    D,
    sig_xfer_is_seq_reg_reg,
    E,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output hold_ff_q_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1 inst_fifo_gen
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .sig_xfer_is_seq_reg_reg_0(sig_xfer_is_seq_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3__parameterized2
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    hold_ff_q_reg,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    E,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output hold_ff_q_reg;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [0:0]E;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2 inst_fifo_gen
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_builtin" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_builtin
   (sig_s_ready_out_reg,
    fifo_full_i,
    fifo_dout,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    out,
    fifo_wren,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    DIN);
  output sig_s_ready_out_reg;
  output fifo_full_i;
  output [37:0]fifo_dout;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input out;
  input fifo_wren;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire rd_rst_i;
  wire s_axis_fifo_ainit_nosync_reg;
  wire [3:0]sig_last_dbeat_reg;
  wire sig_s_ready_out_reg;

  hdmi_in_axi_vdma_0_0_reset_builtin_36 \g7ser_birst.rstbt 
       (.RST(rd_rst_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg));
  hdmi_in_axi_vdma_0_0_builtin_top_v6 \v7_bi_fifo.fblk 
       (.DIN(DIN),
        .RST(rd_rst_i),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_builtin" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_builtin__parameterized0
   (D,
    DOUT,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    \sig_data_skid_reg_reg[26] ,
    s_axis_s2mm_aclk,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg);
  output [1:0]D;
  output [8:0]DOUT;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  input s_axis_s2mm_aclk;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;
  wire wr_rst_i;

  hdmi_in_axi_vdma_0_0_reset_builtin \g7ser_birst.rstbt 
       (.RST(wr_rst_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_reset_reg(sig_reset_reg));
  hdmi_in_axi_vdma_0_0_builtin_top_v6__parameterized0 \v7_bi_fifo.fblk 
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .Q(Q),
        .RST(wr_rst_i),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\state_reg[1] (\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth
   (sig_s_ready_out_reg,
    fifo_full_i,
    fifo_dout,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk,
    out,
    fifo_wren,
    m_axi_mm2s_rdata,
    sig_last_dbeat_reg,
    DIN);
  output sig_s_ready_out_reg;
  output fifo_full_i;
  output [37:0]fifo_dout;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;
  input out;
  input fifo_wren;
  input [31:0]m_axi_mm2s_rdata;
  input [3:0]sig_last_dbeat_reg;
  input [1:0]DIN;

  wire [1:0]DIN;
  wire [37:0]fifo_dout;
  wire fifo_full_i;
  wire fifo_wren;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire out;
  wire s_axis_fifo_ainit_nosync_reg;
  wire [3:0]sig_last_dbeat_reg;
  wire sig_s_ready_out_reg;

  hdmi_in_axi_vdma_0_0_fifo_generator_top \gconvfifo.rf 
       (.DIN(DIN),
        .fifo_dout(fifo_dout),
        .fifo_full_i(fifo_full_i),
        .fifo_wren(fifo_wren),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .s_axis_fifo_ainit_nosync_reg(s_axis_fifo_ainit_nosync_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized0
   (D,
    DOUT,
    fifo_full_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    sig_last_skid_reg_reg,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    E,
    \sig_data_skid_reg_reg[26] ,
    s_axis_s2mm_aclk,
    sig_reset_reg,
    m_axi_s2mm_aclk,
    sig_s_ready_dup3_reg,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \state_reg[1] ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    p_3_out,
    s2mm_fsync_out_i,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ,
    sig_s_ready_out_reg,
    Q,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ,
    s_axis_s2mm_tdata_i,
    DIN,
    r1_last_reg);
  output [1:0]D;
  output [8:0]DOUT;
  output fifo_full_i;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  output [0:0]sig_last_skid_reg_reg;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  output [0:0]E;
  output [26:0]\sig_data_skid_reg_reg[26] ;
  input s_axis_s2mm_aclk;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;
  input sig_s_ready_dup3_reg;
  input \sig_strb_skid_reg_reg[1] ;
  input \sig_strb_skid_reg_reg[2] ;
  input \state_reg[1] ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  input p_3_out;
  input s2mm_fsync_out_i;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  input sig_s_ready_out_reg;
  input [0:0]Q;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  input [31:0]s_axis_s2mm_tdata_i;
  input [3:0]DIN;
  input [0:0]r1_last_reg;

  wire [1:0]D;
  wire [3:0]DIN;
  wire [8:0]DOUT;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire [0:0]Q;
  wire fifo_full_i;
  wire m_axi_s2mm_aclk;
  wire p_3_out;
  wire [0:0]r1_last_reg;
  wire s2mm_fsync_out_i;
  wire s_axis_s2mm_aclk;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [26:0]\sig_data_skid_reg_reg[26] ;
  wire [0:0]sig_last_skid_reg_reg;
  wire sig_reset_reg;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire \state_reg[1] ;

  hdmi_in_axi_vdma_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.D(D),
        .DIN(DIN),
        .DOUT(DOUT),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out (\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .Q(Q),
        .fifo_full_i(fifo_full_i),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_3_out(p_3_out),
        .r1_last_reg(r1_last_reg),
        .s2mm_fsync_out_i(s2mm_fsync_out_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata_i(s_axis_s2mm_tdata_i),
        .\sig_data_skid_reg_reg[26] (\sig_data_skid_reg_reg[26] ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_dup3_reg(sig_s_ready_dup3_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .\state_reg[1] (\state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized1
   (hold_ff_q_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    D,
    sig_xfer_is_seq_reg_reg,
    E,
    sig_xfer_is_seq_reg_reg_0,
    sig_xfer_cmd_cmplt_reg0,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    sig_csm_state_ns1,
    \gpr1.dout_i_reg[1] ,
    \gpr1.dout_i_reg[1]_0 ,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    p_0_out);
  output hold_ff_q_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [5:0]D;
  output [8:0]sig_xfer_is_seq_reg_reg;
  output [0:0]E;
  output sig_xfer_is_seq_reg_reg_0;
  output sig_xfer_cmd_cmplt_reg0;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output sig_csm_state_ns1;
  output [2:0]\gpr1.dout_i_reg[1] ;
  output [2:0]\gpr1.dout_i_reg[1]_0 ;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input [9:0]p_0_out;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire [2:0]\gpr1.dout_i_reg[1]_0 ;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire p_32_out;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [8:0]sig_xfer_is_seq_reg_reg;
  wire sig_xfer_is_seq_reg_reg_0;

  hdmi_in_axi_vdma_0_0_fifo_generator_top__parameterized1 \gconvfifo.rf 
       (.CO(CO),
        .D(D),
        .DIBDI(DIBDI),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .WEBWE(WEBWE),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gpr1.dout_i_reg[1]_0 (\gpr1.dout_i_reg[1]_0 ),
        .\gpr1.dout_i_reg[7] (\gpr1.dout_i_reg[7] ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .p_32_out(p_32_out),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_i_reg(ram_full_i_reg),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg),
        .sig_xfer_is_seq_reg_reg_0(sig_xfer_is_seq_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_3_synth" *) 
module hdmi_in_axi_vdma_0_0_fifo_generator_v13_1_3_synth__parameterized2
   (sig_data_fifo_data_out,
    out,
    ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    hold_ff_q_reg,
    sig_data_fifo_dvalid,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    WEBWE,
    sig_stream_rst,
    Q,
    DIBDI,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    E,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output out;
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output hold_ff_q_reg;
  output sig_data_fifo_dvalid;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input [0:0]WEBWE;
  input sig_stream_rst;
  input [31:0]Q;
  input [5:0]DIBDI;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input [0:0]E;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire sig_data_fifo_dvalid;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_fifo_generator_top__parameterized2 \gconvfifo.rf 
       (.D(D),
        .DIBDI(DIBDI),
        .E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i_reg(ram_empty_i_reg),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module hdmi_in_axi_vdma_0_0_memory
   (D,
    Q,
    sig_xfer_is_seq_reg_reg,
    sig_xfer_cmd_cmplt_reg0,
    sig_csm_state_ns1,
    O,
    CO,
    \sig_child_addr_cntr_lsh_reg[7] ,
    sig_child_addr_cntr_lsh_reg,
    sig_csm_pop_child_cmd,
    sig_child_qual_first_of_2,
    sig_child_qual_error_reg,
    S,
    \gpr1.dout_i_reg[7] ,
    sig_stream_rst,
    E,
    p_0_out,
    m_axi_s2mm_aclk);
  output [5:0]D;
  output [8:0]Q;
  output sig_xfer_is_seq_reg_reg;
  output sig_xfer_cmd_cmplt_reg0;
  output sig_csm_state_ns1;
  output [3:0]O;
  output [0:0]CO;
  output [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [1:0]sig_child_addr_cntr_lsh_reg;
  input sig_csm_pop_child_cmd;
  input sig_child_qual_first_of_2;
  input sig_child_qual_error_reg;
  input [3:0]S;
  input [3:0]\gpr1.dout_i_reg[7] ;
  input sig_stream_rst;
  input [0:0]E;
  input [9:0]p_0_out;
  input m_axi_s2mm_aclk;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [8:0]Q;
  wire [3:0]S;
  wire [3:0]\gpr1.dout_i_reg[7] ;
  wire m_axi_s2mm_aclk;
  wire [9:0]p_0_out;
  wire [1:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_first_of_2;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_state_ns1;
  wire sig_stream_rst;
  wire sig_xfer_cmd_cmplt_reg0;
  wire sig_xfer_is_seq_reg_reg;

  hdmi_in_axi_vdma_0_0_dmem \gdm.dm_gen.dm 
       (.CO(CO),
        .D(D),
        .E(E),
        .O(O),
        .Q(Q),
        .S(S),
        .\gpr1.dout_i_reg[7]_0 (\gpr1.dout_i_reg[7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .p_0_out(p_0_out),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_error_reg(sig_child_qual_error_reg),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_csm_state_ns1(sig_csm_state_ns1),
        .sig_stream_rst(sig_stream_rst),
        .sig_xfer_cmd_cmplt_reg0(sig_xfer_cmd_cmplt_reg0),
        .sig_xfer_is_seq_reg_reg(sig_xfer_is_seq_reg_reg));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module hdmi_in_axi_vdma_0_0_memory__parameterized0
   (sig_data_fifo_data_out,
    \sig_data_reg_out_reg[34] ,
    D,
    m_axi_s2mm_aclk,
    ram_empty_fb_i_reg,
    WEBWE,
    hold_ff_q_reg,
    sig_stream_rst,
    \gc1.count_d2_reg[7] ,
    Q,
    \sig_data_reg_out_reg[31] ,
    DIBDI,
    \sig_data_skid_reg_reg[34] ,
    sig_s_ready_dup_reg);
  output [37:0]sig_data_fifo_data_out;
  output [2:0]\sig_data_reg_out_reg[34] ;
  output [2:0]D;
  input m_axi_s2mm_aclk;
  input ram_empty_fb_i_reg;
  input [0:0]WEBWE;
  input hold_ff_q_reg;
  input sig_stream_rst;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]Q;
  input [31:0]\sig_data_reg_out_reg[31] ;
  input [5:0]DIBDI;
  input [2:0]\sig_data_skid_reg_reg[34] ;
  input sig_s_ready_dup_reg;

  wire [2:0]D;
  wire [5:0]DIBDI;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire ram_empty_fb_i_reg;
  wire [37:0]sig_data_fifo_data_out;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire [2:0]\sig_data_reg_out_reg[34] ;
  wire [2:0]\sig_data_skid_reg_reg[34] ;
  wire sig_s_ready_dup_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_blk_mem_gen_v8_3_5 \gbm.gbmg.gbmgb.ngecc.bmg 
       (.D(D),
        .DIBDI(DIBDI),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .sig_data_fifo_data_out(sig_data_fifo_data_out),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[34] (\sig_data_reg_out_reg[34] ),
        .\sig_data_skid_reg_reg[34] (\sig_data_skid_reg_reg[34] ),
        .sig_s_ready_dup_reg(sig_s_ready_dup_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module hdmi_in_axi_vdma_0_0_rd_bin_cntr
   (\gc1.count_d2_reg[2]_0 ,
    \gpr1.dout_i_reg[1] ,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output [2:0]\gc1.count_d2_reg[2]_0 ;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [2:0]\gc1.count_d2_reg[2]_0 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire m_axi_s2mm_aclk;
  wire [2:0]plusOp_1;
  wire [2:0]rd_pntr_plus2;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_2 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp_1[2]));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(\gc1.count_d2_reg[2]_0 [0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(\gc1.count_d2_reg[2]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(\gc1.count_d2_reg[2]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[2]_0 [0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[2]_0 [1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gc1.count_d2_reg[2]_0 [2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_1[0]),
        .Q(rd_pntr_plus2[0]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_1[1]),
        .Q(rd_pntr_plus2[1]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp_1[2]),
        .Q(rd_pntr_plus2[2]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module hdmi_in_axi_vdma_0_0_rd_bin_cntr__parameterized0
   (Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output [7:0]Q;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire [7:0]Q;
  wire \gc1.count[7]_i_2_n_0 ;
  wire m_axi_s2mm_aclk;
  wire [7:0]plusOp;
  wire [7:0]rd_pntr_plus2;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[3]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc1.count[5]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .I5(rd_pntr_plus2[5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[6]_i_1 
       (.I0(\gc1.count[7]_i_2_n_0 ),
        .I1(rd_pntr_plus2[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[7]_i_1 
       (.I0(\gc1.count[7]_i_2_n_0 ),
        .I1(rd_pntr_plus2[6]),
        .I2(rd_pntr_plus2[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc1.count[7]_i_2 
       (.I0(rd_pntr_plus2[5]),
        .I1(rd_pntr_plus2[3]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[0]),
        .I4(rd_pntr_plus2[2]),
        .I5(rd_pntr_plus2[4]),
        .O(\gc1.count[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(rd_pntr_plus2[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus2[1]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus2[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus2[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gc1.count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus2[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module hdmi_in_axi_vdma_0_0_rd_fwft
   (out,
    hold_ff_q_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    E,
    sig_data_fifo_dvalid,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0,
    ram_empty_fb_i_reg);
  output out;
  output hold_ff_q_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output [0:0]E;
  output sig_data_fifo_dvalid;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;
  input ram_empty_fb_i_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__6;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire [1:0]next_fwft_state;
  wire ram_empty_fb_i_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_fifo_dvalid;
  wire sig_pop_data_fifo__0;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;
  (* DONT_TOUCH *) wire user_valid;

  assign out = user_valid;
  LUT6 #(
    .INIT(64'hE0FF0000FFFFFFFF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3 
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  LUT5 #(
    .INIT(32'hEEFD8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_fb_i_reg),
        .I2(sig_pop_data_fifo__0),
        .I3(curr_fwft_state[1]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__6));
  LUT3 #(
    .INIT(8'hA8)) 
    aempty_fwft_fb_i_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(user_valid),
        .I2(hold_ff_q_reg_0),
        .O(sig_pop_data_fifo__0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__6),
        .Q(aempty_fwft_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(aempty_fwft_i0__6),
        .Q(aempty_fwft_i),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFF00FF00E00000)) 
    empty_fwft_fb_i_i_1
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFF00FF00E00000)) 
    empty_fwft_fb_o_i_i_1
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .I5(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000E0FFFFFF)) 
    \gc1.count_d1[7]_i_1 
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .I2(sig_s_ready_out_reg),
        .I3(curr_fwft_state[0]),
        .I4(curr_fwft_state[1]),
        .I5(ram_empty_fb_i_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(sig_s_ready_out_reg),
        .I2(user_valid),
        .I3(hold_ff_q_reg_0),
        .I4(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT6 #(
    .INIT(64'h02AA0000FFFFFFFF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(hold_ff_q_reg_0),
        .I2(user_valid),
        .I3(sig_s_ready_out_reg),
        .I4(curr_fwft_state[0]),
        .I5(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2220)) 
    hold_ff_q_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_s_ready_out_reg),
        .I2(user_valid),
        .I3(hold_ff_q_reg_0),
        .O(hold_ff_q_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_m_valid_dup_i_2
       (.I0(hold_ff_q_reg_0),
        .I1(user_valid),
        .O(sig_data_fifo_dvalid));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module hdmi_in_axi_vdma_0_0_rd_handshaking_flags
   (\gv.ram_valid_d1_reg_0 ,
    hold_ff_q_reg,
    sig_sf2pcc_xfer_valid,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    out);
  output \gv.ram_valid_d1_reg_0 ;
  output hold_ff_q_reg;
  output sig_sf2pcc_xfer_valid;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input out;

  wire \gv.ram_valid_d1_i_1_n_0 ;
  wire \gv.ram_valid_d1_reg_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_32_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_sig_csm_state[0]_i_4 
       (.I0(hold_ff_q),
        .I1(\gv.ram_valid_d1_reg_0 ),
        .O(sig_sf2pcc_xfer_valid));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00F1)) 
    \gv.ram_valid_d1_i_1 
       (.I0(\gv.ram_valid_d1_reg_0 ),
        .I1(hold_ff_q),
        .I2(p_32_out),
        .I3(out),
        .O(\gv.ram_valid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gv.ram_valid_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\gv.ram_valid_d1_i_1_n_0 ),
        .Q(\gv.ram_valid_d1_reg_0 ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    hold_ff_q_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(p_32_out),
        .I2(hold_ff_q),
        .I3(\gv.ram_valid_d1_reg_0 ),
        .O(hold_ff_q_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module hdmi_in_axi_vdma_0_0_rd_logic
   (out,
    hold_ff_q_reg,
    SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    E,
    \gc1.count_reg[2] ,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_sf2pcc_xfer_valid,
    sig_ibtt2dre_tready,
    \gc1.count_d2_reg[2] ,
    \gpr1.dout_i_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    ram_empty_i0__3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_32_out,
    hold_ff_q,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_full_fb_i_reg_0);
  output out;
  output hold_ff_q_reg;
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [0:0]E;
  output \gc1.count_reg[2] ;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_sf2pcc_xfer_valid;
  output sig_ibtt2dre_tready;
  output [2:0]\gc1.count_d2_reg[2] ;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input ram_empty_i0__3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_32_out;
  input hold_ff_q;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input ram_full_fb_i_reg_0;

  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire \gc1.count_reg[2] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire \grhf.rhf_n_0 ;
  wire hold_ff_q;
  wire hold_ff_q_reg;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_32_out;
  wire p_3_out;
  wire ram_empty_i0__3;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_sf2pcc_xfer_valid;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;

  hdmi_in_axi_vdma_0_0_rd_handshaking_flags \grhf.rhf 
       (.\gv.ram_valid_d1_reg_0 (\grhf.rhf_n_0 ),
        .hold_ff_q(hold_ff_q),
        .hold_ff_q_reg(hold_ff_q_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_3_out),
        .p_32_out(p_32_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_sf2pcc_xfer_valid(sig_sf2pcc_xfer_valid),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_dc_ss \grss.gdc.dc 
       (.DIBDI(DIBDI),
        .E(\gc1.count_reg[2] ),
        .Q(Q),
        .SR(SR),
        .WEBWE(WEBWE),
        .lvar_num_set(lvar_num_set),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_full_fb_i_reg(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg_0),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .\sig_burst_dbeat_cntr_reg[1] (\sig_burst_dbeat_cntr_reg[1] ),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .\sig_burst_dbeat_cntr_reg[4]_0 (\sig_burst_dbeat_cntr_reg[4]_0 ),
        .\sig_byte_cntr_reg[7] (\sig_byte_cntr_reg[7] ),
        .\sig_byte_cntr_reg[7]_0 (\sig_byte_cntr_reg[7]_0 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_ibtt2dre_tready(sig_ibtt2dre_tready),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_dre_output_dbeat11_out(sig_valid_dre_output_dbeat11_out));
  hdmi_in_axi_vdma_0_0_rd_status_flags_ss \grss.rsts 
       (.E(E),
        .\gc1.count_reg[2] (\gc1.count_reg[2] ),
        .\gpr1.dout_i_reg[9] (p_3_out),
        .\gv.ram_valid_d1_reg (\grhf.rhf_n_0 ),
        .hold_ff_q(hold_ff_q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_32_out(p_32_out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_rd_bin_cntr rpntr
       (.E(\gc1.count_reg[2] ),
        .\gc1.count_d2_reg[2]_0 (\gc1.count_d2_reg[2] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module hdmi_in_axi_vdma_0_0_rd_logic__parameterized0
   (out,
    \gpregsm1.user_valid_reg ,
    hold_ff_q_reg,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ,
    p_7_out,
    sig_data_fifo_dvalid,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    ram_empty_i0__3,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_ready_out_reg,
    hold_ff_q_reg_0);
  output out;
  output \gpregsm1.user_valid_reg ;
  output hold_ff_q_reg;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  output p_7_out;
  output sig_data_fifo_dvalid;
  output [7:0]Q;
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input ram_empty_i0__3;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_ready_out_reg;
  input hold_ff_q_reg_0;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ;
  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ;
  wire [7:0]Q;
  wire \gpregsm1.user_valid_reg ;
  wire hold_ff_q_reg;
  wire hold_ff_q_reg_0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data_fifo_dvalid;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  hdmi_in_axi_vdma_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ),
        .E(p_7_out),
        .hold_ff_q_reg(hold_ff_q_reg),
        .hold_ff_q_reg_0(hold_ff_q_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\gpregsm1.user_valid_reg ),
        .ram_empty_fb_i_reg(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data_fifo_dvalid(sig_data_fifo_dvalid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0 ),
        .E(p_7_out),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_rd_bin_cntr__parameterized0 rpntr
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1 ),
        .E(p_7_out),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module hdmi_in_axi_vdma_0_0_rd_status_flags_ss
   (out,
    \gpr1.dout_i_reg[9] ,
    E,
    \gc1.count_reg[2] ,
    sig_stream_rst,
    ram_empty_i0__3,
    m_axi_s2mm_aclk,
    p_32_out,
    hold_ff_q,
    \gv.ram_valid_d1_reg );
  output out;
  output \gpr1.dout_i_reg[9] ;
  output [0:0]E;
  output [0:0]\gc1.count_reg[2] ;
  input sig_stream_rst;
  input ram_empty_i0__3;
  input m_axi_s2mm_aclk;
  input p_32_out;
  input hold_ff_q;
  input \gv.ram_valid_d1_reg ;

  wire [0:0]E;
  wire [0:0]\gc1.count_reg[2] ;
  wire \gv.ram_valid_d1_reg ;
  wire hold_ff_q;
  wire m_axi_s2mm_aclk;
  wire p_32_out;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire sig_stream_rst;

  assign \gpr1.dout_i_reg[9]  = ram_empty_i;
  assign out = ram_empty_fb_i;
  LUT5 #(
    .INIT(32'h0000EF01)) 
    \gc1.count[2]_i_1__0 
       (.I0(\gv.ram_valid_d1_reg ),
        .I1(hold_ff_q),
        .I2(ram_empty_i),
        .I3(p_32_out),
        .I4(ram_empty_fb_i),
        .O(\gc1.count_reg[2] ));
  LUT5 #(
    .INIT(32'h0000AAA3)) 
    \gpr1.dout_i[9]_i_1 
       (.I0(p_32_out),
        .I1(ram_empty_i),
        .I2(hold_ff_q),
        .I3(\gv.ram_valid_d1_reg ),
        .I4(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module hdmi_in_axi_vdma_0_0_rd_status_flags_ss__parameterized0
   (out,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    sig_stream_rst,
    ram_empty_i0__3,
    m_axi_s2mm_aclk,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output out;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input sig_stream_rst;
  input ram_empty_i0__3;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0__3;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_stream_rst;

  assign out = ram_empty_fb_i;
  LUT3 #(
    .INIT(8'h4F)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1 
       (.I0(ram_empty_fb_i),
        .I1(E),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_fb_i),
        .S(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_empty_i0__3),
        .Q(ram_empty_i),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "reset_builtin" *) 
module hdmi_in_axi_vdma_0_0_reset_builtin
   (RST,
    s_axis_s2mm_aclk,
    sig_reset_reg,
    m_axi_s2mm_aclk);
  output RST;
  input s_axis_s2mm_aclk;
  input sig_reset_reg;
  input m_axi_s2mm_aclk;

  wire RST;
  wire m_axi_s2mm_aclk;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]power_on_rd_rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]power_on_wr_rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rd_rst_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rd_rst_reg2;
  wire \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ;
  wire \rsync.ric.wr_rst_fb_reg_n_0_[0] ;
  wire \rsync.ric.wr_rst_reg_i_1_n_0 ;
  wire s_axis_s2mm_aclk;
  wire sig_reset_reg;
  wire wr_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire wr_rst_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire wr_rst_reg2;

  LUT2 #(
    .INIT(4'hE)) 
    \gf36e1_inst.sngfifo36e1_i_2__1 
       (.I0(wr_rst_reg),
        .I1(power_on_wr_rst[0]),
        .O(RST));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[1]),
        .Q(power_on_rd_rst[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[2]),
        .Q(power_on_rd_rst[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[3]),
        .Q(power_on_rd_rst[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[4]),
        .Q(power_on_rd_rst[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[5]),
        .Q(power_on_rd_rst[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(power_on_rd_rst[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[1]),
        .Q(power_on_wr_rst[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[2]),
        .Q(power_on_wr_rst[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[3]),
        .Q(power_on_wr_rst[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[4]),
        .Q(power_on_wr_rst[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[5]),
        .Q(power_on_wr_rst[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(power_on_wr_rst[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_reset_reg),
        .Q(rd_rst_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(rd_rst_reg1),
        .PRE(sig_reset_reg),
        .Q(rd_rst_reg2));
  FDRE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_fb_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ),
        .Q(\rsync.ric.wr_rst_fb_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg " *) 
  (* srl_name = "U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \rsync.ric.wr_rst_fb_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axis_s2mm_aclk),
        .D(wr_rst_reg),
        .Q(\rsync.ric.wr_rst_fb_reg[1]_srl4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sig_reset_reg),
        .Q(wr_rst_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg2_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(wr_rst_reg1),
        .PRE(sig_reset_reg),
        .Q(wr_rst_reg2));
  LUT2 #(
    .INIT(4'h2)) 
    \rsync.ric.wr_rst_reg_i_1 
       (.I0(wr_rst_reg),
        .I1(\rsync.ric.wr_rst_fb_reg_n_0_[0] ),
        .O(\rsync.ric.wr_rst_reg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\rsync.ric.wr_rst_reg_i_1_n_0 ),
        .PRE(wr_rst_reg2),
        .Q(wr_rst_reg));
endmodule

(* ORIG_REF_NAME = "reset_builtin" *) 
module hdmi_in_axi_vdma_0_0_reset_builtin_36
   (RST,
    m_axi_mm2s_aclk,
    s_axis_fifo_ainit_nosync_reg,
    m_axis_mm2s_aclk);
  output RST;
  input m_axi_mm2s_aclk;
  input s_axis_fifo_ainit_nosync_reg;
  input m_axis_mm2s_aclk;

  wire RST;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]power_on_rd_rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire [5:0]power_on_wr_rst;
  wire rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire rd_rst_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rd_rst_reg2;
  wire \rsync.ric.rd_rst_fb_reg[1]_srl4_n_0 ;
  wire \rsync.ric.rd_rst_fb_reg_n_0_[0] ;
  wire \rsync.ric.rd_rst_reg_i_1_n_0 ;
  wire s_axis_fifo_ainit_nosync_reg;
  (* async_reg = "true" *) (* msgon = "true" *) wire wr_rst_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire wr_rst_reg2;

  LUT2 #(
    .INIT(4'hE)) 
    \gf36e1_inst.sngfifo36e1_i_2__0 
       (.I0(rd_rst_reg),
        .I1(power_on_rd_rst[0]),
        .O(RST));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[1]),
        .Q(power_on_rd_rst[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[2]),
        .Q(power_on_rd_rst[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[3]),
        .Q(power_on_rd_rst[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[4]),
        .Q(power_on_rd_rst[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_rd_rst[5]),
        .Q(power_on_rd_rst[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_rd_rst_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(power_on_rd_rst[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[1]),
        .Q(power_on_wr_rst[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[2]),
        .Q(power_on_wr_rst[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[3]),
        .Q(power_on_wr_rst[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[4]),
        .Q(power_on_wr_rst[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(power_on_wr_rst[5]),
        .Q(power_on_wr_rst[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b1)) 
    \rsync.ric.power_on_wr_rst_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(power_on_wr_rst[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_fb_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\rsync.ric.rd_rst_fb_reg[1]_srl4_n_0 ),
        .Q(\rsync.ric.rd_rst_fb_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg " *) 
  (* srl_name = "U0/\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \rsync.ric.rd_rst_fb_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(m_axis_mm2s_aclk),
        .D(rd_rst_reg),
        .Q(\rsync.ric.rd_rst_fb_reg[1]_srl4_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(rd_rst_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg2_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(rd_rst_reg1),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(rd_rst_reg2));
  LUT2 #(
    .INIT(4'h2)) 
    \rsync.ric.rd_rst_reg_i_1 
       (.I0(rd_rst_reg),
        .I1(\rsync.ric.rd_rst_fb_reg_n_0_[0] ),
        .O(\rsync.ric.rd_rst_reg_i_1_n_0 ));
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.rd_rst_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\rsync.ric.rd_rst_reg_i_1_n_0 ),
        .PRE(rd_rst_reg2),
        .Q(rd_rst_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(wr_rst_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \rsync.ric.wr_rst_reg2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wr_rst_reg1),
        .PRE(s_axis_fifo_ainit_nosync_reg),
        .Q(wr_rst_reg2));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module hdmi_in_axi_vdma_0_0_updn_cntr
   (SR,
    sig_clr_dbeat_cntr0_out,
    WEBWE,
    \sig_burst_dbeat_cntr_reg[4] ,
    \sig_byte_cntr_reg[7] ,
    \sig_byte_cntr_reg[7]_0 ,
    sig_valid_dre_output_dbeat11_out,
    sig_ibtt2dre_tready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    ram_full_fb_i_reg,
    sig_clr_dbc_reg,
    Q,
    DIBDI,
    \sig_burst_dbeat_cntr_reg[4]_0 ,
    \sig_burst_dbeat_cntr_reg[1] ,
    lvar_num_set,
    sig_dre2ibtt_tvalid,
    ram_full_i_reg,
    ram_full_i_reg_0,
    E,
    ram_full_fb_i_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [0:0]SR;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]WEBWE;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]\sig_byte_cntr_reg[7] ;
  output [7:0]\sig_byte_cntr_reg[7]_0 ;
  output sig_valid_dre_output_dbeat11_out;
  output sig_ibtt2dre_tready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input ram_full_fb_i_reg;
  input sig_clr_dbc_reg;
  input [7:0]Q;
  input [0:0]DIBDI;
  input [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  input \sig_burst_dbeat_cntr_reg[1] ;
  input [2:0]lvar_num_set;
  input sig_dre2ibtt_tvalid;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input [0:0]E;
  input ram_full_fb_i_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [0:0]DIBDI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire \count[0]_i_1_n_0 ;
  wire \count[1]_i_1_n_0 ;
  wire \count[2]_i_1_n_0 ;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire \count_reg_n_0_[2] ;
  wire [2:0]lvar_num_set;
  wire m_axi_s2mm_aclk;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sig_burst_dbeat_cntr_reg[1] ;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire [2:0]\sig_burst_dbeat_cntr_reg[4]_0 ;
  wire \sig_byte_cntr[1]_i_2_n_0 ;
  wire \sig_byte_cntr[4]_i_3_n_0 ;
  wire \sig_byte_cntr[6]_i_2_n_0 ;
  wire \sig_byte_cntr[7]_i_5_n_0 ;
  wire \sig_byte_cntr[7]_i_7_n_0 ;
  wire \sig_byte_cntr[7]_i_8_n_0 ;
  wire \sig_byte_cntr[7]_i_9_n_0 ;
  wire [0:0]\sig_byte_cntr_reg[7] ;
  wire [7:0]\sig_byte_cntr_reg[7]_0 ;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_ibtt2dre_tready;
  wire sig_ld_byte_cntr__0;
  wire sig_stream_rst;
  wire sig_valid_dre_output_dbeat11_out;

  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2 
       (.I0(\sig_burst_dbeat_cntr_reg[4] ),
        .I1(ram_full_fb_i_reg),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \count[0]_i_1 
       (.I0(sig_clr_dbc_reg),
        .I1(ram_full_fb_i_reg_0),
        .I2(E),
        .I3(\count_reg_n_0_[0] ),
        .O(\count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \count[1]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(E),
        .I2(ram_full_fb_i_reg_0),
        .I3(sig_clr_dbc_reg),
        .I4(\count_reg_n_0_[1] ),
        .O(\count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7EFEF10081010)) 
    \count[2]_i_1 
       (.I0(\count_reg_n_0_[0] ),
        .I1(\count_reg_n_0_[1] ),
        .I2(E),
        .I3(ram_full_fb_i_reg_0),
        .I4(sig_clr_dbc_reg),
        .I5(\count_reg_n_0_[2] ),
        .O(\count[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\count[0]_i_1_n_0 ),
        .Q(\count_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\count[1]_i_1_n_0 ),
        .Q(\count_reg_n_0_[1] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(\count_reg_n_0_[2] ),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_burst_dbeat_cntr[4]_i_1 
       (.I0(sig_clr_dbeat_cntr0_out),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8F70)) 
    \sig_byte_cntr[0]_i_1 
       (.I0(sig_clr_dbc_reg),
        .I1(\sig_burst_dbeat_cntr_reg[4] ),
        .I2(Q[0]),
        .I3(lvar_num_set[0]),
        .O(\sig_byte_cntr_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h66969696)) 
    \sig_byte_cntr[1]_i_1 
       (.I0(\sig_byte_cntr[1]_i_2_n_0 ),
        .I1(lvar_num_set[1]),
        .I2(Q[1]),
        .I3(\sig_burst_dbeat_cntr_reg[4] ),
        .I4(sig_clr_dbc_reg),
        .O(\sig_byte_cntr_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \sig_byte_cntr[1]_i_2 
       (.I0(lvar_num_set[0]),
        .I1(sig_clr_dbc_reg),
        .I2(\sig_burst_dbeat_cntr_reg[4] ),
        .I3(Q[0]),
        .O(\sig_byte_cntr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h66969696)) 
    \sig_byte_cntr[2]_i_1 
       (.I0(\sig_byte_cntr[4]_i_3_n_0 ),
        .I1(lvar_num_set[2]),
        .I2(Q[2]),
        .I3(\sig_burst_dbeat_cntr_reg[4] ),
        .I4(sig_clr_dbc_reg),
        .O(\sig_byte_cntr_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hA0171717A0E8E8E8)) 
    \sig_byte_cntr[3]_i_1 
       (.I0(\sig_byte_cntr[4]_i_3_n_0 ),
        .I1(Q[2]),
        .I2(lvar_num_set[2]),
        .I3(sig_clr_dbc_reg),
        .I4(\sig_burst_dbeat_cntr_reg[4] ),
        .I5(Q[3]),
        .O(\sig_byte_cntr_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h000017FF0000E800)) 
    \sig_byte_cntr[4]_i_1 
       (.I0(lvar_num_set[2]),
        .I1(Q[2]),
        .I2(\sig_byte_cntr[4]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(sig_ld_byte_cntr__0),
        .I5(Q[4]),
        .O(\sig_byte_cntr_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hBFAA2A00)) 
    \sig_byte_cntr[4]_i_3 
       (.I0(lvar_num_set[1]),
        .I1(sig_clr_dbc_reg),
        .I2(\sig_burst_dbeat_cntr_reg[4] ),
        .I3(Q[1]),
        .I4(\sig_byte_cntr[1]_i_2_n_0 ),
        .O(\sig_byte_cntr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    \sig_byte_cntr[5]_i_1 
       (.I0(Q[3]),
        .I1(\sig_byte_cntr[6]_i_2_n_0 ),
        .I2(Q[4]),
        .I3(sig_clr_dbc_reg),
        .I4(\sig_burst_dbeat_cntr_reg[4] ),
        .I5(Q[5]),
        .O(\sig_byte_cntr_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(Q[4]),
        .I1(\sig_byte_cntr[6]_i_2_n_0 ),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(sig_ld_byte_cntr__0),
        .I5(Q[6]),
        .O(\sig_byte_cntr_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hBA32BA2032202020)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(lvar_num_set[2]),
        .I1(sig_ld_byte_cntr__0),
        .I2(Q[2]),
        .I3(\sig_byte_cntr[1]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(lvar_num_set[1]),
        .O(\sig_byte_cntr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[7]_i_1 
       (.I0(\sig_burst_dbeat_cntr_reg[4] ),
        .I1(sig_clr_dbc_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_byte_cntr_reg[7] ));
  LUT6 #(
    .INIT(64'h0002020202020202)) 
    \sig_byte_cntr[7]_i_2 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(ram_full_i_reg),
        .I2(ram_full_i_reg_0),
        .I3(\count_reg_n_0_[2] ),
        .I4(\count_reg_n_0_[0] ),
        .I5(\count_reg_n_0_[1] ),
        .O(\sig_burst_dbeat_cntr_reg[4] ));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    \sig_byte_cntr[7]_i_3 
       (.I0(Q[5]),
        .I1(\sig_byte_cntr[7]_i_5_n_0 ),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(sig_ld_byte_cntr__0),
        .I5(Q[7]),
        .O(\sig_byte_cntr_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hAAAAA880A8800000)) 
    \sig_byte_cntr[7]_i_5 
       (.I0(\sig_byte_cntr[7]_i_7_n_0 ),
        .I1(lvar_num_set[1]),
        .I2(\sig_byte_cntr[7]_i_8_n_0 ),
        .I3(\sig_byte_cntr[1]_i_2_n_0 ),
        .I4(\sig_byte_cntr[7]_i_9_n_0 ),
        .I5(lvar_num_set[2]),
        .O(\sig_byte_cntr[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[7]_i_6 
       (.I0(sig_clr_dbc_reg),
        .I1(\sig_burst_dbeat_cntr_reg[4] ),
        .O(sig_ld_byte_cntr__0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_7 
       (.I0(Q[3]),
        .I1(\sig_burst_dbeat_cntr_reg[4] ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_8 
       (.I0(Q[1]),
        .I1(\sig_burst_dbeat_cntr_reg[4] ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[7]_i_9 
       (.I0(Q[2]),
        .I1(\sig_burst_dbeat_cntr_reg[4] ),
        .I2(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h88A8888888888888)) 
    sig_clr_dbc_reg_i_1
       (.I0(\sig_burst_dbeat_cntr_reg[4] ),
        .I1(DIBDI),
        .I2(\sig_burst_dbeat_cntr_reg[4]_0 [1]),
        .I3(\sig_burst_dbeat_cntr_reg[1] ),
        .I4(\sig_burst_dbeat_cntr_reg[4]_0 [2]),
        .I5(\sig_burst_dbeat_cntr_reg[4]_0 [0]),
        .O(sig_clr_dbeat_cntr0_out));
  LUT6 #(
    .INIT(64'h0111111100000000)) 
    sig_eop_sent_reg_i_2
       (.I0(ram_full_i_reg),
        .I1(ram_full_i_reg_0),
        .I2(\count_reg_n_0_[2] ),
        .I3(\count_reg_n_0_[0] ),
        .I4(\count_reg_n_0_[1] ),
        .I5(sig_dre2ibtt_tvalid),
        .O(sig_valid_dre_output_dbeat11_out));
  LUT5 #(
    .INIT(32'h0000007F)) 
    sig_m_valid_dup_i_4
       (.I0(\count_reg_n_0_[1] ),
        .I1(\count_reg_n_0_[0] ),
        .I2(\count_reg_n_0_[2] ),
        .I3(ram_full_i_reg_0),
        .I4(ram_full_i_reg),
        .O(sig_ibtt2dre_tready));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module hdmi_in_axi_vdma_0_0_wr_bin_cntr
   (ram_full_i_reg,
    ram_empty_i0__3,
    \gpr1.dout_i_reg[1] ,
    sig_clr_dbc_reg,
    out,
    \gv.ram_valid_d1_reg ,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[2] ,
    \gc1.count_d1_reg[2] ,
    sig_stream_rst,
    E,
    m_axi_s2mm_aclk);
  output ram_full_i_reg;
  output ram_empty_i0__3;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input sig_clr_dbc_reg;
  input out;
  input \gv.ram_valid_d1_reg ;
  input ram_empty_fb_i_reg;
  input [2:0]\gc1.count_d2_reg[2] ;
  input [2:0]\gc1.count_d1_reg[2] ;
  input sig_stream_rst;
  input [0:0]E;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [2:0]\gc1.count_d1_reg[2] ;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire \gcc0.gc0.count[0]_i_1__0_n_0 ;
  wire \gcc0.gc0.count[1]_i_1__0_n_0 ;
  wire \gcc0.gc0.count[2]_i_2_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire \gv.ram_valid_d1_reg ;
  wire \gwss.wsts/comp0 ;
  wire \gwss.wsts/comp1 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [2:0]p_12_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0__3;
  wire ram_full_i_reg;
  wire sig_clr_dbc_reg;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1__0 
       (.I0(p_12_out[0]),
        .O(\gcc0.gc0.count[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1__0 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(\gcc0.gc0.count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_2 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(\gcc0.gc0.count[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_12_out[0]),
        .Q(\gpr1.dout_i_reg[1] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_12_out[1]),
        .Q(\gpr1.dout_i_reg[1] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(p_12_out[2]),
        .Q(\gpr1.dout_i_reg[1] [2]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gcc0.gc0.count[0]_i_1__0_n_0 ),
        .Q(p_12_out[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gcc0.gc0.count[1]_i_1__0_n_0 ),
        .Q(p_12_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\gcc0.gc0.count[2]_i_2_n_0 ),
        .Q(p_12_out[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I1(\gv.ram_valid_d1_reg ),
        .I2(\gwss.wsts/comp0 ),
        .I3(out),
        .I4(sig_clr_dbc_reg),
        .I5(ram_empty_fb_i_reg),
        .O(ram_empty_i0__3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_fb_i_i_2
       (.I0(\gpr1.dout_i_reg[1] [1]),
        .I1(\gc1.count_d1_reg[2] [1]),
        .I2(\gc1.count_d1_reg[2] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(\gc1.count_d1_reg[2] [2]),
        .I5(\gpr1.dout_i_reg[1] [2]),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT5 #(
    .INIT(32'h5500FFC0)) 
    ram_full_fb_i_i_1
       (.I0(\gwss.wsts/comp0 ),
        .I1(sig_clr_dbc_reg),
        .I2(\gwss.wsts/comp1 ),
        .I3(out),
        .I4(\gv.ram_valid_d1_reg ),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_2__0
       (.I0(\gpr1.dout_i_reg[1] [1]),
        .I1(\gc1.count_d2_reg[2] [1]),
        .I2(\gc1.count_d2_reg[2] [0]),
        .I3(\gpr1.dout_i_reg[1] [0]),
        .I4(\gc1.count_d2_reg[2] [2]),
        .I5(\gpr1.dout_i_reg[1] [2]),
        .O(\gwss.wsts/comp0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_fb_i_i_3
       (.I0(p_12_out[1]),
        .I1(\gc1.count_d2_reg[2] [1]),
        .I2(\gc1.count_d2_reg[2] [0]),
        .I3(p_12_out[0]),
        .I4(\gc1.count_d2_reg[2] [2]),
        .I5(p_12_out[2]),
        .O(\gwss.wsts/comp1 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module hdmi_in_axi_vdma_0_0_wr_bin_cntr__parameterized0
   (ram_full_i_reg,
    ram_empty_i0__3,
    Q,
    E,
    ram_full_fb_i_reg,
    p_7_out,
    out,
    \gc1.count_d2_reg[7] ,
    \gc1.count_d1_reg[7] ,
    sig_stream_rst,
    WEBWE,
    m_axi_s2mm_aclk);
  output ram_full_i_reg;
  output ram_empty_i0__3;
  output [7:0]Q;
  input [0:0]E;
  input ram_full_fb_i_reg;
  input p_7_out;
  input out;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]\gc1.count_d1_reg[7] ;
  input sig_stream_rst;
  input [0:0]WEBWE;
  input m_axi_s2mm_aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d1_reg[7] ;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire \gcc0.gc0.count[7]_i_2_n_0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ;
  wire \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ;
  wire \gwss.wsts/comp1 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_12_out;
  wire p_7_out;
  wire [7:0]plusOp__0;
  wire ram_empty_fb_i_i_3_n_0;
  wire ram_empty_fb_i_i_4_n_0;
  wire ram_empty_fb_i_i_5_n_0;
  wire ram_empty_i0__3;
  wire ram_full_fb_i_i_4_n_0;
  wire ram_full_fb_i_i_5_n_0;
  wire ram_full_fb_i_i_6_n_0;
  wire ram_full_fb_i_i_7_n_0;
  wire ram_full_fb_i_i_8_n_0;
  wire ram_full_fb_i_i_9_n_0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire sig_stream_rst;

  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_1 
       (.I0(p_12_out[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[1]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .O(plusOp__0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[2]_i_1 
       (.I0(p_12_out[0]),
        .I1(p_12_out[1]),
        .I2(p_12_out[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gcc0.gc0.count[3]_i_1 
       (.I0(p_12_out[1]),
        .I1(p_12_out[0]),
        .I2(p_12_out[2]),
        .I3(p_12_out[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gcc0.gc0.count[4]_i_1 
       (.I0(p_12_out[2]),
        .I1(p_12_out[0]),
        .I2(p_12_out[1]),
        .I3(p_12_out[3]),
        .I4(p_12_out[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gcc0.gc0.count[5]_i_1 
       (.I0(p_12_out[3]),
        .I1(p_12_out[1]),
        .I2(p_12_out[0]),
        .I3(p_12_out[2]),
        .I4(p_12_out[4]),
        .I5(p_12_out[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gcc0.gc0.count[6]_i_1 
       (.I0(\gcc0.gc0.count[7]_i_2_n_0 ),
        .I1(p_12_out[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gcc0.gc0.count[7]_i_1 
       (.I0(\gcc0.gc0.count[7]_i_2_n_0 ),
        .I1(p_12_out[6]),
        .I2(p_12_out[7]),
        .O(plusOp__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gcc0.gc0.count[7]_i_2 
       (.I0(p_12_out[5]),
        .I1(p_12_out[3]),
        .I2(p_12_out[1]),
        .I3(p_12_out[0]),
        .I4(p_12_out[2]),
        .I5(p_12_out[4]),
        .O(\gcc0.gc0.count[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(p_12_out[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[0]),
        .Q(p_12_out[0]),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[1]),
        .Q(p_12_out[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[2]),
        .Q(p_12_out[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[3]),
        .Q(p_12_out[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[4]),
        .Q(p_12_out[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[5]),
        .Q(p_12_out[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[6]),
        .Q(p_12_out[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(WEBWE),
        .D(plusOp__0[7]),
        .Q(p_12_out[7]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hDDDDFFFFD000D000)) 
    ram_empty_fb_i_i_1__0
       (.I0(E),
        .I1(ram_full_fb_i_reg),
        .I2(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ),
        .I3(p_7_out),
        .I4(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ),
        .I5(out),
        .O(ram_empty_i0__3));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_empty_fb_i_i_2__0
       (.I0(ram_empty_fb_i_i_3_n_0),
        .I1(Q[6]),
        .I2(\gc1.count_d1_reg[7] [6]),
        .I3(Q[7]),
        .I4(\gc1.count_d1_reg[7] [7]),
        .I5(ram_empty_fb_i_i_4_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_3
       (.I0(Q[5]),
        .I1(\gc1.count_d1_reg[7] [5]),
        .I2(Q[4]),
        .I3(\gc1.count_d1_reg[7] [4]),
        .O(ram_empty_fb_i_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_empty_fb_i_i_4
       (.I0(\gc1.count_d1_reg[7] [2]),
        .I1(Q[2]),
        .I2(\gc1.count_d1_reg[7] [3]),
        .I3(Q[3]),
        .I4(ram_empty_fb_i_i_5_n_0),
        .O(ram_empty_fb_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_fb_i_i_5
       (.I0(Q[1]),
        .I1(\gc1.count_d1_reg[7] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d1_reg[7] [0]),
        .O(ram_empty_fb_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h0C0CEECC)) 
    ram_full_fb_i_i_1__0
       (.I0(E),
        .I1(ram_full_fb_i_reg),
        .I2(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ),
        .I3(\gwss.wsts/comp1 ),
        .I4(p_7_out),
        .O(ram_full_i_reg));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_2
       (.I0(ram_full_fb_i_i_4_n_0),
        .I1(Q[6]),
        .I2(\gc1.count_d2_reg[7] [6]),
        .I3(Q[7]),
        .I4(\gc1.count_d2_reg[7] [7]),
        .I5(ram_full_fb_i_i_5_n_0),
        .O(\gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    ram_full_fb_i_i_3__0
       (.I0(ram_full_fb_i_i_6_n_0),
        .I1(p_12_out[6]),
        .I2(\gc1.count_d2_reg[7] [6]),
        .I3(p_12_out[7]),
        .I4(\gc1.count_d2_reg[7] [7]),
        .I5(ram_full_fb_i_i_7_n_0),
        .O(\gwss.wsts/comp1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_4
       (.I0(Q[5]),
        .I1(\gc1.count_d2_reg[7] [5]),
        .I2(Q[4]),
        .I3(\gc1.count_d2_reg[7] [4]),
        .O(ram_full_fb_i_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_fb_i_i_5
       (.I0(\gc1.count_d2_reg[7] [2]),
        .I1(Q[2]),
        .I2(\gc1.count_d2_reg[7] [3]),
        .I3(Q[3]),
        .I4(ram_full_fb_i_i_8_n_0),
        .O(ram_full_fb_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_6
       (.I0(p_12_out[5]),
        .I1(\gc1.count_d2_reg[7] [5]),
        .I2(p_12_out[4]),
        .I3(\gc1.count_d2_reg[7] [4]),
        .O(ram_full_fb_i_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    ram_full_fb_i_i_7
       (.I0(\gc1.count_d2_reg[7] [2]),
        .I1(p_12_out[2]),
        .I2(\gc1.count_d2_reg[7] [3]),
        .I3(p_12_out[3]),
        .I4(ram_full_fb_i_i_9_n_0),
        .O(ram_full_fb_i_i_7_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_8
       (.I0(Q[1]),
        .I1(\gc1.count_d2_reg[7] [1]),
        .I2(Q[0]),
        .I3(\gc1.count_d2_reg[7] [0]),
        .O(ram_full_fb_i_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_fb_i_i_9
       (.I0(p_12_out[1]),
        .I1(\gc1.count_d2_reg[7] [1]),
        .I2(p_12_out[0]),
        .I3(\gc1.count_d2_reg[7] [0]),
        .O(ram_full_fb_i_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module hdmi_in_axi_vdma_0_0_wr_logic
   (out,
    \sig_burst_dbeat_cntr_reg[4] ,
    E,
    ram_empty_i0__3,
    \gpr1.dout_i_reg[1] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg,
    \gv.ram_valid_d1_reg ,
    ram_empty_fb_i_reg,
    \gc1.count_d2_reg[2] ,
    \gc1.count_d1_reg[2] );
  output out;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]E;
  output ram_empty_i0__3;
  output [2:0]\gpr1.dout_i_reg[1] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;
  input \gv.ram_valid_d1_reg ;
  input ram_empty_fb_i_reg;
  input [2:0]\gc1.count_d2_reg[2] ;
  input [2:0]\gc1.count_d1_reg[2] ;

  wire [0:0]E;
  wire [2:0]\gc1.count_d1_reg[2] ;
  wire [2:0]\gc1.count_d2_reg[2] ;
  wire [2:0]\gpr1.dout_i_reg[1] ;
  wire \gv.ram_valid_d1_reg ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i0__3;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_clr_dbc_reg;
  wire sig_stream_rst;
  wire wpntr_n_0;

  hdmi_in_axi_vdma_0_0_wr_status_flags_ss \gwss.wsts 
       (.E(E),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_clr_dbc_reg_reg(wpntr_n_0),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_wr_bin_cntr wpntr
       (.E(E),
        .\gc1.count_d1_reg[2] (\gc1.count_d1_reg[2] ),
        .\gc1.count_d2_reg[2] (\gc1.count_d2_reg[2] ),
        .\gpr1.dout_i_reg[1] (\gpr1.dout_i_reg[1] ),
        .\gv.ram_valid_d1_reg (\gv.ram_valid_d1_reg ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_full_i_reg(wpntr_n_0),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module hdmi_in_axi_vdma_0_0_wr_logic__parameterized0
   (ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    ram_empty_i0__3,
    Q,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    E,
    p_7_out,
    out,
    \gc1.count_d2_reg[7] ,
    \gc1.count_d1_reg[7] ,
    WEBWE);
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output ram_empty_i0__3;
  output [7:0]Q;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]E;
  input p_7_out;
  input out;
  input [7:0]\gc1.count_d2_reg[7] ;
  input [7:0]\gc1.count_d1_reg[7] ;
  input [0:0]WEBWE;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire [7:0]\gc1.count_d1_reg[7] ;
  wire [7:0]\gc1.count_d2_reg[7] ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_7_out;
  wire ram_empty_i0__3;
  wire ram_empty_i_reg;
  wire \sig_burst_dbeat_cntr_reg[4] ;
  wire sig_stream_rst;
  wire wpntr_n_0;

  hdmi_in_axi_vdma_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ram_empty_i_reg(ram_empty_i_reg),
        .ram_full_fb_i_reg_0(wpntr_n_0),
        .\sig_burst_dbeat_cntr_reg[4] (\sig_burst_dbeat_cntr_reg[4] ),
        .sig_stream_rst(sig_stream_rst));
  hdmi_in_axi_vdma_0_0_wr_bin_cntr__parameterized0 wpntr
       (.E(E),
        .Q(Q),
        .WEBWE(WEBWE),
        .\gc1.count_d1_reg[7] (\gc1.count_d1_reg[7] ),
        .\gc1.count_d2_reg[7] (\gc1.count_d2_reg[7] ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .ram_empty_i0__3(ram_empty_i0__3),
        .ram_full_fb_i_reg(ram_empty_i_reg),
        .ram_full_i_reg(wpntr_n_0),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module hdmi_in_axi_vdma_0_0_wr_status_flags_ss
   (out,
    \sig_burst_dbeat_cntr_reg[4] ,
    E,
    sig_stream_rst,
    sig_clr_dbc_reg_reg,
    m_axi_s2mm_aclk,
    sig_clr_dbc_reg);
  output out;
  output \sig_burst_dbeat_cntr_reg[4] ;
  output [0:0]E;
  input sig_stream_rst;
  input sig_clr_dbc_reg_reg;
  input m_axi_s2mm_aclk;
  input sig_clr_dbc_reg;

  wire [0:0]E;
  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbc_reg_reg;
  wire sig_stream_rst;

  assign out = ram_full_fb_i;
  assign \sig_burst_dbeat_cntr_reg[4]  = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count[2]_i_1__0 
       (.I0(sig_clr_dbc_reg),
        .I1(ram_full_fb_i),
        .O(E));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbc_reg_reg),
        .Q(ram_full_fb_i),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbc_reg_reg),
        .Q(ram_full_i),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module hdmi_in_axi_vdma_0_0_wr_status_flags_ss__parameterized0
   (ram_empty_i_reg,
    \sig_burst_dbeat_cntr_reg[4] ,
    sig_stream_rst,
    ram_full_fb_i_reg_0,
    m_axi_s2mm_aclk);
  output ram_empty_i_reg;
  output \sig_burst_dbeat_cntr_reg[4] ;
  input sig_stream_rst;
  input ram_full_fb_i_reg_0;
  input m_axi_s2mm_aclk;

  wire m_axi_s2mm_aclk;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire sig_stream_rst;

  assign ram_empty_i_reg = ram_full_fb_i;
  assign \sig_burst_dbeat_cntr_reg[4]  = ram_full_i;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_fb_i),
        .R(sig_stream_rst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ram_full_fb_i_reg_0),
        .Q(ram_full_i),
        .R(sig_stream_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
