

================================================================
== Vivado HLS Report for 'Loop_Row_DCT_Loop_pr'
================================================================
* Date:           Wed Apr 26 22:39:32 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  113|  113|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop     |  112|  112|        14|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |   11|   11|         5|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|     78|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|     127|     16|
|Multiplexer      |        -|      -|       -|     10|
|Register         |        -|      -|     521|      9|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      8|     648|    113|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dct_mac_muladd_16dEe_U5  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_U7  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_U8  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16dEe_U9  |dct_mac_muladd_16dEe  | i0 + i1 * i2 |
    |dct_mac_muladd_16eOg_U6  |dct_mac_muladd_16eOg  | i0 + i1 * i2 |
    |dct_mul_mul_16s_1cud_U2  |dct_mul_mul_16s_1cud  |    i0 * i1   |
    |dct_mul_mul_16s_1cud_U3  |dct_mul_mul_16s_1cud  |    i0 * i1   |
    |dct_mul_mul_16s_1cud_U4  |dct_mul_mul_16s_1cud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |dct_coeff_table_U  |Loop_Row_DCT_Loopbkb  |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total              |                      |        0|  127|  16|     8|  127|     1|         1016|
    +-------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_fu_173_p2        |     +    |      0|  0|   4|           4|           1|
    |k_fu_202_p2        |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_418_p2     |     +    |      0|  0|  14|          29|          29|
    |tmp4_fu_422_p2     |     +    |      0|  0|  29|          29|          29|
    |tmp_4_fu_217_p2    |     +    |      0|  0|   8|           8|           8|
    |tmp_9_i_fu_426_p2  |     +    |      0|  0|  14|          29|          29|
    |tmp_fu_167_p2      |   icmp   |      0|  0|   2|           4|           5|
    |tmp_i_fu_196_p2    |   icmp   |      0|  0|   2|           4|           5|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  78|         111|         107|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter4  |   1|          2|    1|          2|
    |i_0_i_reg_145            |   4|          2|    4|          8|
    |k_i_reg_156              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  10|         11|   10|         23|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_11_i_reg_572  |  16|   0|   16|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_12_i_reg_577  |  16|   0|   16|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_15_i_reg_592  |  16|   0|   16|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_16_i_reg_597  |  16|   0|   16|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_6_i_reg_552   |  16|   0|   16|          0|
    |ap_pipeline_reg_pp0_iter2_tmp_7_i_reg_557   |  16|   0|   16|          0|
    |buf_2d_in_addr_reg_518                      |   3|   0|    3|          0|
    |i_0_i_reg_145                               |   4|   0|    4|          0|
    |i_reg_508                                   |   4|   0|    4|          0|
    |k_i_reg_156                                 |   4|   0|    4|          0|
    |tmp6_reg_637                                |  29|   0|   29|          0|
    |tmp_10_i_reg_567                            |  16|   0|   16|          0|
    |tmp_11_i_reg_572                            |  16|   0|   16|          0|
    |tmp_12_i_reg_577                            |  16|   0|   16|          0|
    |tmp_13_i_reg_582                            |  16|   0|   16|          0|
    |tmp_14_i_reg_587                            |  16|   0|   16|          0|
    |tmp_15_i_reg_592                            |  16|   0|   16|          0|
    |tmp_16_cast_reg_513                         |   4|   0|    8|          4|
    |tmp_16_i_reg_597                            |  16|   0|   16|          0|
    |tmp_17_i_reg_602                            |  16|   0|   16|          0|
    |tmp_18_i_reg_607                            |  16|   0|   16|          0|
    |tmp_1_i_reg_642                             |  16|   0|   16|          0|
    |tmp_1_reg_612                               |  15|   0|   15|          0|
    |tmp_20_i_reg_617                            |  16|   0|   16|          0|
    |tmp_3_2_i_reg_627                           |  29|   0|   29|          0|
    |tmp_3_4_i_reg_632                           |  29|   0|   29|          0|
    |tmp_3_i_reg_622                             |  29|   0|   29|          0|
    |tmp_49_reg_542                              |  16|   0|   16|          0|
    |tmp_4_reg_532                               |   8|   0|    8|          0|
    |tmp_50_reg_547                              |  16|   0|   16|          0|
    |tmp_6_i_reg_552                             |  16|   0|   16|          0|
    |tmp_7_i_reg_557                             |  16|   0|   16|          0|
    |tmp_8_i_reg_562                             |  16|   0|   16|          0|
    |tmp_i_reg_523                               |   1|   0|    1|          0|
    |tmp_4_reg_532                               |   0|   8|    8|          0|
    |tmp_i_reg_523                               |   0|   1|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 521|   9|  534|          4|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Row_DCT_Loop_pr | return value |
|buf_2d_in_address0     | out |    3|  ap_memory |       buf_2d_in      |     array    |
|buf_2d_in_ce0          | out |    1|  ap_memory |       buf_2d_in      |     array    |
|buf_2d_in_q0           |  in |  128|  ap_memory |       buf_2d_in      |     array    |
|row_outbuf_i_address0  | out |    6|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_ce0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_we0       | out |    1|  ap_memory |     row_outbuf_i     |     array    |
|row_outbuf_i_d0        | out |   16|  ap_memory |     row_outbuf_i     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

