$date
	Sat Sep 19 18:18:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 4 ! addrout [3:0] $end
$var reg 4 " busin [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % wa $end
$scope module addreg $end
$var wire 4 & addrout [3:0] $end
$var wire 4 ' busin [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 1 % wa $end
$var reg 4 ( store [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b1010 '
bx &
0%
1$
0#
b1010 "
bx !
$end
#20
b0 !
b0 &
b0 (
1#
#40
1%
0$
0#
#60
b1010 !
b1010 &
b1010 (
1#
#80
0%
b111 "
b111 '
0#
#90
1%
#100
b111 !
b111 &
b111 (
1#
#120
0#
#140
1#
