<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: html_05-03-2022_23~49~41</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_0_t1.html" class="namet">test_top</A><A HREF="../dir_1/summ_1_t1.html" class="namet">.dut</A><A HREF="../dir_1/summ_42_t1.html" class="namet">.dale</A><A HREF="../dir_1/summ_43_t1.html" class="namet">.lalc</A>.alc1<BR>

<B>Type name: </B>alpha_calculation<BR>

<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">Statement</TH>
<TH class="wht">Fsm</TH>
<TH class="wht">Fsm Covered</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range100"><A HREF="#_Blockcov">100.00%&nbsp;(3/3)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="range85to89"><A HREF="#_Togglecov">89.74%&nbsp;(35/39)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">alc1</TD>

</TR>


</TABLE>
<BR><BR><A NAME="_Blockcov"></A>
<P class="detail_title">     Covered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>test_top.dut.dale.lalc.alc1<BR>
<B>Type name: </B>alpha_calculation<BR>
<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR><B>Number of covered blocks: </B>3 of 3<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     84    code block           83     begin                          
1      2     87    code block           86     begin                          
1      3     91    code block           91     alpha[0] = temp&gt;denom;      

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Covered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>test_top.dut.dale.lalc.alc1<BR>
<B>Type name: </B>alpha_calculation<BR>
<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR><B>Number of covered expressions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Covered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>test_top.dut.dale.lalc.alc1<BR>
<B>Type name: </B>alpha_calculation<BR>
<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR><B>Number of covered signal bits: </B>35 of 39<BR>
<B>Number of signal bits partially toggled(rise): </B>1 of 39<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 39<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          dark_diff[7]              
1          1          1          dark_diff[6]              
1          1          1          dark_diff[5]              
1          1          1          dark_diff[4]              
1          1          1          dark_diff[3]              
1          1          1          dark_diff[2]              
1          1          1          dark_diff[1]              
1          1          1          dark_diff[0]              
1          1          1          denom[5]                  
1          1          1          denom[4]                  
1          1          1          denom[3]                  
1          1          1          denom[2]                  
1          1          1          denom[1]                  
1          1          1          denom[0]                  
1          1          1          alpha[6]                  
1          1          1          alpha[5]                  
1          1          1          alpha[4]                  
1          1          1          alpha[3]                  
1          1          1          alpha[2]                  
1          1          1          alpha[1]                  
1          1          1          alpha[0]                  
1          1          1          temp[14]                  
1          1          1          temp[13]                  
1          1          1          temp[12]                  
1          1          1          temp[11]                  
1          1          1          temp[10]                  
1          1          1          temp[9]                   
1          1          1          temp[8]                   
1          1          1          temp[7]                   
1          1          1          temp[6]                   
1          1          1          temp[5]                   
1          1          1          temp[4]                   
1          1          1          temp[3]                   
1          1          1          temp[2]                   
1          1          1          temp[1]                   

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Covered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>test_top.dut.dale.lalc.alc1<BR>
<B>Type name: </B>alpha_calculation<BR>
<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Covered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>test_top.dut.dale.lalc.alc1<BR>
<B>Type name: </B>alpha_calculation<BR>
<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR><B>Number of covered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>test_top.dut.dale.lalc.alc1<BR>
<B>Type name: </B>alpha_calculation<BR>
<B>File name: </B><A HREF="/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v" TARGET="_blank">/servers/scratch50g/sisir/project_backup/leaf_modules/alpha_calculation.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
