;redcode
;assert 1
	SPL 0, <-22
	CMP -204, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 400, <-700
	JMN 400, <-700
	JMN 400, <-700
	ADD 210, 30
	SLT 0, @100
	SUB #12, @200
	SLT 0, @100
	SUB #100, 10
	SPL 0, <-22
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	SPL -100, -300
	MOV -7, <-20
	JMN 0, <-22
	SLT @130, 9
	CMP <0, @2
	MOV #5, -17
	ADD 210, 30
	SLT 300, 90
	CMP #273, @200
	SUB 12, @210
	SUB #12, @200
	ADD @130, 9
	MOV @121, @105
	MOV -7, <-20
	JMP <-127, 100
	MOV -1, <-20
	MOV 1, <20
	SUB -207, <-120
	SPL 0, <-22
	MOV -7, <-20
	JMN 0, #2
	SUB <0, @2
	SUB <0, @2
	CMP -207, <-120
	DJN -1, @-20
	ADD 3, @223
	SUB 12, @10
	SUB @121, 103
	MOV -1, <-20
	JMZ <123, 103
	MOV -1, <-20
	SPL 0, <-22
	CMP -207, <-120
