Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Apr 27 16:23:22 2018
| Host         : cimepc08 running 64-bit Debian GNU/Linux 7.9 (wheezy)
| Command      : report_methodology -file emiss_recep_rs232_bram_methodology_drc_routed.rpt -rpx emiss_recep_rs232_bram_methodology_drc_routed.rpx
| Design       : emiss_recep_rs232_bram
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| SYNTH-16  | Warning  | Address collision                          | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 22         |
| TIMING-20 | Warning  | Non-clocked latch                          | 14         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance PRESENT_MODULE/M_M/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM PRESENT_MODULE/M_M/ram_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on mode relative to clock(s) Clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) Clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rxd relative to clock(s) Clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on start_emiss relative to clock(s) Clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ledr[0] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ledr[1] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ledr[2] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ledr[3] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ledr[4] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ledr[5] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ledr[6] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ledr[7] relative to clock(s) Clk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on txd_obs relative to clock(s) Clk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on wren_obs relative to clock(s) Clk 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[0] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[1] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[2] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/buffer_CNT_reg[1] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/buffer_CNT_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/buffer_CNT_reg[2] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/buffer_CNT_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/buffer_CNT_reg[3] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/buffer_CNT_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/buffer_CNT_reg[4] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/buffer_CNT_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/buffer_CNT_reg[5] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/buffer_CNT_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/buffer_CNT_reg[6] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/buffer_CNT_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/next_round_Counter_s_reg[0] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/next_round_Counter_s_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/next_round_Counter_s_reg[1] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/next_round_Counter_s_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/next_round_Counter_s_reg[2] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/next_round_Counter_s_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/next_round_Counter_s_reg[3] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/next_round_Counter_s_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch PRESENT_MODULE/F_P/next_round_Counter_s_reg[4] cannot be properly analyzed as its control pin PRESENT_MODULE/F_P/next_round_Counter_s_reg[4]/G is not reached by a timing clock
Related violations: <none>


