// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "11/30/2021 00:40:28"
                                                                                
// Verilog Test Bench template for design : ly_2257_7
// 
// Simulation tool : ModelSim-Altera (Verilog)
// 

`timescale 1 ps/ 1 ps
module ly_2257_7_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg Auto;
reg [13:0] Key;
reg clk_in;
reg reset;
// wires                                               
wire clk_out;
wire clk_out2;
wire [7:0]  codeout;
wire [20:0]  current;
wire [20:0]  div;
wire [3:0]  name1;
wire [3:0]  name2;

// assign statements (if any)                          
ly_2257_7 i1 (
// port map - connection between master ports and signals/registers   
	.Auto(Auto),
	.Key(Key),
	.clk_in(clk_in),
	.clk_out(clk_out),
	.clk_out2(clk_out2),
	.codeout(codeout),
	.current(current),
	.div(div),
	.name1(name1),
	.name2(name2),
	.reset(reset)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

