
Application_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08200000  08200000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004530  082002a0  082002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  082047d0  082047d0  000057d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08204854  08204854  00005854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0820485c  0820485c  0000585c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08204860  08204860  00005860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  08204864  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002ac  2400007c  082048e0  0000607c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000328  082048e0  00006328  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000fd3f  00000000  00000000  000060aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001f0b  00000000  00000000  00015de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000aa0  00000000  00000000  00017cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000821  00000000  00000000  00018798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003698a  00000000  00000000  00018fb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000e966  00000000  00000000  0004f943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015a218  00000000  00000000  0005e2a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001b84c1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003000  00000000  00000000  001b8504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001bb504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

082002a0 <__do_global_dtors_aux>:
 82002a0:	b510      	push	{r4, lr}
 82002a2:	4c05      	ldr	r4, [pc, #20]	@ (82002b8 <__do_global_dtors_aux+0x18>)
 82002a4:	7823      	ldrb	r3, [r4, #0]
 82002a6:	b933      	cbnz	r3, 82002b6 <__do_global_dtors_aux+0x16>
 82002a8:	4b04      	ldr	r3, [pc, #16]	@ (82002bc <__do_global_dtors_aux+0x1c>)
 82002aa:	b113      	cbz	r3, 82002b2 <__do_global_dtors_aux+0x12>
 82002ac:	4804      	ldr	r0, [pc, #16]	@ (82002c0 <__do_global_dtors_aux+0x20>)
 82002ae:	f3af 8000 	nop.w
 82002b2:	2301      	movs	r3, #1
 82002b4:	7023      	strb	r3, [r4, #0]
 82002b6:	bd10      	pop	{r4, pc}
 82002b8:	2400007c 	.word	0x2400007c
 82002bc:	00000000 	.word	0x00000000
 82002c0:	082047b8 	.word	0x082047b8

082002c4 <frame_dummy>:
 82002c4:	b508      	push	{r3, lr}
 82002c6:	4b03      	ldr	r3, [pc, #12]	@ (82002d4 <frame_dummy+0x10>)
 82002c8:	b11b      	cbz	r3, 82002d2 <frame_dummy+0xe>
 82002ca:	4903      	ldr	r1, [pc, #12]	@ (82002d8 <frame_dummy+0x14>)
 82002cc:	4803      	ldr	r0, [pc, #12]	@ (82002dc <frame_dummy+0x18>)
 82002ce:	f3af 8000 	nop.w
 82002d2:	bd08      	pop	{r3, pc}
 82002d4:	00000000 	.word	0x00000000
 82002d8:	24000080 	.word	0x24000080
 82002dc:	082047b8 	.word	0x082047b8

082002e0 <strlen>:
 82002e0:	4603      	mov	r3, r0
 82002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 82002e6:	2a00      	cmp	r2, #0
 82002e8:	d1fb      	bne.n	82002e2 <strlen+0x2>
 82002ea:	1a18      	subs	r0, r3, r0
 82002ec:	3801      	subs	r0, #1
 82002ee:	4770      	bx	lr

082002f0 <memchr>:
 82002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 82002f4:	2a10      	cmp	r2, #16
 82002f6:	db2b      	blt.n	8200350 <memchr+0x60>
 82002f8:	f010 0f07 	tst.w	r0, #7
 82002fc:	d008      	beq.n	8200310 <memchr+0x20>
 82002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8200302:	3a01      	subs	r2, #1
 8200304:	428b      	cmp	r3, r1
 8200306:	d02d      	beq.n	8200364 <memchr+0x74>
 8200308:	f010 0f07 	tst.w	r0, #7
 820030c:	b342      	cbz	r2, 8200360 <memchr+0x70>
 820030e:	d1f6      	bne.n	82002fe <memchr+0xe>
 8200310:	b4f0      	push	{r4, r5, r6, r7}
 8200312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8200316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 820031a:	f022 0407 	bic.w	r4, r2, #7
 820031e:	f07f 0700 	mvns.w	r7, #0
 8200322:	2300      	movs	r3, #0
 8200324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8200328:	3c08      	subs	r4, #8
 820032a:	ea85 0501 	eor.w	r5, r5, r1
 820032e:	ea86 0601 	eor.w	r6, r6, r1
 8200332:	fa85 f547 	uadd8	r5, r5, r7
 8200336:	faa3 f587 	sel	r5, r3, r7
 820033a:	fa86 f647 	uadd8	r6, r6, r7
 820033e:	faa5 f687 	sel	r6, r5, r7
 8200342:	b98e      	cbnz	r6, 8200368 <memchr+0x78>
 8200344:	d1ee      	bne.n	8200324 <memchr+0x34>
 8200346:	bcf0      	pop	{r4, r5, r6, r7}
 8200348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 820034c:	f002 0207 	and.w	r2, r2, #7
 8200350:	b132      	cbz	r2, 8200360 <memchr+0x70>
 8200352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8200356:	3a01      	subs	r2, #1
 8200358:	ea83 0301 	eor.w	r3, r3, r1
 820035c:	b113      	cbz	r3, 8200364 <memchr+0x74>
 820035e:	d1f8      	bne.n	8200352 <memchr+0x62>
 8200360:	2000      	movs	r0, #0
 8200362:	4770      	bx	lr
 8200364:	3801      	subs	r0, #1
 8200366:	4770      	bx	lr
 8200368:	2d00      	cmp	r5, #0
 820036a:	bf06      	itte	eq
 820036c:	4635      	moveq	r5, r6
 820036e:	3803      	subeq	r0, #3
 8200370:	3807      	subne	r0, #7
 8200372:	f015 0f01 	tst.w	r5, #1
 8200376:	d107      	bne.n	8200388 <memchr+0x98>
 8200378:	3001      	adds	r0, #1
 820037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 820037e:	bf02      	ittt	eq
 8200380:	3001      	addeq	r0, #1
 8200382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8200386:	3001      	addeq	r0, #1
 8200388:	bcf0      	pop	{r4, r5, r6, r7}
 820038a:	3801      	subs	r0, #1
 820038c:	4770      	bx	lr
 820038e:	bf00      	nop

08200390 <__aeabi_uldivmod>:
 8200390:	b953      	cbnz	r3, 82003a8 <__aeabi_uldivmod+0x18>
 8200392:	b94a      	cbnz	r2, 82003a8 <__aeabi_uldivmod+0x18>
 8200394:	2900      	cmp	r1, #0
 8200396:	bf08      	it	eq
 8200398:	2800      	cmpeq	r0, #0
 820039a:	bf1c      	itt	ne
 820039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 82003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 82003a4:	f000 b988 	b.w	82006b8 <__aeabi_idiv0>
 82003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 82003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 82003b0:	f000 f806 	bl	82003c0 <__udivmoddi4>
 82003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 82003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 82003bc:	b004      	add	sp, #16
 82003be:	4770      	bx	lr

082003c0 <__udivmoddi4>:
 82003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 82003c4:	9d08      	ldr	r5, [sp, #32]
 82003c6:	468e      	mov	lr, r1
 82003c8:	4604      	mov	r4, r0
 82003ca:	4688      	mov	r8, r1
 82003cc:	2b00      	cmp	r3, #0
 82003ce:	d14a      	bne.n	8200466 <__udivmoddi4+0xa6>
 82003d0:	428a      	cmp	r2, r1
 82003d2:	4617      	mov	r7, r2
 82003d4:	d962      	bls.n	820049c <__udivmoddi4+0xdc>
 82003d6:	fab2 f682 	clz	r6, r2
 82003da:	b14e      	cbz	r6, 82003f0 <__udivmoddi4+0x30>
 82003dc:	f1c6 0320 	rsb	r3, r6, #32
 82003e0:	fa01 f806 	lsl.w	r8, r1, r6
 82003e4:	fa20 f303 	lsr.w	r3, r0, r3
 82003e8:	40b7      	lsls	r7, r6
 82003ea:	ea43 0808 	orr.w	r8, r3, r8
 82003ee:	40b4      	lsls	r4, r6
 82003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 82003f4:	fa1f fc87 	uxth.w	ip, r7
 82003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 82003fc:	0c23      	lsrs	r3, r4, #16
 82003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8200402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8200406:	fb01 f20c 	mul.w	r2, r1, ip
 820040a:	429a      	cmp	r2, r3
 820040c:	d909      	bls.n	8200422 <__udivmoddi4+0x62>
 820040e:	18fb      	adds	r3, r7, r3
 8200410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8200414:	f080 80ea 	bcs.w	82005ec <__udivmoddi4+0x22c>
 8200418:	429a      	cmp	r2, r3
 820041a:	f240 80e7 	bls.w	82005ec <__udivmoddi4+0x22c>
 820041e:	3902      	subs	r1, #2
 8200420:	443b      	add	r3, r7
 8200422:	1a9a      	subs	r2, r3, r2
 8200424:	b2a3      	uxth	r3, r4
 8200426:	fbb2 f0fe 	udiv	r0, r2, lr
 820042a:	fb0e 2210 	mls	r2, lr, r0, r2
 820042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8200432:	fb00 fc0c 	mul.w	ip, r0, ip
 8200436:	459c      	cmp	ip, r3
 8200438:	d909      	bls.n	820044e <__udivmoddi4+0x8e>
 820043a:	18fb      	adds	r3, r7, r3
 820043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8200440:	f080 80d6 	bcs.w	82005f0 <__udivmoddi4+0x230>
 8200444:	459c      	cmp	ip, r3
 8200446:	f240 80d3 	bls.w	82005f0 <__udivmoddi4+0x230>
 820044a:	443b      	add	r3, r7
 820044c:	3802      	subs	r0, #2
 820044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8200452:	eba3 030c 	sub.w	r3, r3, ip
 8200456:	2100      	movs	r1, #0
 8200458:	b11d      	cbz	r5, 8200462 <__udivmoddi4+0xa2>
 820045a:	40f3      	lsrs	r3, r6
 820045c:	2200      	movs	r2, #0
 820045e:	e9c5 3200 	strd	r3, r2, [r5]
 8200462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8200466:	428b      	cmp	r3, r1
 8200468:	d905      	bls.n	8200476 <__udivmoddi4+0xb6>
 820046a:	b10d      	cbz	r5, 8200470 <__udivmoddi4+0xb0>
 820046c:	e9c5 0100 	strd	r0, r1, [r5]
 8200470:	2100      	movs	r1, #0
 8200472:	4608      	mov	r0, r1
 8200474:	e7f5      	b.n	8200462 <__udivmoddi4+0xa2>
 8200476:	fab3 f183 	clz	r1, r3
 820047a:	2900      	cmp	r1, #0
 820047c:	d146      	bne.n	820050c <__udivmoddi4+0x14c>
 820047e:	4573      	cmp	r3, lr
 8200480:	d302      	bcc.n	8200488 <__udivmoddi4+0xc8>
 8200482:	4282      	cmp	r2, r0
 8200484:	f200 8105 	bhi.w	8200692 <__udivmoddi4+0x2d2>
 8200488:	1a84      	subs	r4, r0, r2
 820048a:	eb6e 0203 	sbc.w	r2, lr, r3
 820048e:	2001      	movs	r0, #1
 8200490:	4690      	mov	r8, r2
 8200492:	2d00      	cmp	r5, #0
 8200494:	d0e5      	beq.n	8200462 <__udivmoddi4+0xa2>
 8200496:	e9c5 4800 	strd	r4, r8, [r5]
 820049a:	e7e2      	b.n	8200462 <__udivmoddi4+0xa2>
 820049c:	2a00      	cmp	r2, #0
 820049e:	f000 8090 	beq.w	82005c2 <__udivmoddi4+0x202>
 82004a2:	fab2 f682 	clz	r6, r2
 82004a6:	2e00      	cmp	r6, #0
 82004a8:	f040 80a4 	bne.w	82005f4 <__udivmoddi4+0x234>
 82004ac:	1a8a      	subs	r2, r1, r2
 82004ae:	0c03      	lsrs	r3, r0, #16
 82004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 82004b4:	b280      	uxth	r0, r0
 82004b6:	b2bc      	uxth	r4, r7
 82004b8:	2101      	movs	r1, #1
 82004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 82004be:	fb0e 221c 	mls	r2, lr, ip, r2
 82004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 82004c6:	fb04 f20c 	mul.w	r2, r4, ip
 82004ca:	429a      	cmp	r2, r3
 82004cc:	d907      	bls.n	82004de <__udivmoddi4+0x11e>
 82004ce:	18fb      	adds	r3, r7, r3
 82004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 82004d4:	d202      	bcs.n	82004dc <__udivmoddi4+0x11c>
 82004d6:	429a      	cmp	r2, r3
 82004d8:	f200 80e0 	bhi.w	820069c <__udivmoddi4+0x2dc>
 82004dc:	46c4      	mov	ip, r8
 82004de:	1a9b      	subs	r3, r3, r2
 82004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 82004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 82004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 82004ec:	fb02 f404 	mul.w	r4, r2, r4
 82004f0:	429c      	cmp	r4, r3
 82004f2:	d907      	bls.n	8200504 <__udivmoddi4+0x144>
 82004f4:	18fb      	adds	r3, r7, r3
 82004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 82004fa:	d202      	bcs.n	8200502 <__udivmoddi4+0x142>
 82004fc:	429c      	cmp	r4, r3
 82004fe:	f200 80ca 	bhi.w	8200696 <__udivmoddi4+0x2d6>
 8200502:	4602      	mov	r2, r0
 8200504:	1b1b      	subs	r3, r3, r4
 8200506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 820050a:	e7a5      	b.n	8200458 <__udivmoddi4+0x98>
 820050c:	f1c1 0620 	rsb	r6, r1, #32
 8200510:	408b      	lsls	r3, r1
 8200512:	fa22 f706 	lsr.w	r7, r2, r6
 8200516:	431f      	orrs	r7, r3
 8200518:	fa0e f401 	lsl.w	r4, lr, r1
 820051c:	fa20 f306 	lsr.w	r3, r0, r6
 8200520:	fa2e fe06 	lsr.w	lr, lr, r6
 8200524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8200528:	4323      	orrs	r3, r4
 820052a:	fa00 f801 	lsl.w	r8, r0, r1
 820052e:	fa1f fc87 	uxth.w	ip, r7
 8200532:	fbbe f0f9 	udiv	r0, lr, r9
 8200536:	0c1c      	lsrs	r4, r3, #16
 8200538:	fb09 ee10 	mls	lr, r9, r0, lr
 820053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8200540:	fb00 fe0c 	mul.w	lr, r0, ip
 8200544:	45a6      	cmp	lr, r4
 8200546:	fa02 f201 	lsl.w	r2, r2, r1
 820054a:	d909      	bls.n	8200560 <__udivmoddi4+0x1a0>
 820054c:	193c      	adds	r4, r7, r4
 820054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8200552:	f080 809c 	bcs.w	820068e <__udivmoddi4+0x2ce>
 8200556:	45a6      	cmp	lr, r4
 8200558:	f240 8099 	bls.w	820068e <__udivmoddi4+0x2ce>
 820055c:	3802      	subs	r0, #2
 820055e:	443c      	add	r4, r7
 8200560:	eba4 040e 	sub.w	r4, r4, lr
 8200564:	fa1f fe83 	uxth.w	lr, r3
 8200568:	fbb4 f3f9 	udiv	r3, r4, r9
 820056c:	fb09 4413 	mls	r4, r9, r3, r4
 8200570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8200574:	fb03 fc0c 	mul.w	ip, r3, ip
 8200578:	45a4      	cmp	ip, r4
 820057a:	d908      	bls.n	820058e <__udivmoddi4+0x1ce>
 820057c:	193c      	adds	r4, r7, r4
 820057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8200582:	f080 8082 	bcs.w	820068a <__udivmoddi4+0x2ca>
 8200586:	45a4      	cmp	ip, r4
 8200588:	d97f      	bls.n	820068a <__udivmoddi4+0x2ca>
 820058a:	3b02      	subs	r3, #2
 820058c:	443c      	add	r4, r7
 820058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8200592:	eba4 040c 	sub.w	r4, r4, ip
 8200596:	fba0 ec02 	umull	lr, ip, r0, r2
 820059a:	4564      	cmp	r4, ip
 820059c:	4673      	mov	r3, lr
 820059e:	46e1      	mov	r9, ip
 82005a0:	d362      	bcc.n	8200668 <__udivmoddi4+0x2a8>
 82005a2:	d05f      	beq.n	8200664 <__udivmoddi4+0x2a4>
 82005a4:	b15d      	cbz	r5, 82005be <__udivmoddi4+0x1fe>
 82005a6:	ebb8 0203 	subs.w	r2, r8, r3
 82005aa:	eb64 0409 	sbc.w	r4, r4, r9
 82005ae:	fa04 f606 	lsl.w	r6, r4, r6
 82005b2:	fa22 f301 	lsr.w	r3, r2, r1
 82005b6:	431e      	orrs	r6, r3
 82005b8:	40cc      	lsrs	r4, r1
 82005ba:	e9c5 6400 	strd	r6, r4, [r5]
 82005be:	2100      	movs	r1, #0
 82005c0:	e74f      	b.n	8200462 <__udivmoddi4+0xa2>
 82005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 82005c6:	0c01      	lsrs	r1, r0, #16
 82005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 82005cc:	b280      	uxth	r0, r0
 82005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 82005d2:	463b      	mov	r3, r7
 82005d4:	4638      	mov	r0, r7
 82005d6:	463c      	mov	r4, r7
 82005d8:	46b8      	mov	r8, r7
 82005da:	46be      	mov	lr, r7
 82005dc:	2620      	movs	r6, #32
 82005de:	fbb1 f1f7 	udiv	r1, r1, r7
 82005e2:	eba2 0208 	sub.w	r2, r2, r8
 82005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 82005ea:	e766      	b.n	82004ba <__udivmoddi4+0xfa>
 82005ec:	4601      	mov	r1, r0
 82005ee:	e718      	b.n	8200422 <__udivmoddi4+0x62>
 82005f0:	4610      	mov	r0, r2
 82005f2:	e72c      	b.n	820044e <__udivmoddi4+0x8e>
 82005f4:	f1c6 0220 	rsb	r2, r6, #32
 82005f8:	fa2e f302 	lsr.w	r3, lr, r2
 82005fc:	40b7      	lsls	r7, r6
 82005fe:	40b1      	lsls	r1, r6
 8200600:	fa20 f202 	lsr.w	r2, r0, r2
 8200604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8200608:	430a      	orrs	r2, r1
 820060a:	fbb3 f8fe 	udiv	r8, r3, lr
 820060e:	b2bc      	uxth	r4, r7
 8200610:	fb0e 3318 	mls	r3, lr, r8, r3
 8200614:	0c11      	lsrs	r1, r2, #16
 8200616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 820061a:	fb08 f904 	mul.w	r9, r8, r4
 820061e:	40b0      	lsls	r0, r6
 8200620:	4589      	cmp	r9, r1
 8200622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8200626:	b280      	uxth	r0, r0
 8200628:	d93e      	bls.n	82006a8 <__udivmoddi4+0x2e8>
 820062a:	1879      	adds	r1, r7, r1
 820062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8200630:	d201      	bcs.n	8200636 <__udivmoddi4+0x276>
 8200632:	4589      	cmp	r9, r1
 8200634:	d81f      	bhi.n	8200676 <__udivmoddi4+0x2b6>
 8200636:	eba1 0109 	sub.w	r1, r1, r9
 820063a:	fbb1 f9fe 	udiv	r9, r1, lr
 820063e:	fb09 f804 	mul.w	r8, r9, r4
 8200642:	fb0e 1119 	mls	r1, lr, r9, r1
 8200646:	b292      	uxth	r2, r2
 8200648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 820064c:	4542      	cmp	r2, r8
 820064e:	d229      	bcs.n	82006a4 <__udivmoddi4+0x2e4>
 8200650:	18ba      	adds	r2, r7, r2
 8200652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8200656:	d2c4      	bcs.n	82005e2 <__udivmoddi4+0x222>
 8200658:	4542      	cmp	r2, r8
 820065a:	d2c2      	bcs.n	82005e2 <__udivmoddi4+0x222>
 820065c:	f1a9 0102 	sub.w	r1, r9, #2
 8200660:	443a      	add	r2, r7
 8200662:	e7be      	b.n	82005e2 <__udivmoddi4+0x222>
 8200664:	45f0      	cmp	r8, lr
 8200666:	d29d      	bcs.n	82005a4 <__udivmoddi4+0x1e4>
 8200668:	ebbe 0302 	subs.w	r3, lr, r2
 820066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8200670:	3801      	subs	r0, #1
 8200672:	46e1      	mov	r9, ip
 8200674:	e796      	b.n	82005a4 <__udivmoddi4+0x1e4>
 8200676:	eba7 0909 	sub.w	r9, r7, r9
 820067a:	4449      	add	r1, r9
 820067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8200680:	fbb1 f9fe 	udiv	r9, r1, lr
 8200684:	fb09 f804 	mul.w	r8, r9, r4
 8200688:	e7db      	b.n	8200642 <__udivmoddi4+0x282>
 820068a:	4673      	mov	r3, lr
 820068c:	e77f      	b.n	820058e <__udivmoddi4+0x1ce>
 820068e:	4650      	mov	r0, sl
 8200690:	e766      	b.n	8200560 <__udivmoddi4+0x1a0>
 8200692:	4608      	mov	r0, r1
 8200694:	e6fd      	b.n	8200492 <__udivmoddi4+0xd2>
 8200696:	443b      	add	r3, r7
 8200698:	3a02      	subs	r2, #2
 820069a:	e733      	b.n	8200504 <__udivmoddi4+0x144>
 820069c:	f1ac 0c02 	sub.w	ip, ip, #2
 82006a0:	443b      	add	r3, r7
 82006a2:	e71c      	b.n	82004de <__udivmoddi4+0x11e>
 82006a4:	4649      	mov	r1, r9
 82006a6:	e79c      	b.n	82005e2 <__udivmoddi4+0x222>
 82006a8:	eba1 0109 	sub.w	r1, r1, r9
 82006ac:	46c4      	mov	ip, r8
 82006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 82006b2:	fb09 f804 	mul.w	r8, r9, r4
 82006b6:	e7c4      	b.n	8200642 <__udivmoddi4+0x282>

082006b8 <__aeabi_idiv0>:
 82006b8:	4770      	bx	lr
 82006ba:	bf00      	nop

082006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 82006bc:	b580      	push	{r7, lr}
 82006be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 82006c0:	f000 fc5a 	bl	8200f78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 82006c4:	f000 f83c 	bl	8200740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 82006c8:	f000 f8a4 	bl	8200814 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 82006cc:	2000      	movs	r0, #0
 82006ce:	f000 fa8b 	bl	8200be8 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 82006d2:	2001      	movs	r0, #1
 82006d4:	f000 fa88 	bl	8200be8 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 82006d8:	2002      	movs	r0, #2
 82006da:	f000 fa85 	bl	8200be8 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 82006de:	2101      	movs	r1, #1
 82006e0:	2000      	movs	r0, #0
 82006e2:	f000 faf7 	bl	8200cd4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 82006e6:	4b13      	ldr	r3, [pc, #76]	@ (8200734 <main+0x78>)
 82006e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 82006ec:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 82006ee:	4b11      	ldr	r3, [pc, #68]	@ (8200734 <main+0x78>)
 82006f0:	2200      	movs	r2, #0
 82006f2:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 82006f4:	4b0f      	ldr	r3, [pc, #60]	@ (8200734 <main+0x78>)
 82006f6:	2200      	movs	r2, #0
 82006f8:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 82006fa:	4b0e      	ldr	r3, [pc, #56]	@ (8200734 <main+0x78>)
 82006fc:	2200      	movs	r2, #0
 82006fe:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8200700:	4b0c      	ldr	r3, [pc, #48]	@ (8200734 <main+0x78>)
 8200702:	2200      	movs	r2, #0
 8200704:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8200706:	490b      	ldr	r1, [pc, #44]	@ (8200734 <main+0x78>)
 8200708:	2000      	movs	r0, #0
 820070a:	f000 fb73 	bl	8200df4 <BSP_COM_Init>
 820070e:	4603      	mov	r3, r0
 8200710:	2b00      	cmp	r3, #0
 8200712:	d001      	beq.n	8200718 <main+0x5c>
  {
    Error_Handler();
 8200714:	f000 f8f8 	bl	8200908 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // Toggle Green LED
 8200718:	2102      	movs	r1, #2
 820071a:	4807      	ldr	r0, [pc, #28]	@ (8200738 <main+0x7c>)
 820071c:	f001 f829 	bl	8201772 <HAL_GPIO_TogglePin>
      print_uart("Hello from Application!\r\n");   // Print over USART3
 8200720:	4806      	ldr	r0, [pc, #24]	@ (820073c <main+0x80>)
 8200722:	f000 f8cb 	bl	82008bc <print_uart>
      HAL_Delay(2000);  // 2 seconds
 8200726:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 820072a:	f000 fcb7 	bl	820109c <HAL_Delay>
    {
 820072e:	bf00      	nop
 8200730:	e7f2      	b.n	8200718 <main+0x5c>
 8200732:	bf00      	nop
 8200734:	2400012c 	.word	0x2400012c
 8200738:	58021000 	.word	0x58021000
 820073c:	082047d0 	.word	0x082047d0

08200740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8200740:	b580      	push	{r7, lr}
 8200742:	b09c      	sub	sp, #112	@ 0x70
 8200744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8200746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 820074a:	224c      	movs	r2, #76	@ 0x4c
 820074c:	2100      	movs	r1, #0
 820074e:	4618      	mov	r0, r3
 8200750:	f003 fbb4 	bl	8203ebc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8200754:	1d3b      	adds	r3, r7, #4
 8200756:	2220      	movs	r2, #32
 8200758:	2100      	movs	r1, #0
 820075a:	4618      	mov	r0, r3
 820075c:	f003 fbae 	bl	8203ebc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8200760:	2002      	movs	r0, #2
 8200762:	f001 f821 	bl	82017a8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8200766:	2300      	movs	r3, #0
 8200768:	603b      	str	r3, [r7, #0]
 820076a:	4b28      	ldr	r3, [pc, #160]	@ (820080c <SystemClock_Config+0xcc>)
 820076c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 820076e:	4a27      	ldr	r2, [pc, #156]	@ (820080c <SystemClock_Config+0xcc>)
 8200770:	f023 0301 	bic.w	r3, r3, #1
 8200774:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8200776:	4b25      	ldr	r3, [pc, #148]	@ (820080c <SystemClock_Config+0xcc>)
 8200778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 820077a:	f003 0301 	and.w	r3, r3, #1
 820077e:	603b      	str	r3, [r7, #0]
 8200780:	4b23      	ldr	r3, [pc, #140]	@ (8200810 <SystemClock_Config+0xd0>)
 8200782:	699b      	ldr	r3, [r3, #24]
 8200784:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8200788:	4a21      	ldr	r2, [pc, #132]	@ (8200810 <SystemClock_Config+0xd0>)
 820078a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 820078e:	6193      	str	r3, [r2, #24]
 8200790:	4b1f      	ldr	r3, [pc, #124]	@ (8200810 <SystemClock_Config+0xd0>)
 8200792:	699b      	ldr	r3, [r3, #24]
 8200794:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8200798:	603b      	str	r3, [r7, #0]
 820079a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 820079c:	bf00      	nop
 820079e:	4b1c      	ldr	r3, [pc, #112]	@ (8200810 <SystemClock_Config+0xd0>)
 82007a0:	699b      	ldr	r3, [r3, #24]
 82007a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 82007a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 82007aa:	d1f8      	bne.n	820079e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 82007ac:	2302      	movs	r3, #2
 82007ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 82007b0:	2301      	movs	r3, #1
 82007b2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 82007b4:	2340      	movs	r3, #64	@ 0x40
 82007b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 82007b8:	2300      	movs	r3, #0
 82007ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 82007bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 82007c0:	4618      	mov	r0, r3
 82007c2:	f001 f82b 	bl	820181c <HAL_RCC_OscConfig>
 82007c6:	4603      	mov	r3, r0
 82007c8:	2b00      	cmp	r3, #0
 82007ca:	d001      	beq.n	82007d0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 82007cc:	f000 f89c 	bl	8200908 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 82007d0:	233f      	movs	r3, #63	@ 0x3f
 82007d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 82007d4:	2300      	movs	r3, #0
 82007d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 82007d8:	2300      	movs	r3, #0
 82007da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 82007dc:	2300      	movs	r3, #0
 82007de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 82007e0:	2300      	movs	r3, #0
 82007e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 82007e4:	2300      	movs	r3, #0
 82007e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 82007e8:	2300      	movs	r3, #0
 82007ea:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 82007ec:	2300      	movs	r3, #0
 82007ee:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 82007f0:	1d3b      	adds	r3, r7, #4
 82007f2:	2101      	movs	r1, #1
 82007f4:	4618      	mov	r0, r3
 82007f6:	f001 fc6b 	bl	82020d0 <HAL_RCC_ClockConfig>
 82007fa:	4603      	mov	r3, r0
 82007fc:	2b00      	cmp	r3, #0
 82007fe:	d001      	beq.n	8200804 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8200800:	f000 f882 	bl	8200908 <Error_Handler>
  }
}
 8200804:	bf00      	nop
 8200806:	3770      	adds	r7, #112	@ 0x70
 8200808:	46bd      	mov	sp, r7
 820080a:	bd80      	pop	{r7, pc}
 820080c:	58000400 	.word	0x58000400
 8200810:	58024800 	.word	0x58024800

08200814 <MX_GPIO_Init>:

  /* USER CODE END USART1_Init 2 */

}
static void MX_GPIO_Init(void)
{
 8200814:	b580      	push	{r7, lr}
 8200816:	b088      	sub	sp, #32
 8200818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 820081a:	f107 030c 	add.w	r3, r7, #12
 820081e:	2200      	movs	r2, #0
 8200820:	601a      	str	r2, [r3, #0]
 8200822:	605a      	str	r2, [r3, #4]
 8200824:	609a      	str	r2, [r3, #8]
 8200826:	60da      	str	r2, [r3, #12]
 8200828:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 820082a:	4b22      	ldr	r3, [pc, #136]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 820082c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200830:	4a20      	ldr	r2, [pc, #128]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 8200832:	f043 0304 	orr.w	r3, r3, #4
 8200836:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 820083a:	4b1e      	ldr	r3, [pc, #120]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 820083c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200840:	f003 0304 	and.w	r3, r3, #4
 8200844:	60bb      	str	r3, [r7, #8]
 8200846:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8200848:	4b1a      	ldr	r3, [pc, #104]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 820084a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 820084e:	4a19      	ldr	r2, [pc, #100]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 8200850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8200854:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200858:	4b16      	ldr	r3, [pc, #88]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 820085a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 820085e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8200862:	607b      	str	r3, [r7, #4]
 8200864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8200866:	4b13      	ldr	r3, [pc, #76]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 8200868:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 820086c:	4a11      	ldr	r2, [pc, #68]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 820086e:	f043 0310 	orr.w	r3, r3, #16
 8200872:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200876:	4b0f      	ldr	r3, [pc, #60]	@ (82008b4 <MX_GPIO_Init+0xa0>)
 8200878:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 820087c:	f003 0310 	and.w	r3, r3, #16
 8200880:	603b      	str	r3, [r7, #0]
 8200882:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8200884:	2200      	movs	r2, #0
 8200886:	2102      	movs	r1, #2
 8200888:	480b      	ldr	r0, [pc, #44]	@ (82008b8 <MX_GPIO_Init+0xa4>)
 820088a:	f000 ff59 	bl	8201740 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 820088e:	2302      	movs	r3, #2
 8200890:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8200892:	2301      	movs	r3, #1
 8200894:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8200896:	2300      	movs	r3, #0
 8200898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 820089a:	2300      	movs	r3, #0
 820089c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 820089e:	f107 030c 	add.w	r3, r7, #12
 82008a2:	4619      	mov	r1, r3
 82008a4:	4804      	ldr	r0, [pc, #16]	@ (82008b8 <MX_GPIO_Init+0xa4>)
 82008a6:	f000 fd9b 	bl	82013e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 82008aa:	bf00      	nop
 82008ac:	3720      	adds	r7, #32
 82008ae:	46bd      	mov	sp, r7
 82008b0:	bd80      	pop	{r7, pc}
 82008b2:	bf00      	nop
 82008b4:	58024400 	.word	0x58024400
 82008b8:	58021000 	.word	0x58021000

082008bc <print_uart>:

/* USER CODE BEGIN 4 */
void print_uart(const char *format, ...)
{
 82008bc:	b40f      	push	{r0, r1, r2, r3}
 82008be:	b580      	push	{r7, lr}
 82008c0:	b0a2      	sub	sp, #136	@ 0x88
 82008c2:	af00      	add	r7, sp, #0
    char uart_buffer[128];  // adjust size if needed
    va_list args;
    va_start(args, format);
 82008c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 82008c8:	607b      	str	r3, [r7, #4]
    vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 82008ca:	f107 0008 	add.w	r0, r7, #8
 82008ce:	687b      	ldr	r3, [r7, #4]
 82008d0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 82008d4:	2180      	movs	r1, #128	@ 0x80
 82008d6:	f003 fae3 	bl	8203ea0 <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 82008da:	f107 0308 	add.w	r3, r7, #8
 82008de:	4618      	mov	r0, r3
 82008e0:	f7ff fcfe 	bl	82002e0 <strlen>
 82008e4:	4603      	mov	r3, r0
 82008e6:	b29a      	uxth	r2, r3
 82008e8:	f107 0108 	add.w	r1, r7, #8
 82008ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 82008f0:	4804      	ldr	r0, [pc, #16]	@ (8200904 <print_uart+0x48>)
 82008f2:	f002 fa91 	bl	8202e18 <HAL_UART_Transmit>
}
 82008f6:	bf00      	nop
 82008f8:	3788      	adds	r7, #136	@ 0x88
 82008fa:	46bd      	mov	sp, r7
 82008fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8200900:	b004      	add	sp, #16
 8200902:	4770      	bx	lr
 8200904:	24000098 	.word	0x24000098

08200908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8200908:	b480      	push	{r7}
 820090a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 820090c:	b672      	cpsid	i
}
 820090e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8200910:	bf00      	nop
 8200912:	e7fd      	b.n	8200910 <Error_Handler+0x8>

08200914 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8200914:	b480      	push	{r7}
 8200916:	b083      	sub	sp, #12
 8200918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 820091a:	4b0a      	ldr	r3, [pc, #40]	@ (8200944 <HAL_MspInit+0x30>)
 820091c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8200920:	4a08      	ldr	r2, [pc, #32]	@ (8200944 <HAL_MspInit+0x30>)
 8200922:	f043 0302 	orr.w	r3, r3, #2
 8200926:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 820092a:	4b06      	ldr	r3, [pc, #24]	@ (8200944 <HAL_MspInit+0x30>)
 820092c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8200930:	f003 0302 	and.w	r3, r3, #2
 8200934:	607b      	str	r3, [r7, #4]
 8200936:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8200938:	bf00      	nop
 820093a:	370c      	adds	r7, #12
 820093c:	46bd      	mov	sp, r7
 820093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8200942:	4770      	bx	lr
 8200944:	58024400 	.word	0x58024400

08200948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8200948:	b480      	push	{r7}
 820094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 820094c:	bf00      	nop
 820094e:	e7fd      	b.n	820094c <NMI_Handler+0x4>

08200950 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8200950:	b480      	push	{r7}
 8200952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8200954:	bf00      	nop
 8200956:	e7fd      	b.n	8200954 <HardFault_Handler+0x4>

08200958 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8200958:	b480      	push	{r7}
 820095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 820095c:	bf00      	nop
 820095e:	e7fd      	b.n	820095c <MemManage_Handler+0x4>

08200960 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8200960:	b480      	push	{r7}
 8200962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8200964:	bf00      	nop
 8200966:	e7fd      	b.n	8200964 <BusFault_Handler+0x4>

08200968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8200968:	b480      	push	{r7}
 820096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 820096c:	bf00      	nop
 820096e:	e7fd      	b.n	820096c <UsageFault_Handler+0x4>

08200970 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8200970:	b480      	push	{r7}
 8200972:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8200974:	bf00      	nop
 8200976:	46bd      	mov	sp, r7
 8200978:	f85d 7b04 	ldr.w	r7, [sp], #4
 820097c:	4770      	bx	lr

0820097e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 820097e:	b480      	push	{r7}
 8200980:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8200982:	bf00      	nop
 8200984:	46bd      	mov	sp, r7
 8200986:	f85d 7b04 	ldr.w	r7, [sp], #4
 820098a:	4770      	bx	lr

0820098c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 820098c:	b480      	push	{r7}
 820098e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8200990:	bf00      	nop
 8200992:	46bd      	mov	sp, r7
 8200994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8200998:	4770      	bx	lr

0820099a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 820099a:	b580      	push	{r7, lr}
 820099c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 820099e:	f000 fb5d 	bl	820105c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 82009a2:	bf00      	nop
 82009a4:	bd80      	pop	{r7, pc}

082009a6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 82009a6:	b580      	push	{r7, lr}
 82009a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 82009aa:	2000      	movs	r0, #0
 82009ac:	f000 fa04 	bl	8200db8 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 82009b0:	bf00      	nop
 82009b2:	bd80      	pop	{r7, pc}

082009b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 82009b4:	b580      	push	{r7, lr}
 82009b6:	b086      	sub	sp, #24
 82009b8:	af00      	add	r7, sp, #0
 82009ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 82009bc:	4a14      	ldr	r2, [pc, #80]	@ (8200a10 <_sbrk+0x5c>)
 82009be:	4b15      	ldr	r3, [pc, #84]	@ (8200a14 <_sbrk+0x60>)
 82009c0:	1ad3      	subs	r3, r2, r3
 82009c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 82009c4:	697b      	ldr	r3, [r7, #20]
 82009c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 82009c8:	4b13      	ldr	r3, [pc, #76]	@ (8200a18 <_sbrk+0x64>)
 82009ca:	681b      	ldr	r3, [r3, #0]
 82009cc:	2b00      	cmp	r3, #0
 82009ce:	d102      	bne.n	82009d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 82009d0:	4b11      	ldr	r3, [pc, #68]	@ (8200a18 <_sbrk+0x64>)
 82009d2:	4a12      	ldr	r2, [pc, #72]	@ (8200a1c <_sbrk+0x68>)
 82009d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 82009d6:	4b10      	ldr	r3, [pc, #64]	@ (8200a18 <_sbrk+0x64>)
 82009d8:	681a      	ldr	r2, [r3, #0]
 82009da:	687b      	ldr	r3, [r7, #4]
 82009dc:	4413      	add	r3, r2
 82009de:	693a      	ldr	r2, [r7, #16]
 82009e0:	429a      	cmp	r2, r3
 82009e2:	d207      	bcs.n	82009f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 82009e4:	f003 fa72 	bl	8203ecc <__errno>
 82009e8:	4603      	mov	r3, r0
 82009ea:	220c      	movs	r2, #12
 82009ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 82009ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 82009f2:	e009      	b.n	8200a08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 82009f4:	4b08      	ldr	r3, [pc, #32]	@ (8200a18 <_sbrk+0x64>)
 82009f6:	681b      	ldr	r3, [r3, #0]
 82009f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 82009fa:	4b07      	ldr	r3, [pc, #28]	@ (8200a18 <_sbrk+0x64>)
 82009fc:	681a      	ldr	r2, [r3, #0]
 82009fe:	687b      	ldr	r3, [r7, #4]
 8200a00:	4413      	add	r3, r2
 8200a02:	4a05      	ldr	r2, [pc, #20]	@ (8200a18 <_sbrk+0x64>)
 8200a04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8200a06:	68fb      	ldr	r3, [r7, #12]
}
 8200a08:	4618      	mov	r0, r3
 8200a0a:	3718      	adds	r7, #24
 8200a0c:	46bd      	mov	sp, r7
 8200a0e:	bd80      	pop	{r7, pc}
 8200a10:	24080000 	.word	0x24080000
 8200a14:	00000400 	.word	0x00000400
 8200a18:	2400013c 	.word	0x2400013c
 8200a1c:	24000328 	.word	0x24000328

08200a20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8200a20:	b480      	push	{r7}
 8200a22:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8200a24:	4b43      	ldr	r3, [pc, #268]	@ (8200b34 <SystemInit+0x114>)
 8200a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8200a2a:	4a42      	ldr	r2, [pc, #264]	@ (8200b34 <SystemInit+0x114>)
 8200a2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8200a30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8200a34:	4b40      	ldr	r3, [pc, #256]	@ (8200b38 <SystemInit+0x118>)
 8200a36:	681b      	ldr	r3, [r3, #0]
 8200a38:	f003 030f 	and.w	r3, r3, #15
 8200a3c:	2b06      	cmp	r3, #6
 8200a3e:	d807      	bhi.n	8200a50 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8200a40:	4b3d      	ldr	r3, [pc, #244]	@ (8200b38 <SystemInit+0x118>)
 8200a42:	681b      	ldr	r3, [r3, #0]
 8200a44:	f023 030f 	bic.w	r3, r3, #15
 8200a48:	4a3b      	ldr	r2, [pc, #236]	@ (8200b38 <SystemInit+0x118>)
 8200a4a:	f043 0307 	orr.w	r3, r3, #7
 8200a4e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8200a50:	4b3a      	ldr	r3, [pc, #232]	@ (8200b3c <SystemInit+0x11c>)
 8200a52:	681b      	ldr	r3, [r3, #0]
 8200a54:	4a39      	ldr	r2, [pc, #228]	@ (8200b3c <SystemInit+0x11c>)
 8200a56:	f043 0301 	orr.w	r3, r3, #1
 8200a5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8200a5c:	4b37      	ldr	r3, [pc, #220]	@ (8200b3c <SystemInit+0x11c>)
 8200a5e:	2200      	movs	r2, #0
 8200a60:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8200a62:	4b36      	ldr	r3, [pc, #216]	@ (8200b3c <SystemInit+0x11c>)
 8200a64:	681a      	ldr	r2, [r3, #0]
 8200a66:	4935      	ldr	r1, [pc, #212]	@ (8200b3c <SystemInit+0x11c>)
 8200a68:	4b35      	ldr	r3, [pc, #212]	@ (8200b40 <SystemInit+0x120>)
 8200a6a:	4013      	ands	r3, r2
 8200a6c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8200a6e:	4b32      	ldr	r3, [pc, #200]	@ (8200b38 <SystemInit+0x118>)
 8200a70:	681b      	ldr	r3, [r3, #0]
 8200a72:	f003 0308 	and.w	r3, r3, #8
 8200a76:	2b00      	cmp	r3, #0
 8200a78:	d007      	beq.n	8200a8a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8200a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8200b38 <SystemInit+0x118>)
 8200a7c:	681b      	ldr	r3, [r3, #0]
 8200a7e:	f023 030f 	bic.w	r3, r3, #15
 8200a82:	4a2d      	ldr	r2, [pc, #180]	@ (8200b38 <SystemInit+0x118>)
 8200a84:	f043 0307 	orr.w	r3, r3, #7
 8200a88:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8200a8a:	4b2c      	ldr	r3, [pc, #176]	@ (8200b3c <SystemInit+0x11c>)
 8200a8c:	2200      	movs	r2, #0
 8200a8e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8200a90:	4b2a      	ldr	r3, [pc, #168]	@ (8200b3c <SystemInit+0x11c>)
 8200a92:	2200      	movs	r2, #0
 8200a94:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8200a96:	4b29      	ldr	r3, [pc, #164]	@ (8200b3c <SystemInit+0x11c>)
 8200a98:	2200      	movs	r2, #0
 8200a9a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8200a9c:	4b27      	ldr	r3, [pc, #156]	@ (8200b3c <SystemInit+0x11c>)
 8200a9e:	4a29      	ldr	r2, [pc, #164]	@ (8200b44 <SystemInit+0x124>)
 8200aa0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8200aa2:	4b26      	ldr	r3, [pc, #152]	@ (8200b3c <SystemInit+0x11c>)
 8200aa4:	4a28      	ldr	r2, [pc, #160]	@ (8200b48 <SystemInit+0x128>)
 8200aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8200aa8:	4b24      	ldr	r3, [pc, #144]	@ (8200b3c <SystemInit+0x11c>)
 8200aaa:	4a28      	ldr	r2, [pc, #160]	@ (8200b4c <SystemInit+0x12c>)
 8200aac:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8200aae:	4b23      	ldr	r3, [pc, #140]	@ (8200b3c <SystemInit+0x11c>)
 8200ab0:	2200      	movs	r2, #0
 8200ab2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8200ab4:	4b21      	ldr	r3, [pc, #132]	@ (8200b3c <SystemInit+0x11c>)
 8200ab6:	4a25      	ldr	r2, [pc, #148]	@ (8200b4c <SystemInit+0x12c>)
 8200ab8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8200aba:	4b20      	ldr	r3, [pc, #128]	@ (8200b3c <SystemInit+0x11c>)
 8200abc:	2200      	movs	r2, #0
 8200abe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8200ac0:	4b1e      	ldr	r3, [pc, #120]	@ (8200b3c <SystemInit+0x11c>)
 8200ac2:	4a22      	ldr	r2, [pc, #136]	@ (8200b4c <SystemInit+0x12c>)
 8200ac4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8200ac6:	4b1d      	ldr	r3, [pc, #116]	@ (8200b3c <SystemInit+0x11c>)
 8200ac8:	2200      	movs	r2, #0
 8200aca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8200acc:	4b1b      	ldr	r3, [pc, #108]	@ (8200b3c <SystemInit+0x11c>)
 8200ace:	681b      	ldr	r3, [r3, #0]
 8200ad0:	4a1a      	ldr	r2, [pc, #104]	@ (8200b3c <SystemInit+0x11c>)
 8200ad2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8200ad6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8200ad8:	4b18      	ldr	r3, [pc, #96]	@ (8200b3c <SystemInit+0x11c>)
 8200ada:	2200      	movs	r2, #0
 8200adc:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8200ade:	4b1c      	ldr	r3, [pc, #112]	@ (8200b50 <SystemInit+0x130>)
 8200ae0:	681a      	ldr	r2, [r3, #0]
 8200ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8200b54 <SystemInit+0x134>)
 8200ae4:	4013      	ands	r3, r2
 8200ae6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8200aea:	d202      	bcs.n	8200af2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8200aec:	4b1a      	ldr	r3, [pc, #104]	@ (8200b58 <SystemInit+0x138>)
 8200aee:	2201      	movs	r2, #1
 8200af0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8200af2:	4b12      	ldr	r3, [pc, #72]	@ (8200b3c <SystemInit+0x11c>)
 8200af4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8200af8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8200afc:	2b00      	cmp	r3, #0
 8200afe:	d113      	bne.n	8200b28 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8200b00:	4b0e      	ldr	r3, [pc, #56]	@ (8200b3c <SystemInit+0x11c>)
 8200b02:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8200b06:	4a0d      	ldr	r2, [pc, #52]	@ (8200b3c <SystemInit+0x11c>)
 8200b08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8200b0c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8200b10:	4b12      	ldr	r3, [pc, #72]	@ (8200b5c <SystemInit+0x13c>)
 8200b12:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8200b16:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8200b18:	4b08      	ldr	r3, [pc, #32]	@ (8200b3c <SystemInit+0x11c>)
 8200b1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8200b1e:	4a07      	ldr	r2, [pc, #28]	@ (8200b3c <SystemInit+0x11c>)
 8200b20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8200b24:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8200b28:	bf00      	nop
 8200b2a:	46bd      	mov	sp, r7
 8200b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8200b30:	4770      	bx	lr
 8200b32:	bf00      	nop
 8200b34:	e000ed00 	.word	0xe000ed00
 8200b38:	52002000 	.word	0x52002000
 8200b3c:	58024400 	.word	0x58024400
 8200b40:	eaf6ed7f 	.word	0xeaf6ed7f
 8200b44:	02020200 	.word	0x02020200
 8200b48:	01ff0000 	.word	0x01ff0000
 8200b4c:	01010280 	.word	0x01010280
 8200b50:	5c001000 	.word	0x5c001000
 8200b54:	ffff0000 	.word	0xffff0000
 8200b58:	51008108 	.word	0x51008108
 8200b5c:	52004000 	.word	0x52004000

08200b60 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8200b60:	b480      	push	{r7}
 8200b62:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8200b64:	4b09      	ldr	r3, [pc, #36]	@ (8200b8c <ExitRun0Mode+0x2c>)
 8200b66:	68db      	ldr	r3, [r3, #12]
 8200b68:	4a08      	ldr	r2, [pc, #32]	@ (8200b8c <ExitRun0Mode+0x2c>)
 8200b6a:	f043 0302 	orr.w	r3, r3, #2
 8200b6e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8200b70:	bf00      	nop
 8200b72:	4b06      	ldr	r3, [pc, #24]	@ (8200b8c <ExitRun0Mode+0x2c>)
 8200b74:	685b      	ldr	r3, [r3, #4]
 8200b76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8200b7a:	2b00      	cmp	r3, #0
 8200b7c:	d0f9      	beq.n	8200b72 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8200b7e:	bf00      	nop
 8200b80:	bf00      	nop
 8200b82:	46bd      	mov	sp, r7
 8200b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8200b88:	4770      	bx	lr
 8200b8a:	bf00      	nop
 8200b8c:	58024800 	.word	0x58024800

08200b90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8200b90:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8200bcc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8200b94:	f7ff ffe4 	bl	8200b60 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8200b98:	f7ff ff42 	bl	8200a20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8200b9c:	480c      	ldr	r0, [pc, #48]	@ (8200bd0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8200b9e:	490d      	ldr	r1, [pc, #52]	@ (8200bd4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8200ba0:	4a0d      	ldr	r2, [pc, #52]	@ (8200bd8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8200ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8200ba4:	e002      	b.n	8200bac <LoopCopyDataInit>

08200ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8200ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8200ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8200baa:	3304      	adds	r3, #4

08200bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8200bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8200bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8200bb0:	d3f9      	bcc.n	8200ba6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8200bb2:	4a0a      	ldr	r2, [pc, #40]	@ (8200bdc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8200bb4:	4c0a      	ldr	r4, [pc, #40]	@ (8200be0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8200bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8200bb8:	e001      	b.n	8200bbe <LoopFillZerobss>

08200bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8200bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8200bbc:	3204      	adds	r2, #4

08200bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8200bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8200bc0:	d3fb      	bcc.n	8200bba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8200bc2:	f003 f989 	bl	8203ed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8200bc6:	f7ff fd79 	bl	82006bc <main>
  bx  lr
 8200bca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8200bcc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8200bd0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8200bd4:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8200bd8:	08204864 	.word	0x08204864
  ldr r2, =_sbss
 8200bdc:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8200be0:	24000328 	.word	0x24000328

08200be4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8200be4:	e7fe      	b.n	8200be4 <ADC3_IRQHandler>
	...

08200be8 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8200be8:	b580      	push	{r7, lr}
 8200bea:	b08c      	sub	sp, #48	@ 0x30
 8200bec:	af00      	add	r7, sp, #0
 8200bee:	4603      	mov	r3, r0
 8200bf0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8200bf2:	2300      	movs	r3, #0
 8200bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8200bf6:	79fb      	ldrb	r3, [r7, #7]
 8200bf8:	2b00      	cmp	r3, #0
 8200bfa:	d009      	beq.n	8200c10 <BSP_LED_Init+0x28>
 8200bfc:	79fb      	ldrb	r3, [r7, #7]
 8200bfe:	2b01      	cmp	r3, #1
 8200c00:	d006      	beq.n	8200c10 <BSP_LED_Init+0x28>
 8200c02:	79fb      	ldrb	r3, [r7, #7]
 8200c04:	2b02      	cmp	r3, #2
 8200c06:	d003      	beq.n	8200c10 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8200c08:	f06f 0301 	mvn.w	r3, #1
 8200c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8200c0e:	e055      	b.n	8200cbc <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8200c10:	79fb      	ldrb	r3, [r7, #7]
 8200c12:	2b00      	cmp	r3, #0
 8200c14:	d10f      	bne.n	8200c36 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8200c16:	4b2c      	ldr	r3, [pc, #176]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200c1c:	4a2a      	ldr	r2, [pc, #168]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c1e:	f043 0302 	orr.w	r3, r3, #2
 8200c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200c26:	4b28      	ldr	r3, [pc, #160]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200c2c:	f003 0302 	and.w	r3, r3, #2
 8200c30:	617b      	str	r3, [r7, #20]
 8200c32:	697b      	ldr	r3, [r7, #20]
 8200c34:	e021      	b.n	8200c7a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8200c36:	79fb      	ldrb	r3, [r7, #7]
 8200c38:	2b01      	cmp	r3, #1
 8200c3a:	d10f      	bne.n	8200c5c <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8200c3c:	4b22      	ldr	r3, [pc, #136]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200c42:	4a21      	ldr	r2, [pc, #132]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c44:	f043 0302 	orr.w	r3, r3, #2
 8200c48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200c52:	f003 0302 	and.w	r3, r3, #2
 8200c56:	613b      	str	r3, [r7, #16]
 8200c58:	693b      	ldr	r3, [r7, #16]
 8200c5a:	e00e      	b.n	8200c7a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8200c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200c62:	4a19      	ldr	r2, [pc, #100]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c64:	f043 0302 	orr.w	r3, r3, #2
 8200c68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200c6c:	4b16      	ldr	r3, [pc, #88]	@ (8200cc8 <BSP_LED_Init+0xe0>)
 8200c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200c72:	f003 0302 	and.w	r3, r3, #2
 8200c76:	60fb      	str	r3, [r7, #12]
 8200c78:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8200c7a:	79fb      	ldrb	r3, [r7, #7]
 8200c7c:	4a13      	ldr	r2, [pc, #76]	@ (8200ccc <BSP_LED_Init+0xe4>)
 8200c7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8200c82:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8200c84:	2301      	movs	r3, #1
 8200c86:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8200c88:	2300      	movs	r3, #0
 8200c8a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8200c8c:	2303      	movs	r3, #3
 8200c8e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8200c90:	79fb      	ldrb	r3, [r7, #7]
 8200c92:	4a0f      	ldr	r2, [pc, #60]	@ (8200cd0 <BSP_LED_Init+0xe8>)
 8200c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8200c98:	f107 0218 	add.w	r2, r7, #24
 8200c9c:	4611      	mov	r1, r2
 8200c9e:	4618      	mov	r0, r3
 8200ca0:	f000 fb9e 	bl	82013e0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8200ca4:	79fb      	ldrb	r3, [r7, #7]
 8200ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8200cd0 <BSP_LED_Init+0xe8>)
 8200ca8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8200cac:	79fb      	ldrb	r3, [r7, #7]
 8200cae:	4a07      	ldr	r2, [pc, #28]	@ (8200ccc <BSP_LED_Init+0xe4>)
 8200cb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8200cb4:	2200      	movs	r2, #0
 8200cb6:	4619      	mov	r1, r3
 8200cb8:	f000 fd42 	bl	8201740 <HAL_GPIO_WritePin>
  }

  return ret;
 8200cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8200cbe:	4618      	mov	r0, r3
 8200cc0:	3730      	adds	r7, #48	@ 0x30
 8200cc2:	46bd      	mov	sp, r7
 8200cc4:	bd80      	pop	{r7, pc}
 8200cc6:	bf00      	nop
 8200cc8:	58024400 	.word	0x58024400
 8200ccc:	082047fc 	.word	0x082047fc
 8200cd0:	2400000c 	.word	0x2400000c

08200cd4 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8200cd4:	b580      	push	{r7, lr}
 8200cd6:	b088      	sub	sp, #32
 8200cd8:	af00      	add	r7, sp, #0
 8200cda:	4603      	mov	r3, r0
 8200cdc:	460a      	mov	r2, r1
 8200cde:	71fb      	strb	r3, [r7, #7]
 8200ce0:	4613      	mov	r3, r2
 8200ce2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8200ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8200da0 <BSP_PB_Init+0xcc>)
 8200ce6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200cea:	4a2d      	ldr	r2, [pc, #180]	@ (8200da0 <BSP_PB_Init+0xcc>)
 8200cec:	f043 0304 	orr.w	r3, r3, #4
 8200cf0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8200da0 <BSP_PB_Init+0xcc>)
 8200cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200cfa:	f003 0304 	and.w	r3, r3, #4
 8200cfe:	60bb      	str	r3, [r7, #8]
 8200d00:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8200d02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8200d06:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8200d08:	2302      	movs	r3, #2
 8200d0a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8200d0c:	2302      	movs	r3, #2
 8200d0e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8200d10:	79bb      	ldrb	r3, [r7, #6]
 8200d12:	2b00      	cmp	r3, #0
 8200d14:	d10c      	bne.n	8200d30 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8200d16:	2300      	movs	r3, #0
 8200d18:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8200d1a:	79fb      	ldrb	r3, [r7, #7]
 8200d1c:	4a21      	ldr	r2, [pc, #132]	@ (8200da4 <BSP_PB_Init+0xd0>)
 8200d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8200d22:	f107 020c 	add.w	r2, r7, #12
 8200d26:	4611      	mov	r1, r2
 8200d28:	4618      	mov	r0, r3
 8200d2a:	f000 fb59 	bl	82013e0 <HAL_GPIO_Init>
 8200d2e:	e031      	b.n	8200d94 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8200d30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8200d34:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8200d36:	79fb      	ldrb	r3, [r7, #7]
 8200d38:	4a1a      	ldr	r2, [pc, #104]	@ (8200da4 <BSP_PB_Init+0xd0>)
 8200d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8200d3e:	f107 020c 	add.w	r2, r7, #12
 8200d42:	4611      	mov	r1, r2
 8200d44:	4618      	mov	r0, r3
 8200d46:	f000 fb4b 	bl	82013e0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8200d4a:	79fb      	ldrb	r3, [r7, #7]
 8200d4c:	00db      	lsls	r3, r3, #3
 8200d4e:	4a16      	ldr	r2, [pc, #88]	@ (8200da8 <BSP_PB_Init+0xd4>)
 8200d50:	441a      	add	r2, r3
 8200d52:	79fb      	ldrb	r3, [r7, #7]
 8200d54:	4915      	ldr	r1, [pc, #84]	@ (8200dac <BSP_PB_Init+0xd8>)
 8200d56:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8200d5a:	4619      	mov	r1, r3
 8200d5c:	4610      	mov	r0, r2
 8200d5e:	f000 fafb 	bl	8201358 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8200d62:	79fb      	ldrb	r3, [r7, #7]
 8200d64:	00db      	lsls	r3, r3, #3
 8200d66:	4a10      	ldr	r2, [pc, #64]	@ (8200da8 <BSP_PB_Init+0xd4>)
 8200d68:	1898      	adds	r0, r3, r2
 8200d6a:	79fb      	ldrb	r3, [r7, #7]
 8200d6c:	4a10      	ldr	r2, [pc, #64]	@ (8200db0 <BSP_PB_Init+0xdc>)
 8200d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8200d72:	461a      	mov	r2, r3
 8200d74:	2100      	movs	r1, #0
 8200d76:	f000 fad0 	bl	820131a <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8200d7a:	2028      	movs	r0, #40	@ 0x28
 8200d7c:	79fb      	ldrb	r3, [r7, #7]
 8200d7e:	4a0d      	ldr	r2, [pc, #52]	@ (8200db4 <BSP_PB_Init+0xe0>)
 8200d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8200d84:	2200      	movs	r2, #0
 8200d86:	4619      	mov	r1, r3
 8200d88:	f000 fa93 	bl	82012b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8200d8c:	2328      	movs	r3, #40	@ 0x28
 8200d8e:	4618      	mov	r0, r3
 8200d90:	f000 faa9 	bl	82012e6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8200d94:	2300      	movs	r3, #0
}
 8200d96:	4618      	mov	r0, r3
 8200d98:	3720      	adds	r7, #32
 8200d9a:	46bd      	mov	sp, r7
 8200d9c:	bd80      	pop	{r7, pc}
 8200d9e:	bf00      	nop
 8200da0:	58024400 	.word	0x58024400
 8200da4:	24000018 	.word	0x24000018
 8200da8:	24000140 	.word	0x24000140
 8200dac:	08204804 	.word	0x08204804
 8200db0:	2400001c 	.word	0x2400001c
 8200db4:	24000020 	.word	0x24000020

08200db8 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8200db8:	b580      	push	{r7, lr}
 8200dba:	b082      	sub	sp, #8
 8200dbc:	af00      	add	r7, sp, #0
 8200dbe:	4603      	mov	r3, r0
 8200dc0:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8200dc2:	79fb      	ldrb	r3, [r7, #7]
 8200dc4:	00db      	lsls	r3, r3, #3
 8200dc6:	4a04      	ldr	r2, [pc, #16]	@ (8200dd8 <BSP_PB_IRQHandler+0x20>)
 8200dc8:	4413      	add	r3, r2
 8200dca:	4618      	mov	r0, r3
 8200dcc:	f000 fad8 	bl	8201380 <HAL_EXTI_IRQHandler>
}
 8200dd0:	bf00      	nop
 8200dd2:	3708      	adds	r7, #8
 8200dd4:	46bd      	mov	sp, r7
 8200dd6:	bd80      	pop	{r7, pc}
 8200dd8:	24000140 	.word	0x24000140

08200ddc <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8200ddc:	b480      	push	{r7}
 8200dde:	b083      	sub	sp, #12
 8200de0:	af00      	add	r7, sp, #0
 8200de2:	4603      	mov	r3, r0
 8200de4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8200de6:	bf00      	nop
 8200de8:	370c      	adds	r7, #12
 8200dea:	46bd      	mov	sp, r7
 8200dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8200df0:	4770      	bx	lr
	...

08200df4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8200df4:	b580      	push	{r7, lr}
 8200df6:	b084      	sub	sp, #16
 8200df8:	af00      	add	r7, sp, #0
 8200dfa:	4603      	mov	r3, r0
 8200dfc:	6039      	str	r1, [r7, #0]
 8200dfe:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8200e00:	2300      	movs	r3, #0
 8200e02:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8200e04:	79fb      	ldrb	r3, [r7, #7]
 8200e06:	2b00      	cmp	r3, #0
 8200e08:	d003      	beq.n	8200e12 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8200e0a:	f06f 0301 	mvn.w	r3, #1
 8200e0e:	60fb      	str	r3, [r7, #12]
 8200e10:	e018      	b.n	8200e44 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8200e12:	79fb      	ldrb	r3, [r7, #7]
 8200e14:	2294      	movs	r2, #148	@ 0x94
 8200e16:	fb02 f303 	mul.w	r3, r2, r3
 8200e1a:	4a0d      	ldr	r2, [pc, #52]	@ (8200e50 <BSP_COM_Init+0x5c>)
 8200e1c:	4413      	add	r3, r2
 8200e1e:	4618      	mov	r0, r3
 8200e20:	f000 f852 	bl	8200ec8 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8200e24:	79fb      	ldrb	r3, [r7, #7]
 8200e26:	2294      	movs	r2, #148	@ 0x94
 8200e28:	fb02 f303 	mul.w	r3, r2, r3
 8200e2c:	4a08      	ldr	r2, [pc, #32]	@ (8200e50 <BSP_COM_Init+0x5c>)
 8200e2e:	4413      	add	r3, r2
 8200e30:	6839      	ldr	r1, [r7, #0]
 8200e32:	4618      	mov	r0, r3
 8200e34:	f000 f80e 	bl	8200e54 <MX_USART3_Init>
 8200e38:	4603      	mov	r3, r0
 8200e3a:	2b00      	cmp	r3, #0
 8200e3c:	d002      	beq.n	8200e44 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8200e3e:	f06f 0303 	mvn.w	r3, #3
 8200e42:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8200e44:	68fb      	ldr	r3, [r7, #12]
}
 8200e46:	4618      	mov	r0, r3
 8200e48:	3710      	adds	r7, #16
 8200e4a:	46bd      	mov	sp, r7
 8200e4c:	bd80      	pop	{r7, pc}
 8200e4e:	bf00      	nop
 8200e50:	24000148 	.word	0x24000148

08200e54 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8200e54:	b580      	push	{r7, lr}
 8200e56:	b082      	sub	sp, #8
 8200e58:	af00      	add	r7, sp, #0
 8200e5a:	6078      	str	r0, [r7, #4]
 8200e5c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8200e5e:	4b15      	ldr	r3, [pc, #84]	@ (8200eb4 <MX_USART3_Init+0x60>)
 8200e60:	681a      	ldr	r2, [r3, #0]
 8200e62:	687b      	ldr	r3, [r7, #4]
 8200e64:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8200e66:	683b      	ldr	r3, [r7, #0]
 8200e68:	681a      	ldr	r2, [r3, #0]
 8200e6a:	687b      	ldr	r3, [r7, #4]
 8200e6c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8200e6e:	687b      	ldr	r3, [r7, #4]
 8200e70:	220c      	movs	r2, #12
 8200e72:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8200e74:	683b      	ldr	r3, [r7, #0]
 8200e76:	895b      	ldrh	r3, [r3, #10]
 8200e78:	461a      	mov	r2, r3
 8200e7a:	687b      	ldr	r3, [r7, #4]
 8200e7c:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8200e7e:	683b      	ldr	r3, [r7, #0]
 8200e80:	685a      	ldr	r2, [r3, #4]
 8200e82:	687b      	ldr	r3, [r7, #4]
 8200e84:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8200e86:	683b      	ldr	r3, [r7, #0]
 8200e88:	891b      	ldrh	r3, [r3, #8]
 8200e8a:	461a      	mov	r2, r3
 8200e8c:	687b      	ldr	r3, [r7, #4]
 8200e8e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8200e90:	683b      	ldr	r3, [r7, #0]
 8200e92:	899b      	ldrh	r3, [r3, #12]
 8200e94:	461a      	mov	r2, r3
 8200e96:	687b      	ldr	r3, [r7, #4]
 8200e98:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8200e9a:	687b      	ldr	r3, [r7, #4]
 8200e9c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8200ea0:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8200ea2:	6878      	ldr	r0, [r7, #4]
 8200ea4:	f001 ff5e 	bl	8202d64 <HAL_UART_Init>
 8200ea8:	4603      	mov	r3, r0
}
 8200eaa:	4618      	mov	r0, r3
 8200eac:	3708      	adds	r7, #8
 8200eae:	46bd      	mov	sp, r7
 8200eb0:	bd80      	pop	{r7, pc}
 8200eb2:	bf00      	nop
 8200eb4:	24000008 	.word	0x24000008

08200eb8 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8200eb8:	b580      	push	{r7, lr}
 8200eba:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8200ebc:	2000      	movs	r0, #0
 8200ebe:	f7ff ff8d 	bl	8200ddc <BSP_PB_Callback>
}
 8200ec2:	bf00      	nop
 8200ec4:	bd80      	pop	{r7, pc}
	...

08200ec8 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8200ec8:	b580      	push	{r7, lr}
 8200eca:	b08a      	sub	sp, #40	@ 0x28
 8200ecc:	af00      	add	r7, sp, #0
 8200ece:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8200ed0:	4b27      	ldr	r3, [pc, #156]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200ed6:	4a26      	ldr	r2, [pc, #152]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200ed8:	f043 0308 	orr.w	r3, r3, #8
 8200edc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200ee0:	4b23      	ldr	r3, [pc, #140]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200ee6:	f003 0308 	and.w	r3, r3, #8
 8200eea:	613b      	str	r3, [r7, #16]
 8200eec:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8200eee:	4b20      	ldr	r3, [pc, #128]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200ef4:	4a1e      	ldr	r2, [pc, #120]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200ef6:	f043 0308 	orr.w	r3, r3, #8
 8200efa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8200efe:	4b1c      	ldr	r3, [pc, #112]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8200f04:	f003 0308 	and.w	r3, r3, #8
 8200f08:	60fb      	str	r3, [r7, #12]
 8200f0a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8200f0c:	4b18      	ldr	r3, [pc, #96]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200f0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8200f12:	4a17      	ldr	r2, [pc, #92]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200f14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8200f18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8200f1c:	4b14      	ldr	r3, [pc, #80]	@ (8200f70 <COM1_MspInit+0xa8>)
 8200f1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8200f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8200f26:	60bb      	str	r3, [r7, #8]
 8200f28:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8200f2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8200f2e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8200f30:	2302      	movs	r3, #2
 8200f32:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8200f34:	2302      	movs	r3, #2
 8200f36:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8200f38:	2301      	movs	r3, #1
 8200f3a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8200f3c:	2307      	movs	r3, #7
 8200f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8200f40:	f107 0314 	add.w	r3, r7, #20
 8200f44:	4619      	mov	r1, r3
 8200f46:	480b      	ldr	r0, [pc, #44]	@ (8200f74 <COM1_MspInit+0xac>)
 8200f48:	f000 fa4a 	bl	82013e0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8200f4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8200f50:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8200f52:	2302      	movs	r3, #2
 8200f54:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8200f56:	2307      	movs	r3, #7
 8200f58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8200f5a:	f107 0314 	add.w	r3, r7, #20
 8200f5e:	4619      	mov	r1, r3
 8200f60:	4804      	ldr	r0, [pc, #16]	@ (8200f74 <COM1_MspInit+0xac>)
 8200f62:	f000 fa3d 	bl	82013e0 <HAL_GPIO_Init>
}
 8200f66:	bf00      	nop
 8200f68:	3728      	adds	r7, #40	@ 0x28
 8200f6a:	46bd      	mov	sp, r7
 8200f6c:	bd80      	pop	{r7, pc}
 8200f6e:	bf00      	nop
 8200f70:	58024400 	.word	0x58024400
 8200f74:	58020c00 	.word	0x58020c00

08200f78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8200f78:	b580      	push	{r7, lr}
 8200f7a:	b082      	sub	sp, #8
 8200f7c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8200f7e:	2003      	movs	r0, #3
 8200f80:	f000 f98c 	bl	820129c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8200f84:	f001 fa5a 	bl	820243c <HAL_RCC_GetSysClockFreq>
 8200f88:	4602      	mov	r2, r0
 8200f8a:	4b15      	ldr	r3, [pc, #84]	@ (8200fe0 <HAL_Init+0x68>)
 8200f8c:	699b      	ldr	r3, [r3, #24]
 8200f8e:	0a1b      	lsrs	r3, r3, #8
 8200f90:	f003 030f 	and.w	r3, r3, #15
 8200f94:	4913      	ldr	r1, [pc, #76]	@ (8200fe4 <HAL_Init+0x6c>)
 8200f96:	5ccb      	ldrb	r3, [r1, r3]
 8200f98:	f003 031f 	and.w	r3, r3, #31
 8200f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8200fa0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8200fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8200fe0 <HAL_Init+0x68>)
 8200fa4:	699b      	ldr	r3, [r3, #24]
 8200fa6:	f003 030f 	and.w	r3, r3, #15
 8200faa:	4a0e      	ldr	r2, [pc, #56]	@ (8200fe4 <HAL_Init+0x6c>)
 8200fac:	5cd3      	ldrb	r3, [r2, r3]
 8200fae:	f003 031f 	and.w	r3, r3, #31
 8200fb2:	687a      	ldr	r2, [r7, #4]
 8200fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8200fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8200fe8 <HAL_Init+0x70>)
 8200fba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8200fbc:	4a0b      	ldr	r2, [pc, #44]	@ (8200fec <HAL_Init+0x74>)
 8200fbe:	687b      	ldr	r3, [r7, #4]
 8200fc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8200fc2:	2000      	movs	r0, #0
 8200fc4:	f000 f814 	bl	8200ff0 <HAL_InitTick>
 8200fc8:	4603      	mov	r3, r0
 8200fca:	2b00      	cmp	r3, #0
 8200fcc:	d001      	beq.n	8200fd2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8200fce:	2301      	movs	r3, #1
 8200fd0:	e002      	b.n	8200fd8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8200fd2:	f7ff fc9f 	bl	8200914 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8200fd6:	2300      	movs	r3, #0
}
 8200fd8:	4618      	mov	r0, r3
 8200fda:	3708      	adds	r7, #8
 8200fdc:	46bd      	mov	sp, r7
 8200fde:	bd80      	pop	{r7, pc}
 8200fe0:	58024400 	.word	0x58024400
 8200fe4:	082047ec 	.word	0x082047ec
 8200fe8:	24000004 	.word	0x24000004
 8200fec:	24000000 	.word	0x24000000

08200ff0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8200ff0:	b580      	push	{r7, lr}
 8200ff2:	b082      	sub	sp, #8
 8200ff4:	af00      	add	r7, sp, #0
 8200ff6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8200ff8:	4b15      	ldr	r3, [pc, #84]	@ (8201050 <HAL_InitTick+0x60>)
 8200ffa:	781b      	ldrb	r3, [r3, #0]
 8200ffc:	2b00      	cmp	r3, #0
 8200ffe:	d101      	bne.n	8201004 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8201000:	2301      	movs	r3, #1
 8201002:	e021      	b.n	8201048 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8201004:	4b13      	ldr	r3, [pc, #76]	@ (8201054 <HAL_InitTick+0x64>)
 8201006:	681a      	ldr	r2, [r3, #0]
 8201008:	4b11      	ldr	r3, [pc, #68]	@ (8201050 <HAL_InitTick+0x60>)
 820100a:	781b      	ldrb	r3, [r3, #0]
 820100c:	4619      	mov	r1, r3
 820100e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8201012:	fbb3 f3f1 	udiv	r3, r3, r1
 8201016:	fbb2 f3f3 	udiv	r3, r2, r3
 820101a:	4618      	mov	r0, r3
 820101c:	f000 f971 	bl	8201302 <HAL_SYSTICK_Config>
 8201020:	4603      	mov	r3, r0
 8201022:	2b00      	cmp	r3, #0
 8201024:	d001      	beq.n	820102a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8201026:	2301      	movs	r3, #1
 8201028:	e00e      	b.n	8201048 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 820102a:	687b      	ldr	r3, [r7, #4]
 820102c:	2b0f      	cmp	r3, #15
 820102e:	d80a      	bhi.n	8201046 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8201030:	2200      	movs	r2, #0
 8201032:	6879      	ldr	r1, [r7, #4]
 8201034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8201038:	f000 f93b 	bl	82012b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 820103c:	4a06      	ldr	r2, [pc, #24]	@ (8201058 <HAL_InitTick+0x68>)
 820103e:	687b      	ldr	r3, [r7, #4]
 8201040:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8201042:	2300      	movs	r3, #0
 8201044:	e000      	b.n	8201048 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8201046:	2301      	movs	r3, #1
}
 8201048:	4618      	mov	r0, r3
 820104a:	3708      	adds	r7, #8
 820104c:	46bd      	mov	sp, r7
 820104e:	bd80      	pop	{r7, pc}
 8201050:	24000028 	.word	0x24000028
 8201054:	24000000 	.word	0x24000000
 8201058:	24000024 	.word	0x24000024

0820105c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 820105c:	b480      	push	{r7}
 820105e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8201060:	4b06      	ldr	r3, [pc, #24]	@ (820107c <HAL_IncTick+0x20>)
 8201062:	781b      	ldrb	r3, [r3, #0]
 8201064:	461a      	mov	r2, r3
 8201066:	4b06      	ldr	r3, [pc, #24]	@ (8201080 <HAL_IncTick+0x24>)
 8201068:	681b      	ldr	r3, [r3, #0]
 820106a:	4413      	add	r3, r2
 820106c:	4a04      	ldr	r2, [pc, #16]	@ (8201080 <HAL_IncTick+0x24>)
 820106e:	6013      	str	r3, [r2, #0]
}
 8201070:	bf00      	nop
 8201072:	46bd      	mov	sp, r7
 8201074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8201078:	4770      	bx	lr
 820107a:	bf00      	nop
 820107c:	24000028 	.word	0x24000028
 8201080:	240001dc 	.word	0x240001dc

08201084 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8201084:	b480      	push	{r7}
 8201086:	af00      	add	r7, sp, #0
  return uwTick;
 8201088:	4b03      	ldr	r3, [pc, #12]	@ (8201098 <HAL_GetTick+0x14>)
 820108a:	681b      	ldr	r3, [r3, #0]
}
 820108c:	4618      	mov	r0, r3
 820108e:	46bd      	mov	sp, r7
 8201090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8201094:	4770      	bx	lr
 8201096:	bf00      	nop
 8201098:	240001dc 	.word	0x240001dc

0820109c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 820109c:	b580      	push	{r7, lr}
 820109e:	b084      	sub	sp, #16
 82010a0:	af00      	add	r7, sp, #0
 82010a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 82010a4:	f7ff ffee 	bl	8201084 <HAL_GetTick>
 82010a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 82010aa:	687b      	ldr	r3, [r7, #4]
 82010ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 82010ae:	68fb      	ldr	r3, [r7, #12]
 82010b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 82010b4:	d005      	beq.n	82010c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 82010b6:	4b0a      	ldr	r3, [pc, #40]	@ (82010e0 <HAL_Delay+0x44>)
 82010b8:	781b      	ldrb	r3, [r3, #0]
 82010ba:	461a      	mov	r2, r3
 82010bc:	68fb      	ldr	r3, [r7, #12]
 82010be:	4413      	add	r3, r2
 82010c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 82010c2:	bf00      	nop
 82010c4:	f7ff ffde 	bl	8201084 <HAL_GetTick>
 82010c8:	4602      	mov	r2, r0
 82010ca:	68bb      	ldr	r3, [r7, #8]
 82010cc:	1ad3      	subs	r3, r2, r3
 82010ce:	68fa      	ldr	r2, [r7, #12]
 82010d0:	429a      	cmp	r2, r3
 82010d2:	d8f7      	bhi.n	82010c4 <HAL_Delay+0x28>
  {
  }
}
 82010d4:	bf00      	nop
 82010d6:	bf00      	nop
 82010d8:	3710      	adds	r7, #16
 82010da:	46bd      	mov	sp, r7
 82010dc:	bd80      	pop	{r7, pc}
 82010de:	bf00      	nop
 82010e0:	24000028 	.word	0x24000028

082010e4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 82010e4:	b480      	push	{r7}
 82010e6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 82010e8:	4b03      	ldr	r3, [pc, #12]	@ (82010f8 <HAL_GetREVID+0x14>)
 82010ea:	681b      	ldr	r3, [r3, #0]
 82010ec:	0c1b      	lsrs	r3, r3, #16
}
 82010ee:	4618      	mov	r0, r3
 82010f0:	46bd      	mov	sp, r7
 82010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 82010f6:	4770      	bx	lr
 82010f8:	5c001000 	.word	0x5c001000

082010fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 82010fc:	b480      	push	{r7}
 82010fe:	b085      	sub	sp, #20
 8201100:	af00      	add	r7, sp, #0
 8201102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8201104:	687b      	ldr	r3, [r7, #4]
 8201106:	f003 0307 	and.w	r3, r3, #7
 820110a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 820110c:	4b0b      	ldr	r3, [pc, #44]	@ (820113c <__NVIC_SetPriorityGrouping+0x40>)
 820110e:	68db      	ldr	r3, [r3, #12]
 8201110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8201112:	68ba      	ldr	r2, [r7, #8]
 8201114:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8201118:	4013      	ands	r3, r2
 820111a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 820111c:	68fb      	ldr	r3, [r7, #12]
 820111e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8201120:	68bb      	ldr	r3, [r7, #8]
 8201122:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8201124:	4b06      	ldr	r3, [pc, #24]	@ (8201140 <__NVIC_SetPriorityGrouping+0x44>)
 8201126:	4313      	orrs	r3, r2
 8201128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 820112a:	4a04      	ldr	r2, [pc, #16]	@ (820113c <__NVIC_SetPriorityGrouping+0x40>)
 820112c:	68bb      	ldr	r3, [r7, #8]
 820112e:	60d3      	str	r3, [r2, #12]
}
 8201130:	bf00      	nop
 8201132:	3714      	adds	r7, #20
 8201134:	46bd      	mov	sp, r7
 8201136:	f85d 7b04 	ldr.w	r7, [sp], #4
 820113a:	4770      	bx	lr
 820113c:	e000ed00 	.word	0xe000ed00
 8201140:	05fa0000 	.word	0x05fa0000

08201144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8201144:	b480      	push	{r7}
 8201146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8201148:	4b04      	ldr	r3, [pc, #16]	@ (820115c <__NVIC_GetPriorityGrouping+0x18>)
 820114a:	68db      	ldr	r3, [r3, #12]
 820114c:	0a1b      	lsrs	r3, r3, #8
 820114e:	f003 0307 	and.w	r3, r3, #7
}
 8201152:	4618      	mov	r0, r3
 8201154:	46bd      	mov	sp, r7
 8201156:	f85d 7b04 	ldr.w	r7, [sp], #4
 820115a:	4770      	bx	lr
 820115c:	e000ed00 	.word	0xe000ed00

08201160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8201160:	b480      	push	{r7}
 8201162:	b083      	sub	sp, #12
 8201164:	af00      	add	r7, sp, #0
 8201166:	4603      	mov	r3, r0
 8201168:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 820116a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 820116e:	2b00      	cmp	r3, #0
 8201170:	db0b      	blt.n	820118a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8201172:	88fb      	ldrh	r3, [r7, #6]
 8201174:	f003 021f 	and.w	r2, r3, #31
 8201178:	4907      	ldr	r1, [pc, #28]	@ (8201198 <__NVIC_EnableIRQ+0x38>)
 820117a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 820117e:	095b      	lsrs	r3, r3, #5
 8201180:	2001      	movs	r0, #1
 8201182:	fa00 f202 	lsl.w	r2, r0, r2
 8201186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 820118a:	bf00      	nop
 820118c:	370c      	adds	r7, #12
 820118e:	46bd      	mov	sp, r7
 8201190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8201194:	4770      	bx	lr
 8201196:	bf00      	nop
 8201198:	e000e100 	.word	0xe000e100

0820119c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 820119c:	b480      	push	{r7}
 820119e:	b083      	sub	sp, #12
 82011a0:	af00      	add	r7, sp, #0
 82011a2:	4603      	mov	r3, r0
 82011a4:	6039      	str	r1, [r7, #0]
 82011a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 82011a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 82011ac:	2b00      	cmp	r3, #0
 82011ae:	db0a      	blt.n	82011c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 82011b0:	683b      	ldr	r3, [r7, #0]
 82011b2:	b2da      	uxtb	r2, r3
 82011b4:	490c      	ldr	r1, [pc, #48]	@ (82011e8 <__NVIC_SetPriority+0x4c>)
 82011b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 82011ba:	0112      	lsls	r2, r2, #4
 82011bc:	b2d2      	uxtb	r2, r2
 82011be:	440b      	add	r3, r1
 82011c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 82011c4:	e00a      	b.n	82011dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 82011c6:	683b      	ldr	r3, [r7, #0]
 82011c8:	b2da      	uxtb	r2, r3
 82011ca:	4908      	ldr	r1, [pc, #32]	@ (82011ec <__NVIC_SetPriority+0x50>)
 82011cc:	88fb      	ldrh	r3, [r7, #6]
 82011ce:	f003 030f 	and.w	r3, r3, #15
 82011d2:	3b04      	subs	r3, #4
 82011d4:	0112      	lsls	r2, r2, #4
 82011d6:	b2d2      	uxtb	r2, r2
 82011d8:	440b      	add	r3, r1
 82011da:	761a      	strb	r2, [r3, #24]
}
 82011dc:	bf00      	nop
 82011de:	370c      	adds	r7, #12
 82011e0:	46bd      	mov	sp, r7
 82011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 82011e6:	4770      	bx	lr
 82011e8:	e000e100 	.word	0xe000e100
 82011ec:	e000ed00 	.word	0xe000ed00

082011f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 82011f0:	b480      	push	{r7}
 82011f2:	b089      	sub	sp, #36	@ 0x24
 82011f4:	af00      	add	r7, sp, #0
 82011f6:	60f8      	str	r0, [r7, #12]
 82011f8:	60b9      	str	r1, [r7, #8]
 82011fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 82011fc:	68fb      	ldr	r3, [r7, #12]
 82011fe:	f003 0307 	and.w	r3, r3, #7
 8201202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8201204:	69fb      	ldr	r3, [r7, #28]
 8201206:	f1c3 0307 	rsb	r3, r3, #7
 820120a:	2b04      	cmp	r3, #4
 820120c:	bf28      	it	cs
 820120e:	2304      	movcs	r3, #4
 8201210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8201212:	69fb      	ldr	r3, [r7, #28]
 8201214:	3304      	adds	r3, #4
 8201216:	2b06      	cmp	r3, #6
 8201218:	d902      	bls.n	8201220 <NVIC_EncodePriority+0x30>
 820121a:	69fb      	ldr	r3, [r7, #28]
 820121c:	3b03      	subs	r3, #3
 820121e:	e000      	b.n	8201222 <NVIC_EncodePriority+0x32>
 8201220:	2300      	movs	r3, #0
 8201222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8201224:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8201228:	69bb      	ldr	r3, [r7, #24]
 820122a:	fa02 f303 	lsl.w	r3, r2, r3
 820122e:	43da      	mvns	r2, r3
 8201230:	68bb      	ldr	r3, [r7, #8]
 8201232:	401a      	ands	r2, r3
 8201234:	697b      	ldr	r3, [r7, #20]
 8201236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8201238:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 820123c:	697b      	ldr	r3, [r7, #20]
 820123e:	fa01 f303 	lsl.w	r3, r1, r3
 8201242:	43d9      	mvns	r1, r3
 8201244:	687b      	ldr	r3, [r7, #4]
 8201246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8201248:	4313      	orrs	r3, r2
         );
}
 820124a:	4618      	mov	r0, r3
 820124c:	3724      	adds	r7, #36	@ 0x24
 820124e:	46bd      	mov	sp, r7
 8201250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8201254:	4770      	bx	lr
	...

08201258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8201258:	b580      	push	{r7, lr}
 820125a:	b082      	sub	sp, #8
 820125c:	af00      	add	r7, sp, #0
 820125e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8201260:	687b      	ldr	r3, [r7, #4]
 8201262:	3b01      	subs	r3, #1
 8201264:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8201268:	d301      	bcc.n	820126e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 820126a:	2301      	movs	r3, #1
 820126c:	e00f      	b.n	820128e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 820126e:	4a0a      	ldr	r2, [pc, #40]	@ (8201298 <SysTick_Config+0x40>)
 8201270:	687b      	ldr	r3, [r7, #4]
 8201272:	3b01      	subs	r3, #1
 8201274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8201276:	210f      	movs	r1, #15
 8201278:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 820127c:	f7ff ff8e 	bl	820119c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8201280:	4b05      	ldr	r3, [pc, #20]	@ (8201298 <SysTick_Config+0x40>)
 8201282:	2200      	movs	r2, #0
 8201284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8201286:	4b04      	ldr	r3, [pc, #16]	@ (8201298 <SysTick_Config+0x40>)
 8201288:	2207      	movs	r2, #7
 820128a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 820128c:	2300      	movs	r3, #0
}
 820128e:	4618      	mov	r0, r3
 8201290:	3708      	adds	r7, #8
 8201292:	46bd      	mov	sp, r7
 8201294:	bd80      	pop	{r7, pc}
 8201296:	bf00      	nop
 8201298:	e000e010 	.word	0xe000e010

0820129c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 820129c:	b580      	push	{r7, lr}
 820129e:	b082      	sub	sp, #8
 82012a0:	af00      	add	r7, sp, #0
 82012a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 82012a4:	6878      	ldr	r0, [r7, #4]
 82012a6:	f7ff ff29 	bl	82010fc <__NVIC_SetPriorityGrouping>
}
 82012aa:	bf00      	nop
 82012ac:	3708      	adds	r7, #8
 82012ae:	46bd      	mov	sp, r7
 82012b0:	bd80      	pop	{r7, pc}

082012b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 82012b2:	b580      	push	{r7, lr}
 82012b4:	b086      	sub	sp, #24
 82012b6:	af00      	add	r7, sp, #0
 82012b8:	4603      	mov	r3, r0
 82012ba:	60b9      	str	r1, [r7, #8]
 82012bc:	607a      	str	r2, [r7, #4]
 82012be:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 82012c0:	f7ff ff40 	bl	8201144 <__NVIC_GetPriorityGrouping>
 82012c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 82012c6:	687a      	ldr	r2, [r7, #4]
 82012c8:	68b9      	ldr	r1, [r7, #8]
 82012ca:	6978      	ldr	r0, [r7, #20]
 82012cc:	f7ff ff90 	bl	82011f0 <NVIC_EncodePriority>
 82012d0:	4602      	mov	r2, r0
 82012d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 82012d6:	4611      	mov	r1, r2
 82012d8:	4618      	mov	r0, r3
 82012da:	f7ff ff5f 	bl	820119c <__NVIC_SetPriority>
}
 82012de:	bf00      	nop
 82012e0:	3718      	adds	r7, #24
 82012e2:	46bd      	mov	sp, r7
 82012e4:	bd80      	pop	{r7, pc}

082012e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 82012e6:	b580      	push	{r7, lr}
 82012e8:	b082      	sub	sp, #8
 82012ea:	af00      	add	r7, sp, #0
 82012ec:	4603      	mov	r3, r0
 82012ee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 82012f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 82012f4:	4618      	mov	r0, r3
 82012f6:	f7ff ff33 	bl	8201160 <__NVIC_EnableIRQ>
}
 82012fa:	bf00      	nop
 82012fc:	3708      	adds	r7, #8
 82012fe:	46bd      	mov	sp, r7
 8201300:	bd80      	pop	{r7, pc}

08201302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8201302:	b580      	push	{r7, lr}
 8201304:	b082      	sub	sp, #8
 8201306:	af00      	add	r7, sp, #0
 8201308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 820130a:	6878      	ldr	r0, [r7, #4]
 820130c:	f7ff ffa4 	bl	8201258 <SysTick_Config>
 8201310:	4603      	mov	r3, r0
}
 8201312:	4618      	mov	r0, r3
 8201314:	3708      	adds	r7, #8
 8201316:	46bd      	mov	sp, r7
 8201318:	bd80      	pop	{r7, pc}

0820131a <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 820131a:	b480      	push	{r7}
 820131c:	b087      	sub	sp, #28
 820131e:	af00      	add	r7, sp, #0
 8201320:	60f8      	str	r0, [r7, #12]
 8201322:	460b      	mov	r3, r1
 8201324:	607a      	str	r2, [r7, #4]
 8201326:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8201328:	2300      	movs	r3, #0
 820132a:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 820132c:	68fb      	ldr	r3, [r7, #12]
 820132e:	2b00      	cmp	r3, #0
 8201330:	d101      	bne.n	8201336 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8201332:	2301      	movs	r3, #1
 8201334:	e00a      	b.n	820134c <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8201336:	7afb      	ldrb	r3, [r7, #11]
 8201338:	2b00      	cmp	r3, #0
 820133a:	d103      	bne.n	8201344 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 820133c:	68fb      	ldr	r3, [r7, #12]
 820133e:	687a      	ldr	r2, [r7, #4]
 8201340:	605a      	str	r2, [r3, #4]
      break;
 8201342:	e002      	b.n	820134a <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8201344:	2301      	movs	r3, #1
 8201346:	75fb      	strb	r3, [r7, #23]
      break;
 8201348:	bf00      	nop
  }

  return status;
 820134a:	7dfb      	ldrb	r3, [r7, #23]
}
 820134c:	4618      	mov	r0, r3
 820134e:	371c      	adds	r7, #28
 8201350:	46bd      	mov	sp, r7
 8201352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8201356:	4770      	bx	lr

08201358 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8201358:	b480      	push	{r7}
 820135a:	b083      	sub	sp, #12
 820135c:	af00      	add	r7, sp, #0
 820135e:	6078      	str	r0, [r7, #4]
 8201360:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8201362:	687b      	ldr	r3, [r7, #4]
 8201364:	2b00      	cmp	r3, #0
 8201366:	d101      	bne.n	820136c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8201368:	2301      	movs	r3, #1
 820136a:	e003      	b.n	8201374 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 820136c:	687b      	ldr	r3, [r7, #4]
 820136e:	683a      	ldr	r2, [r7, #0]
 8201370:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8201372:	2300      	movs	r3, #0
  }
}
 8201374:	4618      	mov	r0, r3
 8201376:	370c      	adds	r7, #12
 8201378:	46bd      	mov	sp, r7
 820137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 820137e:	4770      	bx	lr

08201380 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8201380:	b580      	push	{r7, lr}
 8201382:	b086      	sub	sp, #24
 8201384:	af00      	add	r7, sp, #0
 8201386:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8201388:	687b      	ldr	r3, [r7, #4]
 820138a:	681b      	ldr	r3, [r3, #0]
 820138c:	0c1b      	lsrs	r3, r3, #16
 820138e:	f003 0303 	and.w	r3, r3, #3
 8201392:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8201394:	687b      	ldr	r3, [r7, #4]
 8201396:	681b      	ldr	r3, [r3, #0]
 8201398:	f003 031f 	and.w	r3, r3, #31
 820139c:	2201      	movs	r2, #1
 820139e:	fa02 f303 	lsl.w	r3, r2, r3
 82013a2:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 82013a4:	697b      	ldr	r3, [r7, #20]
 82013a6:	011a      	lsls	r2, r3, #4
 82013a8:	4b0c      	ldr	r3, [pc, #48]	@ (82013dc <HAL_EXTI_IRQHandler+0x5c>)
 82013aa:	4413      	add	r3, r2
 82013ac:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 82013ae:	68fb      	ldr	r3, [r7, #12]
 82013b0:	681b      	ldr	r3, [r3, #0]
 82013b2:	693a      	ldr	r2, [r7, #16]
 82013b4:	4013      	ands	r3, r2
 82013b6:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 82013b8:	68bb      	ldr	r3, [r7, #8]
 82013ba:	2b00      	cmp	r3, #0
 82013bc:	d009      	beq.n	82013d2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 82013be:	68fb      	ldr	r3, [r7, #12]
 82013c0:	693a      	ldr	r2, [r7, #16]
 82013c2:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 82013c4:	687b      	ldr	r3, [r7, #4]
 82013c6:	685b      	ldr	r3, [r3, #4]
 82013c8:	2b00      	cmp	r3, #0
 82013ca:	d002      	beq.n	82013d2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 82013cc:	687b      	ldr	r3, [r7, #4]
 82013ce:	685b      	ldr	r3, [r3, #4]
 82013d0:	4798      	blx	r3
    }
  }
}
 82013d2:	bf00      	nop
 82013d4:	3718      	adds	r7, #24
 82013d6:	46bd      	mov	sp, r7
 82013d8:	bd80      	pop	{r7, pc}
 82013da:	bf00      	nop
 82013dc:	58000088 	.word	0x58000088

082013e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 82013e0:	b480      	push	{r7}
 82013e2:	b089      	sub	sp, #36	@ 0x24
 82013e4:	af00      	add	r7, sp, #0
 82013e6:	6078      	str	r0, [r7, #4]
 82013e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 82013ea:	2300      	movs	r3, #0
 82013ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 82013ee:	4b89      	ldr	r3, [pc, #548]	@ (8201614 <HAL_GPIO_Init+0x234>)
 82013f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 82013f2:	e194      	b.n	820171e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 82013f4:	683b      	ldr	r3, [r7, #0]
 82013f6:	681a      	ldr	r2, [r3, #0]
 82013f8:	2101      	movs	r1, #1
 82013fa:	69fb      	ldr	r3, [r7, #28]
 82013fc:	fa01 f303 	lsl.w	r3, r1, r3
 8201400:	4013      	ands	r3, r2
 8201402:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8201404:	693b      	ldr	r3, [r7, #16]
 8201406:	2b00      	cmp	r3, #0
 8201408:	f000 8186 	beq.w	8201718 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 820140c:	683b      	ldr	r3, [r7, #0]
 820140e:	685b      	ldr	r3, [r3, #4]
 8201410:	f003 0303 	and.w	r3, r3, #3
 8201414:	2b01      	cmp	r3, #1
 8201416:	d005      	beq.n	8201424 <HAL_GPIO_Init+0x44>
 8201418:	683b      	ldr	r3, [r7, #0]
 820141a:	685b      	ldr	r3, [r3, #4]
 820141c:	f003 0303 	and.w	r3, r3, #3
 8201420:	2b02      	cmp	r3, #2
 8201422:	d130      	bne.n	8201486 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8201424:	687b      	ldr	r3, [r7, #4]
 8201426:	689b      	ldr	r3, [r3, #8]
 8201428:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 820142a:	69fb      	ldr	r3, [r7, #28]
 820142c:	005b      	lsls	r3, r3, #1
 820142e:	2203      	movs	r2, #3
 8201430:	fa02 f303 	lsl.w	r3, r2, r3
 8201434:	43db      	mvns	r3, r3
 8201436:	69ba      	ldr	r2, [r7, #24]
 8201438:	4013      	ands	r3, r2
 820143a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 820143c:	683b      	ldr	r3, [r7, #0]
 820143e:	68da      	ldr	r2, [r3, #12]
 8201440:	69fb      	ldr	r3, [r7, #28]
 8201442:	005b      	lsls	r3, r3, #1
 8201444:	fa02 f303 	lsl.w	r3, r2, r3
 8201448:	69ba      	ldr	r2, [r7, #24]
 820144a:	4313      	orrs	r3, r2
 820144c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 820144e:	687b      	ldr	r3, [r7, #4]
 8201450:	69ba      	ldr	r2, [r7, #24]
 8201452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8201454:	687b      	ldr	r3, [r7, #4]
 8201456:	685b      	ldr	r3, [r3, #4]
 8201458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 820145a:	2201      	movs	r2, #1
 820145c:	69fb      	ldr	r3, [r7, #28]
 820145e:	fa02 f303 	lsl.w	r3, r2, r3
 8201462:	43db      	mvns	r3, r3
 8201464:	69ba      	ldr	r2, [r7, #24]
 8201466:	4013      	ands	r3, r2
 8201468:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 820146a:	683b      	ldr	r3, [r7, #0]
 820146c:	685b      	ldr	r3, [r3, #4]
 820146e:	091b      	lsrs	r3, r3, #4
 8201470:	f003 0201 	and.w	r2, r3, #1
 8201474:	69fb      	ldr	r3, [r7, #28]
 8201476:	fa02 f303 	lsl.w	r3, r2, r3
 820147a:	69ba      	ldr	r2, [r7, #24]
 820147c:	4313      	orrs	r3, r2
 820147e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8201480:	687b      	ldr	r3, [r7, #4]
 8201482:	69ba      	ldr	r2, [r7, #24]
 8201484:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8201486:	683b      	ldr	r3, [r7, #0]
 8201488:	685b      	ldr	r3, [r3, #4]
 820148a:	f003 0303 	and.w	r3, r3, #3
 820148e:	2b03      	cmp	r3, #3
 8201490:	d017      	beq.n	82014c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8201492:	687b      	ldr	r3, [r7, #4]
 8201494:	68db      	ldr	r3, [r3, #12]
 8201496:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8201498:	69fb      	ldr	r3, [r7, #28]
 820149a:	005b      	lsls	r3, r3, #1
 820149c:	2203      	movs	r2, #3
 820149e:	fa02 f303 	lsl.w	r3, r2, r3
 82014a2:	43db      	mvns	r3, r3
 82014a4:	69ba      	ldr	r2, [r7, #24]
 82014a6:	4013      	ands	r3, r2
 82014a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 82014aa:	683b      	ldr	r3, [r7, #0]
 82014ac:	689a      	ldr	r2, [r3, #8]
 82014ae:	69fb      	ldr	r3, [r7, #28]
 82014b0:	005b      	lsls	r3, r3, #1
 82014b2:	fa02 f303 	lsl.w	r3, r2, r3
 82014b6:	69ba      	ldr	r2, [r7, #24]
 82014b8:	4313      	orrs	r3, r2
 82014ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 82014bc:	687b      	ldr	r3, [r7, #4]
 82014be:	69ba      	ldr	r2, [r7, #24]
 82014c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 82014c2:	683b      	ldr	r3, [r7, #0]
 82014c4:	685b      	ldr	r3, [r3, #4]
 82014c6:	f003 0303 	and.w	r3, r3, #3
 82014ca:	2b02      	cmp	r3, #2
 82014cc:	d123      	bne.n	8201516 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 82014ce:	69fb      	ldr	r3, [r7, #28]
 82014d0:	08da      	lsrs	r2, r3, #3
 82014d2:	687b      	ldr	r3, [r7, #4]
 82014d4:	3208      	adds	r2, #8
 82014d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 82014da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 82014dc:	69fb      	ldr	r3, [r7, #28]
 82014de:	f003 0307 	and.w	r3, r3, #7
 82014e2:	009b      	lsls	r3, r3, #2
 82014e4:	220f      	movs	r2, #15
 82014e6:	fa02 f303 	lsl.w	r3, r2, r3
 82014ea:	43db      	mvns	r3, r3
 82014ec:	69ba      	ldr	r2, [r7, #24]
 82014ee:	4013      	ands	r3, r2
 82014f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 82014f2:	683b      	ldr	r3, [r7, #0]
 82014f4:	691a      	ldr	r2, [r3, #16]
 82014f6:	69fb      	ldr	r3, [r7, #28]
 82014f8:	f003 0307 	and.w	r3, r3, #7
 82014fc:	009b      	lsls	r3, r3, #2
 82014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8201502:	69ba      	ldr	r2, [r7, #24]
 8201504:	4313      	orrs	r3, r2
 8201506:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8201508:	69fb      	ldr	r3, [r7, #28]
 820150a:	08da      	lsrs	r2, r3, #3
 820150c:	687b      	ldr	r3, [r7, #4]
 820150e:	3208      	adds	r2, #8
 8201510:	69b9      	ldr	r1, [r7, #24]
 8201512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8201516:	687b      	ldr	r3, [r7, #4]
 8201518:	681b      	ldr	r3, [r3, #0]
 820151a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 820151c:	69fb      	ldr	r3, [r7, #28]
 820151e:	005b      	lsls	r3, r3, #1
 8201520:	2203      	movs	r2, #3
 8201522:	fa02 f303 	lsl.w	r3, r2, r3
 8201526:	43db      	mvns	r3, r3
 8201528:	69ba      	ldr	r2, [r7, #24]
 820152a:	4013      	ands	r3, r2
 820152c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 820152e:	683b      	ldr	r3, [r7, #0]
 8201530:	685b      	ldr	r3, [r3, #4]
 8201532:	f003 0203 	and.w	r2, r3, #3
 8201536:	69fb      	ldr	r3, [r7, #28]
 8201538:	005b      	lsls	r3, r3, #1
 820153a:	fa02 f303 	lsl.w	r3, r2, r3
 820153e:	69ba      	ldr	r2, [r7, #24]
 8201540:	4313      	orrs	r3, r2
 8201542:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8201544:	687b      	ldr	r3, [r7, #4]
 8201546:	69ba      	ldr	r2, [r7, #24]
 8201548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 820154a:	683b      	ldr	r3, [r7, #0]
 820154c:	685b      	ldr	r3, [r3, #4]
 820154e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8201552:	2b00      	cmp	r3, #0
 8201554:	f000 80e0 	beq.w	8201718 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8201558:	4b2f      	ldr	r3, [pc, #188]	@ (8201618 <HAL_GPIO_Init+0x238>)
 820155a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 820155e:	4a2e      	ldr	r2, [pc, #184]	@ (8201618 <HAL_GPIO_Init+0x238>)
 8201560:	f043 0302 	orr.w	r3, r3, #2
 8201564:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8201568:	4b2b      	ldr	r3, [pc, #172]	@ (8201618 <HAL_GPIO_Init+0x238>)
 820156a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 820156e:	f003 0302 	and.w	r3, r3, #2
 8201572:	60fb      	str	r3, [r7, #12]
 8201574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8201576:	4a29      	ldr	r2, [pc, #164]	@ (820161c <HAL_GPIO_Init+0x23c>)
 8201578:	69fb      	ldr	r3, [r7, #28]
 820157a:	089b      	lsrs	r3, r3, #2
 820157c:	3302      	adds	r3, #2
 820157e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8201582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8201584:	69fb      	ldr	r3, [r7, #28]
 8201586:	f003 0303 	and.w	r3, r3, #3
 820158a:	009b      	lsls	r3, r3, #2
 820158c:	220f      	movs	r2, #15
 820158e:	fa02 f303 	lsl.w	r3, r2, r3
 8201592:	43db      	mvns	r3, r3
 8201594:	69ba      	ldr	r2, [r7, #24]
 8201596:	4013      	ands	r3, r2
 8201598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 820159a:	687b      	ldr	r3, [r7, #4]
 820159c:	4a20      	ldr	r2, [pc, #128]	@ (8201620 <HAL_GPIO_Init+0x240>)
 820159e:	4293      	cmp	r3, r2
 82015a0:	d052      	beq.n	8201648 <HAL_GPIO_Init+0x268>
 82015a2:	687b      	ldr	r3, [r7, #4]
 82015a4:	4a1f      	ldr	r2, [pc, #124]	@ (8201624 <HAL_GPIO_Init+0x244>)
 82015a6:	4293      	cmp	r3, r2
 82015a8:	d031      	beq.n	820160e <HAL_GPIO_Init+0x22e>
 82015aa:	687b      	ldr	r3, [r7, #4]
 82015ac:	4a1e      	ldr	r2, [pc, #120]	@ (8201628 <HAL_GPIO_Init+0x248>)
 82015ae:	4293      	cmp	r3, r2
 82015b0:	d02b      	beq.n	820160a <HAL_GPIO_Init+0x22a>
 82015b2:	687b      	ldr	r3, [r7, #4]
 82015b4:	4a1d      	ldr	r2, [pc, #116]	@ (820162c <HAL_GPIO_Init+0x24c>)
 82015b6:	4293      	cmp	r3, r2
 82015b8:	d025      	beq.n	8201606 <HAL_GPIO_Init+0x226>
 82015ba:	687b      	ldr	r3, [r7, #4]
 82015bc:	4a1c      	ldr	r2, [pc, #112]	@ (8201630 <HAL_GPIO_Init+0x250>)
 82015be:	4293      	cmp	r3, r2
 82015c0:	d01f      	beq.n	8201602 <HAL_GPIO_Init+0x222>
 82015c2:	687b      	ldr	r3, [r7, #4]
 82015c4:	4a1b      	ldr	r2, [pc, #108]	@ (8201634 <HAL_GPIO_Init+0x254>)
 82015c6:	4293      	cmp	r3, r2
 82015c8:	d019      	beq.n	82015fe <HAL_GPIO_Init+0x21e>
 82015ca:	687b      	ldr	r3, [r7, #4]
 82015cc:	4a1a      	ldr	r2, [pc, #104]	@ (8201638 <HAL_GPIO_Init+0x258>)
 82015ce:	4293      	cmp	r3, r2
 82015d0:	d013      	beq.n	82015fa <HAL_GPIO_Init+0x21a>
 82015d2:	687b      	ldr	r3, [r7, #4]
 82015d4:	4a19      	ldr	r2, [pc, #100]	@ (820163c <HAL_GPIO_Init+0x25c>)
 82015d6:	4293      	cmp	r3, r2
 82015d8:	d00d      	beq.n	82015f6 <HAL_GPIO_Init+0x216>
 82015da:	687b      	ldr	r3, [r7, #4]
 82015dc:	4a18      	ldr	r2, [pc, #96]	@ (8201640 <HAL_GPIO_Init+0x260>)
 82015de:	4293      	cmp	r3, r2
 82015e0:	d007      	beq.n	82015f2 <HAL_GPIO_Init+0x212>
 82015e2:	687b      	ldr	r3, [r7, #4]
 82015e4:	4a17      	ldr	r2, [pc, #92]	@ (8201644 <HAL_GPIO_Init+0x264>)
 82015e6:	4293      	cmp	r3, r2
 82015e8:	d101      	bne.n	82015ee <HAL_GPIO_Init+0x20e>
 82015ea:	2309      	movs	r3, #9
 82015ec:	e02d      	b.n	820164a <HAL_GPIO_Init+0x26a>
 82015ee:	230a      	movs	r3, #10
 82015f0:	e02b      	b.n	820164a <HAL_GPIO_Init+0x26a>
 82015f2:	2308      	movs	r3, #8
 82015f4:	e029      	b.n	820164a <HAL_GPIO_Init+0x26a>
 82015f6:	2307      	movs	r3, #7
 82015f8:	e027      	b.n	820164a <HAL_GPIO_Init+0x26a>
 82015fa:	2306      	movs	r3, #6
 82015fc:	e025      	b.n	820164a <HAL_GPIO_Init+0x26a>
 82015fe:	2305      	movs	r3, #5
 8201600:	e023      	b.n	820164a <HAL_GPIO_Init+0x26a>
 8201602:	2304      	movs	r3, #4
 8201604:	e021      	b.n	820164a <HAL_GPIO_Init+0x26a>
 8201606:	2303      	movs	r3, #3
 8201608:	e01f      	b.n	820164a <HAL_GPIO_Init+0x26a>
 820160a:	2302      	movs	r3, #2
 820160c:	e01d      	b.n	820164a <HAL_GPIO_Init+0x26a>
 820160e:	2301      	movs	r3, #1
 8201610:	e01b      	b.n	820164a <HAL_GPIO_Init+0x26a>
 8201612:	bf00      	nop
 8201614:	58000080 	.word	0x58000080
 8201618:	58024400 	.word	0x58024400
 820161c:	58000400 	.word	0x58000400
 8201620:	58020000 	.word	0x58020000
 8201624:	58020400 	.word	0x58020400
 8201628:	58020800 	.word	0x58020800
 820162c:	58020c00 	.word	0x58020c00
 8201630:	58021000 	.word	0x58021000
 8201634:	58021400 	.word	0x58021400
 8201638:	58021800 	.word	0x58021800
 820163c:	58021c00 	.word	0x58021c00
 8201640:	58022000 	.word	0x58022000
 8201644:	58022400 	.word	0x58022400
 8201648:	2300      	movs	r3, #0
 820164a:	69fa      	ldr	r2, [r7, #28]
 820164c:	f002 0203 	and.w	r2, r2, #3
 8201650:	0092      	lsls	r2, r2, #2
 8201652:	4093      	lsls	r3, r2
 8201654:	69ba      	ldr	r2, [r7, #24]
 8201656:	4313      	orrs	r3, r2
 8201658:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 820165a:	4938      	ldr	r1, [pc, #224]	@ (820173c <HAL_GPIO_Init+0x35c>)
 820165c:	69fb      	ldr	r3, [r7, #28]
 820165e:	089b      	lsrs	r3, r3, #2
 8201660:	3302      	adds	r3, #2
 8201662:	69ba      	ldr	r2, [r7, #24]
 8201664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8201668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 820166c:	681b      	ldr	r3, [r3, #0]
 820166e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8201670:	693b      	ldr	r3, [r7, #16]
 8201672:	43db      	mvns	r3, r3
 8201674:	69ba      	ldr	r2, [r7, #24]
 8201676:	4013      	ands	r3, r2
 8201678:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 820167a:	683b      	ldr	r3, [r7, #0]
 820167c:	685b      	ldr	r3, [r3, #4]
 820167e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8201682:	2b00      	cmp	r3, #0
 8201684:	d003      	beq.n	820168e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8201686:	69ba      	ldr	r2, [r7, #24]
 8201688:	693b      	ldr	r3, [r7, #16]
 820168a:	4313      	orrs	r3, r2
 820168c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 820168e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8201692:	69bb      	ldr	r3, [r7, #24]
 8201694:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8201696:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 820169a:	685b      	ldr	r3, [r3, #4]
 820169c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 820169e:	693b      	ldr	r3, [r7, #16]
 82016a0:	43db      	mvns	r3, r3
 82016a2:	69ba      	ldr	r2, [r7, #24]
 82016a4:	4013      	ands	r3, r2
 82016a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 82016a8:	683b      	ldr	r3, [r7, #0]
 82016aa:	685b      	ldr	r3, [r3, #4]
 82016ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 82016b0:	2b00      	cmp	r3, #0
 82016b2:	d003      	beq.n	82016bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 82016b4:	69ba      	ldr	r2, [r7, #24]
 82016b6:	693b      	ldr	r3, [r7, #16]
 82016b8:	4313      	orrs	r3, r2
 82016ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 82016bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 82016c0:	69bb      	ldr	r3, [r7, #24]
 82016c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 82016c4:	697b      	ldr	r3, [r7, #20]
 82016c6:	685b      	ldr	r3, [r3, #4]
 82016c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 82016ca:	693b      	ldr	r3, [r7, #16]
 82016cc:	43db      	mvns	r3, r3
 82016ce:	69ba      	ldr	r2, [r7, #24]
 82016d0:	4013      	ands	r3, r2
 82016d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 82016d4:	683b      	ldr	r3, [r7, #0]
 82016d6:	685b      	ldr	r3, [r3, #4]
 82016d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 82016dc:	2b00      	cmp	r3, #0
 82016de:	d003      	beq.n	82016e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 82016e0:	69ba      	ldr	r2, [r7, #24]
 82016e2:	693b      	ldr	r3, [r7, #16]
 82016e4:	4313      	orrs	r3, r2
 82016e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 82016e8:	697b      	ldr	r3, [r7, #20]
 82016ea:	69ba      	ldr	r2, [r7, #24]
 82016ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 82016ee:	697b      	ldr	r3, [r7, #20]
 82016f0:	681b      	ldr	r3, [r3, #0]
 82016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 82016f4:	693b      	ldr	r3, [r7, #16]
 82016f6:	43db      	mvns	r3, r3
 82016f8:	69ba      	ldr	r2, [r7, #24]
 82016fa:	4013      	ands	r3, r2
 82016fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 82016fe:	683b      	ldr	r3, [r7, #0]
 8201700:	685b      	ldr	r3, [r3, #4]
 8201702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8201706:	2b00      	cmp	r3, #0
 8201708:	d003      	beq.n	8201712 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 820170a:	69ba      	ldr	r2, [r7, #24]
 820170c:	693b      	ldr	r3, [r7, #16]
 820170e:	4313      	orrs	r3, r2
 8201710:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8201712:	697b      	ldr	r3, [r7, #20]
 8201714:	69ba      	ldr	r2, [r7, #24]
 8201716:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8201718:	69fb      	ldr	r3, [r7, #28]
 820171a:	3301      	adds	r3, #1
 820171c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 820171e:	683b      	ldr	r3, [r7, #0]
 8201720:	681a      	ldr	r2, [r3, #0]
 8201722:	69fb      	ldr	r3, [r7, #28]
 8201724:	fa22 f303 	lsr.w	r3, r2, r3
 8201728:	2b00      	cmp	r3, #0
 820172a:	f47f ae63 	bne.w	82013f4 <HAL_GPIO_Init+0x14>
  }
}
 820172e:	bf00      	nop
 8201730:	bf00      	nop
 8201732:	3724      	adds	r7, #36	@ 0x24
 8201734:	46bd      	mov	sp, r7
 8201736:	f85d 7b04 	ldr.w	r7, [sp], #4
 820173a:	4770      	bx	lr
 820173c:	58000400 	.word	0x58000400

08201740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8201740:	b480      	push	{r7}
 8201742:	b083      	sub	sp, #12
 8201744:	af00      	add	r7, sp, #0
 8201746:	6078      	str	r0, [r7, #4]
 8201748:	460b      	mov	r3, r1
 820174a:	807b      	strh	r3, [r7, #2]
 820174c:	4613      	mov	r3, r2
 820174e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8201750:	787b      	ldrb	r3, [r7, #1]
 8201752:	2b00      	cmp	r3, #0
 8201754:	d003      	beq.n	820175e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8201756:	887a      	ldrh	r2, [r7, #2]
 8201758:	687b      	ldr	r3, [r7, #4]
 820175a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 820175c:	e003      	b.n	8201766 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 820175e:	887b      	ldrh	r3, [r7, #2]
 8201760:	041a      	lsls	r2, r3, #16
 8201762:	687b      	ldr	r3, [r7, #4]
 8201764:	619a      	str	r2, [r3, #24]
}
 8201766:	bf00      	nop
 8201768:	370c      	adds	r7, #12
 820176a:	46bd      	mov	sp, r7
 820176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8201770:	4770      	bx	lr

08201772 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8201772:	b480      	push	{r7}
 8201774:	b085      	sub	sp, #20
 8201776:	af00      	add	r7, sp, #0
 8201778:	6078      	str	r0, [r7, #4]
 820177a:	460b      	mov	r3, r1
 820177c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 820177e:	687b      	ldr	r3, [r7, #4]
 8201780:	695b      	ldr	r3, [r3, #20]
 8201782:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8201784:	887a      	ldrh	r2, [r7, #2]
 8201786:	68fb      	ldr	r3, [r7, #12]
 8201788:	4013      	ands	r3, r2
 820178a:	041a      	lsls	r2, r3, #16
 820178c:	68fb      	ldr	r3, [r7, #12]
 820178e:	43d9      	mvns	r1, r3
 8201790:	887b      	ldrh	r3, [r7, #2]
 8201792:	400b      	ands	r3, r1
 8201794:	431a      	orrs	r2, r3
 8201796:	687b      	ldr	r3, [r7, #4]
 8201798:	619a      	str	r2, [r3, #24]
}
 820179a:	bf00      	nop
 820179c:	3714      	adds	r7, #20
 820179e:	46bd      	mov	sp, r7
 82017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 82017a4:	4770      	bx	lr
	...

082017a8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 82017a8:	b580      	push	{r7, lr}
 82017aa:	b084      	sub	sp, #16
 82017ac:	af00      	add	r7, sp, #0
 82017ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 82017b0:	4b19      	ldr	r3, [pc, #100]	@ (8201818 <HAL_PWREx_ConfigSupply+0x70>)
 82017b2:	68db      	ldr	r3, [r3, #12]
 82017b4:	f003 0304 	and.w	r3, r3, #4
 82017b8:	2b04      	cmp	r3, #4
 82017ba:	d00a      	beq.n	82017d2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 82017bc:	4b16      	ldr	r3, [pc, #88]	@ (8201818 <HAL_PWREx_ConfigSupply+0x70>)
 82017be:	68db      	ldr	r3, [r3, #12]
 82017c0:	f003 0307 	and.w	r3, r3, #7
 82017c4:	687a      	ldr	r2, [r7, #4]
 82017c6:	429a      	cmp	r2, r3
 82017c8:	d001      	beq.n	82017ce <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 82017ca:	2301      	movs	r3, #1
 82017cc:	e01f      	b.n	820180e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 82017ce:	2300      	movs	r3, #0
 82017d0:	e01d      	b.n	820180e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 82017d2:	4b11      	ldr	r3, [pc, #68]	@ (8201818 <HAL_PWREx_ConfigSupply+0x70>)
 82017d4:	68db      	ldr	r3, [r3, #12]
 82017d6:	f023 0207 	bic.w	r2, r3, #7
 82017da:	490f      	ldr	r1, [pc, #60]	@ (8201818 <HAL_PWREx_ConfigSupply+0x70>)
 82017dc:	687b      	ldr	r3, [r7, #4]
 82017de:	4313      	orrs	r3, r2
 82017e0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 82017e2:	f7ff fc4f 	bl	8201084 <HAL_GetTick>
 82017e6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 82017e8:	e009      	b.n	82017fe <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 82017ea:	f7ff fc4b 	bl	8201084 <HAL_GetTick>
 82017ee:	4602      	mov	r2, r0
 82017f0:	68fb      	ldr	r3, [r7, #12]
 82017f2:	1ad3      	subs	r3, r2, r3
 82017f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 82017f8:	d901      	bls.n	82017fe <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 82017fa:	2301      	movs	r3, #1
 82017fc:	e007      	b.n	820180e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 82017fe:	4b06      	ldr	r3, [pc, #24]	@ (8201818 <HAL_PWREx_ConfigSupply+0x70>)
 8201800:	685b      	ldr	r3, [r3, #4]
 8201802:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8201806:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 820180a:	d1ee      	bne.n	82017ea <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 820180c:	2300      	movs	r3, #0
}
 820180e:	4618      	mov	r0, r3
 8201810:	3710      	adds	r7, #16
 8201812:	46bd      	mov	sp, r7
 8201814:	bd80      	pop	{r7, pc}
 8201816:	bf00      	nop
 8201818:	58024800 	.word	0x58024800

0820181c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 820181c:	b580      	push	{r7, lr}
 820181e:	b08c      	sub	sp, #48	@ 0x30
 8201820:	af00      	add	r7, sp, #0
 8201822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8201824:	687b      	ldr	r3, [r7, #4]
 8201826:	2b00      	cmp	r3, #0
 8201828:	d102      	bne.n	8201830 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 820182a:	2301      	movs	r3, #1
 820182c:	f000 bc48 	b.w	82020c0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8201830:	687b      	ldr	r3, [r7, #4]
 8201832:	681b      	ldr	r3, [r3, #0]
 8201834:	f003 0301 	and.w	r3, r3, #1
 8201838:	2b00      	cmp	r3, #0
 820183a:	f000 8088 	beq.w	820194e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 820183e:	4b99      	ldr	r3, [pc, #612]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201840:	691b      	ldr	r3, [r3, #16]
 8201842:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8201846:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8201848:	4b96      	ldr	r3, [pc, #600]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 820184a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 820184c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 820184e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8201850:	2b10      	cmp	r3, #16
 8201852:	d007      	beq.n	8201864 <HAL_RCC_OscConfig+0x48>
 8201854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8201856:	2b18      	cmp	r3, #24
 8201858:	d111      	bne.n	820187e <HAL_RCC_OscConfig+0x62>
 820185a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 820185c:	f003 0303 	and.w	r3, r3, #3
 8201860:	2b02      	cmp	r3, #2
 8201862:	d10c      	bne.n	820187e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8201864:	4b8f      	ldr	r3, [pc, #572]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201866:	681b      	ldr	r3, [r3, #0]
 8201868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 820186c:	2b00      	cmp	r3, #0
 820186e:	d06d      	beq.n	820194c <HAL_RCC_OscConfig+0x130>
 8201870:	687b      	ldr	r3, [r7, #4]
 8201872:	685b      	ldr	r3, [r3, #4]
 8201874:	2b00      	cmp	r3, #0
 8201876:	d169      	bne.n	820194c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8201878:	2301      	movs	r3, #1
 820187a:	f000 bc21 	b.w	82020c0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 820187e:	687b      	ldr	r3, [r7, #4]
 8201880:	685b      	ldr	r3, [r3, #4]
 8201882:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8201886:	d106      	bne.n	8201896 <HAL_RCC_OscConfig+0x7a>
 8201888:	4b86      	ldr	r3, [pc, #536]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 820188a:	681b      	ldr	r3, [r3, #0]
 820188c:	4a85      	ldr	r2, [pc, #532]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 820188e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8201892:	6013      	str	r3, [r2, #0]
 8201894:	e02e      	b.n	82018f4 <HAL_RCC_OscConfig+0xd8>
 8201896:	687b      	ldr	r3, [r7, #4]
 8201898:	685b      	ldr	r3, [r3, #4]
 820189a:	2b00      	cmp	r3, #0
 820189c:	d10c      	bne.n	82018b8 <HAL_RCC_OscConfig+0x9c>
 820189e:	4b81      	ldr	r3, [pc, #516]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018a0:	681b      	ldr	r3, [r3, #0]
 82018a2:	4a80      	ldr	r2, [pc, #512]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 82018a8:	6013      	str	r3, [r2, #0]
 82018aa:	4b7e      	ldr	r3, [pc, #504]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018ac:	681b      	ldr	r3, [r3, #0]
 82018ae:	4a7d      	ldr	r2, [pc, #500]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 82018b4:	6013      	str	r3, [r2, #0]
 82018b6:	e01d      	b.n	82018f4 <HAL_RCC_OscConfig+0xd8>
 82018b8:	687b      	ldr	r3, [r7, #4]
 82018ba:	685b      	ldr	r3, [r3, #4]
 82018bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 82018c0:	d10c      	bne.n	82018dc <HAL_RCC_OscConfig+0xc0>
 82018c2:	4b78      	ldr	r3, [pc, #480]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018c4:	681b      	ldr	r3, [r3, #0]
 82018c6:	4a77      	ldr	r2, [pc, #476]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 82018cc:	6013      	str	r3, [r2, #0]
 82018ce:	4b75      	ldr	r3, [pc, #468]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018d0:	681b      	ldr	r3, [r3, #0]
 82018d2:	4a74      	ldr	r2, [pc, #464]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 82018d8:	6013      	str	r3, [r2, #0]
 82018da:	e00b      	b.n	82018f4 <HAL_RCC_OscConfig+0xd8>
 82018dc:	4b71      	ldr	r3, [pc, #452]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018de:	681b      	ldr	r3, [r3, #0]
 82018e0:	4a70      	ldr	r2, [pc, #448]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 82018e6:	6013      	str	r3, [r2, #0]
 82018e8:	4b6e      	ldr	r3, [pc, #440]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018ea:	681b      	ldr	r3, [r3, #0]
 82018ec:	4a6d      	ldr	r2, [pc, #436]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82018ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 82018f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 82018f4:	687b      	ldr	r3, [r7, #4]
 82018f6:	685b      	ldr	r3, [r3, #4]
 82018f8:	2b00      	cmp	r3, #0
 82018fa:	d013      	beq.n	8201924 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 82018fc:	f7ff fbc2 	bl	8201084 <HAL_GetTick>
 8201900:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8201902:	e008      	b.n	8201916 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8201904:	f7ff fbbe 	bl	8201084 <HAL_GetTick>
 8201908:	4602      	mov	r2, r0
 820190a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 820190c:	1ad3      	subs	r3, r2, r3
 820190e:	2b64      	cmp	r3, #100	@ 0x64
 8201910:	d901      	bls.n	8201916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8201912:	2303      	movs	r3, #3
 8201914:	e3d4      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8201916:	4b63      	ldr	r3, [pc, #396]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201918:	681b      	ldr	r3, [r3, #0]
 820191a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 820191e:	2b00      	cmp	r3, #0
 8201920:	d0f0      	beq.n	8201904 <HAL_RCC_OscConfig+0xe8>
 8201922:	e014      	b.n	820194e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201924:	f7ff fbae 	bl	8201084 <HAL_GetTick>
 8201928:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 820192a:	e008      	b.n	820193e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 820192c:	f7ff fbaa 	bl	8201084 <HAL_GetTick>
 8201930:	4602      	mov	r2, r0
 8201932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201934:	1ad3      	subs	r3, r2, r3
 8201936:	2b64      	cmp	r3, #100	@ 0x64
 8201938:	d901      	bls.n	820193e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 820193a:	2303      	movs	r3, #3
 820193c:	e3c0      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 820193e:	4b59      	ldr	r3, [pc, #356]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201940:	681b      	ldr	r3, [r3, #0]
 8201942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8201946:	2b00      	cmp	r3, #0
 8201948:	d1f0      	bne.n	820192c <HAL_RCC_OscConfig+0x110>
 820194a:	e000      	b.n	820194e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 820194c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 820194e:	687b      	ldr	r3, [r7, #4]
 8201950:	681b      	ldr	r3, [r3, #0]
 8201952:	f003 0302 	and.w	r3, r3, #2
 8201956:	2b00      	cmp	r3, #0
 8201958:	f000 80ca 	beq.w	8201af0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 820195c:	4b51      	ldr	r3, [pc, #324]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 820195e:	691b      	ldr	r3, [r3, #16]
 8201960:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8201964:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8201966:	4b4f      	ldr	r3, [pc, #316]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 820196a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 820196c:	6a3b      	ldr	r3, [r7, #32]
 820196e:	2b00      	cmp	r3, #0
 8201970:	d007      	beq.n	8201982 <HAL_RCC_OscConfig+0x166>
 8201972:	6a3b      	ldr	r3, [r7, #32]
 8201974:	2b18      	cmp	r3, #24
 8201976:	d156      	bne.n	8201a26 <HAL_RCC_OscConfig+0x20a>
 8201978:	69fb      	ldr	r3, [r7, #28]
 820197a:	f003 0303 	and.w	r3, r3, #3
 820197e:	2b00      	cmp	r3, #0
 8201980:	d151      	bne.n	8201a26 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8201982:	4b48      	ldr	r3, [pc, #288]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201984:	681b      	ldr	r3, [r3, #0]
 8201986:	f003 0304 	and.w	r3, r3, #4
 820198a:	2b00      	cmp	r3, #0
 820198c:	d005      	beq.n	820199a <HAL_RCC_OscConfig+0x17e>
 820198e:	687b      	ldr	r3, [r7, #4]
 8201990:	68db      	ldr	r3, [r3, #12]
 8201992:	2b00      	cmp	r3, #0
 8201994:	d101      	bne.n	820199a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8201996:	2301      	movs	r3, #1
 8201998:	e392      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 820199a:	4b42      	ldr	r3, [pc, #264]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 820199c:	681b      	ldr	r3, [r3, #0]
 820199e:	f023 0219 	bic.w	r2, r3, #25
 82019a2:	687b      	ldr	r3, [r7, #4]
 82019a4:	68db      	ldr	r3, [r3, #12]
 82019a6:	493f      	ldr	r1, [pc, #252]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82019a8:	4313      	orrs	r3, r2
 82019aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 82019ac:	f7ff fb6a 	bl	8201084 <HAL_GetTick>
 82019b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 82019b2:	e008      	b.n	82019c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 82019b4:	f7ff fb66 	bl	8201084 <HAL_GetTick>
 82019b8:	4602      	mov	r2, r0
 82019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 82019bc:	1ad3      	subs	r3, r2, r3
 82019be:	2b02      	cmp	r3, #2
 82019c0:	d901      	bls.n	82019c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 82019c2:	2303      	movs	r3, #3
 82019c4:	e37c      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 82019c6:	4b37      	ldr	r3, [pc, #220]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82019c8:	681b      	ldr	r3, [r3, #0]
 82019ca:	f003 0304 	and.w	r3, r3, #4
 82019ce:	2b00      	cmp	r3, #0
 82019d0:	d0f0      	beq.n	82019b4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 82019d2:	f7ff fb87 	bl	82010e4 <HAL_GetREVID>
 82019d6:	4603      	mov	r3, r0
 82019d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 82019dc:	4293      	cmp	r3, r2
 82019de:	d817      	bhi.n	8201a10 <HAL_RCC_OscConfig+0x1f4>
 82019e0:	687b      	ldr	r3, [r7, #4]
 82019e2:	691b      	ldr	r3, [r3, #16]
 82019e4:	2b40      	cmp	r3, #64	@ 0x40
 82019e6:	d108      	bne.n	82019fa <HAL_RCC_OscConfig+0x1de>
 82019e8:	4b2e      	ldr	r3, [pc, #184]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82019ea:	685b      	ldr	r3, [r3, #4]
 82019ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 82019f0:	4a2c      	ldr	r2, [pc, #176]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82019f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 82019f6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 82019f8:	e07a      	b.n	8201af0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 82019fa:	4b2a      	ldr	r3, [pc, #168]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 82019fc:	685b      	ldr	r3, [r3, #4]
 82019fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8201a02:	687b      	ldr	r3, [r7, #4]
 8201a04:	691b      	ldr	r3, [r3, #16]
 8201a06:	031b      	lsls	r3, r3, #12
 8201a08:	4926      	ldr	r1, [pc, #152]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a0a:	4313      	orrs	r3, r2
 8201a0c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8201a0e:	e06f      	b.n	8201af0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8201a10:	4b24      	ldr	r3, [pc, #144]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a12:	685b      	ldr	r3, [r3, #4]
 8201a14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8201a18:	687b      	ldr	r3, [r7, #4]
 8201a1a:	691b      	ldr	r3, [r3, #16]
 8201a1c:	061b      	lsls	r3, r3, #24
 8201a1e:	4921      	ldr	r1, [pc, #132]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a20:	4313      	orrs	r3, r2
 8201a22:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8201a24:	e064      	b.n	8201af0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8201a26:	687b      	ldr	r3, [r7, #4]
 8201a28:	68db      	ldr	r3, [r3, #12]
 8201a2a:	2b00      	cmp	r3, #0
 8201a2c:	d047      	beq.n	8201abe <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8201a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a30:	681b      	ldr	r3, [r3, #0]
 8201a32:	f023 0219 	bic.w	r2, r3, #25
 8201a36:	687b      	ldr	r3, [r7, #4]
 8201a38:	68db      	ldr	r3, [r3, #12]
 8201a3a:	491a      	ldr	r1, [pc, #104]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a3c:	4313      	orrs	r3, r2
 8201a3e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201a40:	f7ff fb20 	bl	8201084 <HAL_GetTick>
 8201a44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8201a46:	e008      	b.n	8201a5a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8201a48:	f7ff fb1c 	bl	8201084 <HAL_GetTick>
 8201a4c:	4602      	mov	r2, r0
 8201a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201a50:	1ad3      	subs	r3, r2, r3
 8201a52:	2b02      	cmp	r3, #2
 8201a54:	d901      	bls.n	8201a5a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8201a56:	2303      	movs	r3, #3
 8201a58:	e332      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8201a5a:	4b12      	ldr	r3, [pc, #72]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a5c:	681b      	ldr	r3, [r3, #0]
 8201a5e:	f003 0304 	and.w	r3, r3, #4
 8201a62:	2b00      	cmp	r3, #0
 8201a64:	d0f0      	beq.n	8201a48 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8201a66:	f7ff fb3d 	bl	82010e4 <HAL_GetREVID>
 8201a6a:	4603      	mov	r3, r0
 8201a6c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8201a70:	4293      	cmp	r3, r2
 8201a72:	d819      	bhi.n	8201aa8 <HAL_RCC_OscConfig+0x28c>
 8201a74:	687b      	ldr	r3, [r7, #4]
 8201a76:	691b      	ldr	r3, [r3, #16]
 8201a78:	2b40      	cmp	r3, #64	@ 0x40
 8201a7a:	d108      	bne.n	8201a8e <HAL_RCC_OscConfig+0x272>
 8201a7c:	4b09      	ldr	r3, [pc, #36]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a7e:	685b      	ldr	r3, [r3, #4]
 8201a80:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8201a84:	4a07      	ldr	r2, [pc, #28]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8201a8a:	6053      	str	r3, [r2, #4]
 8201a8c:	e030      	b.n	8201af0 <HAL_RCC_OscConfig+0x2d4>
 8201a8e:	4b05      	ldr	r3, [pc, #20]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a90:	685b      	ldr	r3, [r3, #4]
 8201a92:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8201a96:	687b      	ldr	r3, [r7, #4]
 8201a98:	691b      	ldr	r3, [r3, #16]
 8201a9a:	031b      	lsls	r3, r3, #12
 8201a9c:	4901      	ldr	r1, [pc, #4]	@ (8201aa4 <HAL_RCC_OscConfig+0x288>)
 8201a9e:	4313      	orrs	r3, r2
 8201aa0:	604b      	str	r3, [r1, #4]
 8201aa2:	e025      	b.n	8201af0 <HAL_RCC_OscConfig+0x2d4>
 8201aa4:	58024400 	.word	0x58024400
 8201aa8:	4b9a      	ldr	r3, [pc, #616]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201aaa:	685b      	ldr	r3, [r3, #4]
 8201aac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8201ab0:	687b      	ldr	r3, [r7, #4]
 8201ab2:	691b      	ldr	r3, [r3, #16]
 8201ab4:	061b      	lsls	r3, r3, #24
 8201ab6:	4997      	ldr	r1, [pc, #604]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201ab8:	4313      	orrs	r3, r2
 8201aba:	604b      	str	r3, [r1, #4]
 8201abc:	e018      	b.n	8201af0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8201abe:	4b95      	ldr	r3, [pc, #596]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201ac0:	681b      	ldr	r3, [r3, #0]
 8201ac2:	4a94      	ldr	r2, [pc, #592]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201ac4:	f023 0301 	bic.w	r3, r3, #1
 8201ac8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201aca:	f7ff fadb 	bl	8201084 <HAL_GetTick>
 8201ace:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8201ad0:	e008      	b.n	8201ae4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8201ad2:	f7ff fad7 	bl	8201084 <HAL_GetTick>
 8201ad6:	4602      	mov	r2, r0
 8201ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201ada:	1ad3      	subs	r3, r2, r3
 8201adc:	2b02      	cmp	r3, #2
 8201ade:	d901      	bls.n	8201ae4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8201ae0:	2303      	movs	r3, #3
 8201ae2:	e2ed      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8201ae4:	4b8b      	ldr	r3, [pc, #556]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201ae6:	681b      	ldr	r3, [r3, #0]
 8201ae8:	f003 0304 	and.w	r3, r3, #4
 8201aec:	2b00      	cmp	r3, #0
 8201aee:	d1f0      	bne.n	8201ad2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8201af0:	687b      	ldr	r3, [r7, #4]
 8201af2:	681b      	ldr	r3, [r3, #0]
 8201af4:	f003 0310 	and.w	r3, r3, #16
 8201af8:	2b00      	cmp	r3, #0
 8201afa:	f000 80a9 	beq.w	8201c50 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8201afe:	4b85      	ldr	r3, [pc, #532]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b00:	691b      	ldr	r3, [r3, #16]
 8201b02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8201b06:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8201b08:	4b82      	ldr	r3, [pc, #520]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8201b0c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8201b0e:	69bb      	ldr	r3, [r7, #24]
 8201b10:	2b08      	cmp	r3, #8
 8201b12:	d007      	beq.n	8201b24 <HAL_RCC_OscConfig+0x308>
 8201b14:	69bb      	ldr	r3, [r7, #24]
 8201b16:	2b18      	cmp	r3, #24
 8201b18:	d13a      	bne.n	8201b90 <HAL_RCC_OscConfig+0x374>
 8201b1a:	697b      	ldr	r3, [r7, #20]
 8201b1c:	f003 0303 	and.w	r3, r3, #3
 8201b20:	2b01      	cmp	r3, #1
 8201b22:	d135      	bne.n	8201b90 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8201b24:	4b7b      	ldr	r3, [pc, #492]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b26:	681b      	ldr	r3, [r3, #0]
 8201b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8201b2c:	2b00      	cmp	r3, #0
 8201b2e:	d005      	beq.n	8201b3c <HAL_RCC_OscConfig+0x320>
 8201b30:	687b      	ldr	r3, [r7, #4]
 8201b32:	69db      	ldr	r3, [r3, #28]
 8201b34:	2b80      	cmp	r3, #128	@ 0x80
 8201b36:	d001      	beq.n	8201b3c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8201b38:	2301      	movs	r3, #1
 8201b3a:	e2c1      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8201b3c:	f7ff fad2 	bl	82010e4 <HAL_GetREVID>
 8201b40:	4603      	mov	r3, r0
 8201b42:	f241 0203 	movw	r2, #4099	@ 0x1003
 8201b46:	4293      	cmp	r3, r2
 8201b48:	d817      	bhi.n	8201b7a <HAL_RCC_OscConfig+0x35e>
 8201b4a:	687b      	ldr	r3, [r7, #4]
 8201b4c:	6a1b      	ldr	r3, [r3, #32]
 8201b4e:	2b20      	cmp	r3, #32
 8201b50:	d108      	bne.n	8201b64 <HAL_RCC_OscConfig+0x348>
 8201b52:	4b70      	ldr	r3, [pc, #448]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b54:	685b      	ldr	r3, [r3, #4]
 8201b56:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8201b5a:	4a6e      	ldr	r2, [pc, #440]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b5c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8201b60:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8201b62:	e075      	b.n	8201c50 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8201b64:	4b6b      	ldr	r3, [pc, #428]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b66:	685b      	ldr	r3, [r3, #4]
 8201b68:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8201b6c:	687b      	ldr	r3, [r7, #4]
 8201b6e:	6a1b      	ldr	r3, [r3, #32]
 8201b70:	069b      	lsls	r3, r3, #26
 8201b72:	4968      	ldr	r1, [pc, #416]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b74:	4313      	orrs	r3, r2
 8201b76:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8201b78:	e06a      	b.n	8201c50 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8201b7a:	4b66      	ldr	r3, [pc, #408]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b7c:	68db      	ldr	r3, [r3, #12]
 8201b7e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8201b82:	687b      	ldr	r3, [r7, #4]
 8201b84:	6a1b      	ldr	r3, [r3, #32]
 8201b86:	061b      	lsls	r3, r3, #24
 8201b88:	4962      	ldr	r1, [pc, #392]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b8a:	4313      	orrs	r3, r2
 8201b8c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8201b8e:	e05f      	b.n	8201c50 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8201b90:	687b      	ldr	r3, [r7, #4]
 8201b92:	69db      	ldr	r3, [r3, #28]
 8201b94:	2b00      	cmp	r3, #0
 8201b96:	d042      	beq.n	8201c1e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8201b98:	4b5e      	ldr	r3, [pc, #376]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b9a:	681b      	ldr	r3, [r3, #0]
 8201b9c:	4a5d      	ldr	r2, [pc, #372]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201b9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8201ba2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201ba4:	f7ff fa6e 	bl	8201084 <HAL_GetTick>
 8201ba8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8201baa:	e008      	b.n	8201bbe <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8201bac:	f7ff fa6a 	bl	8201084 <HAL_GetTick>
 8201bb0:	4602      	mov	r2, r0
 8201bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201bb4:	1ad3      	subs	r3, r2, r3
 8201bb6:	2b02      	cmp	r3, #2
 8201bb8:	d901      	bls.n	8201bbe <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8201bba:	2303      	movs	r3, #3
 8201bbc:	e280      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8201bbe:	4b55      	ldr	r3, [pc, #340]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201bc0:	681b      	ldr	r3, [r3, #0]
 8201bc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8201bc6:	2b00      	cmp	r3, #0
 8201bc8:	d0f0      	beq.n	8201bac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8201bca:	f7ff fa8b 	bl	82010e4 <HAL_GetREVID>
 8201bce:	4603      	mov	r3, r0
 8201bd0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8201bd4:	4293      	cmp	r3, r2
 8201bd6:	d817      	bhi.n	8201c08 <HAL_RCC_OscConfig+0x3ec>
 8201bd8:	687b      	ldr	r3, [r7, #4]
 8201bda:	6a1b      	ldr	r3, [r3, #32]
 8201bdc:	2b20      	cmp	r3, #32
 8201bde:	d108      	bne.n	8201bf2 <HAL_RCC_OscConfig+0x3d6>
 8201be0:	4b4c      	ldr	r3, [pc, #304]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201be2:	685b      	ldr	r3, [r3, #4]
 8201be4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8201be8:	4a4a      	ldr	r2, [pc, #296]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201bea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8201bee:	6053      	str	r3, [r2, #4]
 8201bf0:	e02e      	b.n	8201c50 <HAL_RCC_OscConfig+0x434>
 8201bf2:	4b48      	ldr	r3, [pc, #288]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201bf4:	685b      	ldr	r3, [r3, #4]
 8201bf6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8201bfa:	687b      	ldr	r3, [r7, #4]
 8201bfc:	6a1b      	ldr	r3, [r3, #32]
 8201bfe:	069b      	lsls	r3, r3, #26
 8201c00:	4944      	ldr	r1, [pc, #272]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c02:	4313      	orrs	r3, r2
 8201c04:	604b      	str	r3, [r1, #4]
 8201c06:	e023      	b.n	8201c50 <HAL_RCC_OscConfig+0x434>
 8201c08:	4b42      	ldr	r3, [pc, #264]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c0a:	68db      	ldr	r3, [r3, #12]
 8201c0c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8201c10:	687b      	ldr	r3, [r7, #4]
 8201c12:	6a1b      	ldr	r3, [r3, #32]
 8201c14:	061b      	lsls	r3, r3, #24
 8201c16:	493f      	ldr	r1, [pc, #252]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c18:	4313      	orrs	r3, r2
 8201c1a:	60cb      	str	r3, [r1, #12]
 8201c1c:	e018      	b.n	8201c50 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8201c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c20:	681b      	ldr	r3, [r3, #0]
 8201c22:	4a3c      	ldr	r2, [pc, #240]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c24:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8201c28:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201c2a:	f7ff fa2b 	bl	8201084 <HAL_GetTick>
 8201c2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8201c30:	e008      	b.n	8201c44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8201c32:	f7ff fa27 	bl	8201084 <HAL_GetTick>
 8201c36:	4602      	mov	r2, r0
 8201c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201c3a:	1ad3      	subs	r3, r2, r3
 8201c3c:	2b02      	cmp	r3, #2
 8201c3e:	d901      	bls.n	8201c44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8201c40:	2303      	movs	r3, #3
 8201c42:	e23d      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8201c44:	4b33      	ldr	r3, [pc, #204]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c46:	681b      	ldr	r3, [r3, #0]
 8201c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8201c4c:	2b00      	cmp	r3, #0
 8201c4e:	d1f0      	bne.n	8201c32 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8201c50:	687b      	ldr	r3, [r7, #4]
 8201c52:	681b      	ldr	r3, [r3, #0]
 8201c54:	f003 0308 	and.w	r3, r3, #8
 8201c58:	2b00      	cmp	r3, #0
 8201c5a:	d036      	beq.n	8201cca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8201c5c:	687b      	ldr	r3, [r7, #4]
 8201c5e:	695b      	ldr	r3, [r3, #20]
 8201c60:	2b00      	cmp	r3, #0
 8201c62:	d019      	beq.n	8201c98 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8201c64:	4b2b      	ldr	r3, [pc, #172]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8201c68:	4a2a      	ldr	r2, [pc, #168]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c6a:	f043 0301 	orr.w	r3, r3, #1
 8201c6e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8201c70:	f7ff fa08 	bl	8201084 <HAL_GetTick>
 8201c74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8201c76:	e008      	b.n	8201c8a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8201c78:	f7ff fa04 	bl	8201084 <HAL_GetTick>
 8201c7c:	4602      	mov	r2, r0
 8201c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201c80:	1ad3      	subs	r3, r2, r3
 8201c82:	2b02      	cmp	r3, #2
 8201c84:	d901      	bls.n	8201c8a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8201c86:	2303      	movs	r3, #3
 8201c88:	e21a      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8201c8a:	4b22      	ldr	r3, [pc, #136]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8201c8e:	f003 0302 	and.w	r3, r3, #2
 8201c92:	2b00      	cmp	r3, #0
 8201c94:	d0f0      	beq.n	8201c78 <HAL_RCC_OscConfig+0x45c>
 8201c96:	e018      	b.n	8201cca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8201c98:	4b1e      	ldr	r3, [pc, #120]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8201c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201c9e:	f023 0301 	bic.w	r3, r3, #1
 8201ca2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8201ca4:	f7ff f9ee 	bl	8201084 <HAL_GetTick>
 8201ca8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8201caa:	e008      	b.n	8201cbe <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8201cac:	f7ff f9ea 	bl	8201084 <HAL_GetTick>
 8201cb0:	4602      	mov	r2, r0
 8201cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201cb4:	1ad3      	subs	r3, r2, r3
 8201cb6:	2b02      	cmp	r3, #2
 8201cb8:	d901      	bls.n	8201cbe <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8201cba:	2303      	movs	r3, #3
 8201cbc:	e200      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8201cbe:	4b15      	ldr	r3, [pc, #84]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8201cc2:	f003 0302 	and.w	r3, r3, #2
 8201cc6:	2b00      	cmp	r3, #0
 8201cc8:	d1f0      	bne.n	8201cac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8201cca:	687b      	ldr	r3, [r7, #4]
 8201ccc:	681b      	ldr	r3, [r3, #0]
 8201cce:	f003 0320 	and.w	r3, r3, #32
 8201cd2:	2b00      	cmp	r3, #0
 8201cd4:	d039      	beq.n	8201d4a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8201cd6:	687b      	ldr	r3, [r7, #4]
 8201cd8:	699b      	ldr	r3, [r3, #24]
 8201cda:	2b00      	cmp	r3, #0
 8201cdc:	d01c      	beq.n	8201d18 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8201cde:	4b0d      	ldr	r3, [pc, #52]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201ce0:	681b      	ldr	r3, [r3, #0]
 8201ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201ce4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8201ce8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8201cea:	f7ff f9cb 	bl	8201084 <HAL_GetTick>
 8201cee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8201cf0:	e008      	b.n	8201d04 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8201cf2:	f7ff f9c7 	bl	8201084 <HAL_GetTick>
 8201cf6:	4602      	mov	r2, r0
 8201cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201cfa:	1ad3      	subs	r3, r2, r3
 8201cfc:	2b02      	cmp	r3, #2
 8201cfe:	d901      	bls.n	8201d04 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8201d00:	2303      	movs	r3, #3
 8201d02:	e1dd      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8201d04:	4b03      	ldr	r3, [pc, #12]	@ (8201d14 <HAL_RCC_OscConfig+0x4f8>)
 8201d06:	681b      	ldr	r3, [r3, #0]
 8201d08:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8201d0c:	2b00      	cmp	r3, #0
 8201d0e:	d0f0      	beq.n	8201cf2 <HAL_RCC_OscConfig+0x4d6>
 8201d10:	e01b      	b.n	8201d4a <HAL_RCC_OscConfig+0x52e>
 8201d12:	bf00      	nop
 8201d14:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8201d18:	4b9b      	ldr	r3, [pc, #620]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201d1a:	681b      	ldr	r3, [r3, #0]
 8201d1c:	4a9a      	ldr	r2, [pc, #616]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201d1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8201d22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8201d24:	f7ff f9ae 	bl	8201084 <HAL_GetTick>
 8201d28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8201d2a:	e008      	b.n	8201d3e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8201d2c:	f7ff f9aa 	bl	8201084 <HAL_GetTick>
 8201d30:	4602      	mov	r2, r0
 8201d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201d34:	1ad3      	subs	r3, r2, r3
 8201d36:	2b02      	cmp	r3, #2
 8201d38:	d901      	bls.n	8201d3e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8201d3a:	2303      	movs	r3, #3
 8201d3c:	e1c0      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8201d3e:	4b92      	ldr	r3, [pc, #584]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201d40:	681b      	ldr	r3, [r3, #0]
 8201d42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8201d46:	2b00      	cmp	r3, #0
 8201d48:	d1f0      	bne.n	8201d2c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8201d4a:	687b      	ldr	r3, [r7, #4]
 8201d4c:	681b      	ldr	r3, [r3, #0]
 8201d4e:	f003 0304 	and.w	r3, r3, #4
 8201d52:	2b00      	cmp	r3, #0
 8201d54:	f000 8081 	beq.w	8201e5a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8201d58:	4b8c      	ldr	r3, [pc, #560]	@ (8201f8c <HAL_RCC_OscConfig+0x770>)
 8201d5a:	681b      	ldr	r3, [r3, #0]
 8201d5c:	4a8b      	ldr	r2, [pc, #556]	@ (8201f8c <HAL_RCC_OscConfig+0x770>)
 8201d5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8201d62:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8201d64:	f7ff f98e 	bl	8201084 <HAL_GetTick>
 8201d68:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8201d6a:	e008      	b.n	8201d7e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8201d6c:	f7ff f98a 	bl	8201084 <HAL_GetTick>
 8201d70:	4602      	mov	r2, r0
 8201d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201d74:	1ad3      	subs	r3, r2, r3
 8201d76:	2b64      	cmp	r3, #100	@ 0x64
 8201d78:	d901      	bls.n	8201d7e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8201d7a:	2303      	movs	r3, #3
 8201d7c:	e1a0      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8201d7e:	4b83      	ldr	r3, [pc, #524]	@ (8201f8c <HAL_RCC_OscConfig+0x770>)
 8201d80:	681b      	ldr	r3, [r3, #0]
 8201d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8201d86:	2b00      	cmp	r3, #0
 8201d88:	d0f0      	beq.n	8201d6c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8201d8a:	687b      	ldr	r3, [r7, #4]
 8201d8c:	689b      	ldr	r3, [r3, #8]
 8201d8e:	2b01      	cmp	r3, #1
 8201d90:	d106      	bne.n	8201da0 <HAL_RCC_OscConfig+0x584>
 8201d92:	4b7d      	ldr	r3, [pc, #500]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201d96:	4a7c      	ldr	r2, [pc, #496]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201d98:	f043 0301 	orr.w	r3, r3, #1
 8201d9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8201d9e:	e02d      	b.n	8201dfc <HAL_RCC_OscConfig+0x5e0>
 8201da0:	687b      	ldr	r3, [r7, #4]
 8201da2:	689b      	ldr	r3, [r3, #8]
 8201da4:	2b00      	cmp	r3, #0
 8201da6:	d10c      	bne.n	8201dc2 <HAL_RCC_OscConfig+0x5a6>
 8201da8:	4b77      	ldr	r3, [pc, #476]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201dac:	4a76      	ldr	r2, [pc, #472]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201dae:	f023 0301 	bic.w	r3, r3, #1
 8201db2:	6713      	str	r3, [r2, #112]	@ 0x70
 8201db4:	4b74      	ldr	r3, [pc, #464]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201db8:	4a73      	ldr	r2, [pc, #460]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201dba:	f023 0304 	bic.w	r3, r3, #4
 8201dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8201dc0:	e01c      	b.n	8201dfc <HAL_RCC_OscConfig+0x5e0>
 8201dc2:	687b      	ldr	r3, [r7, #4]
 8201dc4:	689b      	ldr	r3, [r3, #8]
 8201dc6:	2b05      	cmp	r3, #5
 8201dc8:	d10c      	bne.n	8201de4 <HAL_RCC_OscConfig+0x5c8>
 8201dca:	4b6f      	ldr	r3, [pc, #444]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201dce:	4a6e      	ldr	r2, [pc, #440]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201dd0:	f043 0304 	orr.w	r3, r3, #4
 8201dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8201dd6:	4b6c      	ldr	r3, [pc, #432]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201dda:	4a6b      	ldr	r2, [pc, #428]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201ddc:	f043 0301 	orr.w	r3, r3, #1
 8201de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8201de2:	e00b      	b.n	8201dfc <HAL_RCC_OscConfig+0x5e0>
 8201de4:	4b68      	ldr	r3, [pc, #416]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201de8:	4a67      	ldr	r2, [pc, #412]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201dea:	f023 0301 	bic.w	r3, r3, #1
 8201dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8201df0:	4b65      	ldr	r3, [pc, #404]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201df4:	4a64      	ldr	r2, [pc, #400]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201df6:	f023 0304 	bic.w	r3, r3, #4
 8201dfa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8201dfc:	687b      	ldr	r3, [r7, #4]
 8201dfe:	689b      	ldr	r3, [r3, #8]
 8201e00:	2b00      	cmp	r3, #0
 8201e02:	d015      	beq.n	8201e30 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8201e04:	f7ff f93e 	bl	8201084 <HAL_GetTick>
 8201e08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8201e0a:	e00a      	b.n	8201e22 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8201e0c:	f7ff f93a 	bl	8201084 <HAL_GetTick>
 8201e10:	4602      	mov	r2, r0
 8201e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201e14:	1ad3      	subs	r3, r2, r3
 8201e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8201e1a:	4293      	cmp	r3, r2
 8201e1c:	d901      	bls.n	8201e22 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8201e1e:	2303      	movs	r3, #3
 8201e20:	e14e      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8201e22:	4b59      	ldr	r3, [pc, #356]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201e26:	f003 0302 	and.w	r3, r3, #2
 8201e2a:	2b00      	cmp	r3, #0
 8201e2c:	d0ee      	beq.n	8201e0c <HAL_RCC_OscConfig+0x5f0>
 8201e2e:	e014      	b.n	8201e5a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8201e30:	f7ff f928 	bl	8201084 <HAL_GetTick>
 8201e34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8201e36:	e00a      	b.n	8201e4e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8201e38:	f7ff f924 	bl	8201084 <HAL_GetTick>
 8201e3c:	4602      	mov	r2, r0
 8201e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201e40:	1ad3      	subs	r3, r2, r3
 8201e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8201e46:	4293      	cmp	r3, r2
 8201e48:	d901      	bls.n	8201e4e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8201e4a:	2303      	movs	r3, #3
 8201e4c:	e138      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8201e4e:	4b4e      	ldr	r3, [pc, #312]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8201e52:	f003 0302 	and.w	r3, r3, #2
 8201e56:	2b00      	cmp	r3, #0
 8201e58:	d1ee      	bne.n	8201e38 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8201e5a:	687b      	ldr	r3, [r7, #4]
 8201e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8201e5e:	2b00      	cmp	r3, #0
 8201e60:	f000 812d 	beq.w	82020be <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8201e64:	4b48      	ldr	r3, [pc, #288]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201e66:	691b      	ldr	r3, [r3, #16]
 8201e68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8201e6c:	2b18      	cmp	r3, #24
 8201e6e:	f000 80bd 	beq.w	8201fec <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8201e72:	687b      	ldr	r3, [r7, #4]
 8201e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8201e76:	2b02      	cmp	r3, #2
 8201e78:	f040 809e 	bne.w	8201fb8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8201e7c:	4b42      	ldr	r3, [pc, #264]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201e7e:	681b      	ldr	r3, [r3, #0]
 8201e80:	4a41      	ldr	r2, [pc, #260]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201e82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8201e86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201e88:	f7ff f8fc 	bl	8201084 <HAL_GetTick>
 8201e8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8201e8e:	e008      	b.n	8201ea2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8201e90:	f7ff f8f8 	bl	8201084 <HAL_GetTick>
 8201e94:	4602      	mov	r2, r0
 8201e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201e98:	1ad3      	subs	r3, r2, r3
 8201e9a:	2b02      	cmp	r3, #2
 8201e9c:	d901      	bls.n	8201ea2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8201e9e:	2303      	movs	r3, #3
 8201ea0:	e10e      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8201ea2:	4b39      	ldr	r3, [pc, #228]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201ea4:	681b      	ldr	r3, [r3, #0]
 8201ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8201eaa:	2b00      	cmp	r3, #0
 8201eac:	d1f0      	bne.n	8201e90 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8201eae:	4b36      	ldr	r3, [pc, #216]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201eb0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8201eb2:	4b37      	ldr	r3, [pc, #220]	@ (8201f90 <HAL_RCC_OscConfig+0x774>)
 8201eb4:	4013      	ands	r3, r2
 8201eb6:	687a      	ldr	r2, [r7, #4]
 8201eb8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8201eba:	687a      	ldr	r2, [r7, #4]
 8201ebc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8201ebe:	0112      	lsls	r2, r2, #4
 8201ec0:	430a      	orrs	r2, r1
 8201ec2:	4931      	ldr	r1, [pc, #196]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201ec4:	4313      	orrs	r3, r2
 8201ec6:	628b      	str	r3, [r1, #40]	@ 0x28
 8201ec8:	687b      	ldr	r3, [r7, #4]
 8201eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8201ecc:	3b01      	subs	r3, #1
 8201ece:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8201ed2:	687b      	ldr	r3, [r7, #4]
 8201ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8201ed6:	3b01      	subs	r3, #1
 8201ed8:	025b      	lsls	r3, r3, #9
 8201eda:	b29b      	uxth	r3, r3
 8201edc:	431a      	orrs	r2, r3
 8201ede:	687b      	ldr	r3, [r7, #4]
 8201ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8201ee2:	3b01      	subs	r3, #1
 8201ee4:	041b      	lsls	r3, r3, #16
 8201ee6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8201eea:	431a      	orrs	r2, r3
 8201eec:	687b      	ldr	r3, [r7, #4]
 8201eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8201ef0:	3b01      	subs	r3, #1
 8201ef2:	061b      	lsls	r3, r3, #24
 8201ef4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8201ef8:	4923      	ldr	r1, [pc, #140]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201efa:	4313      	orrs	r3, r2
 8201efc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8201efe:	4b22      	ldr	r3, [pc, #136]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f02:	4a21      	ldr	r2, [pc, #132]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f04:	f023 0301 	bic.w	r3, r3, #1
 8201f08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8201f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8201f0e:	4b21      	ldr	r3, [pc, #132]	@ (8201f94 <HAL_RCC_OscConfig+0x778>)
 8201f10:	4013      	ands	r3, r2
 8201f12:	687a      	ldr	r2, [r7, #4]
 8201f14:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8201f16:	00d2      	lsls	r2, r2, #3
 8201f18:	491b      	ldr	r1, [pc, #108]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f1a:	4313      	orrs	r3, r2
 8201f1c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8201f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f22:	f023 020c 	bic.w	r2, r3, #12
 8201f26:	687b      	ldr	r3, [r7, #4]
 8201f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8201f2a:	4917      	ldr	r1, [pc, #92]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f2c:	4313      	orrs	r3, r2
 8201f2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8201f30:	4b15      	ldr	r3, [pc, #84]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f34:	f023 0202 	bic.w	r2, r3, #2
 8201f38:	687b      	ldr	r3, [r7, #4]
 8201f3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8201f3c:	4912      	ldr	r1, [pc, #72]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f3e:	4313      	orrs	r3, r2
 8201f40:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8201f42:	4b11      	ldr	r3, [pc, #68]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f46:	4a10      	ldr	r2, [pc, #64]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8201f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8201f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f52:	4a0d      	ldr	r2, [pc, #52]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8201f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8201f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8201f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8201f66:	4b08      	ldr	r3, [pc, #32]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8201f6a:	4a07      	ldr	r2, [pc, #28]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f6c:	f043 0301 	orr.w	r3, r3, #1
 8201f70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8201f72:	4b05      	ldr	r3, [pc, #20]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f74:	681b      	ldr	r3, [r3, #0]
 8201f76:	4a04      	ldr	r2, [pc, #16]	@ (8201f88 <HAL_RCC_OscConfig+0x76c>)
 8201f78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8201f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201f7e:	f7ff f881 	bl	8201084 <HAL_GetTick>
 8201f82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8201f84:	e011      	b.n	8201faa <HAL_RCC_OscConfig+0x78e>
 8201f86:	bf00      	nop
 8201f88:	58024400 	.word	0x58024400
 8201f8c:	58024800 	.word	0x58024800
 8201f90:	fffffc0c 	.word	0xfffffc0c
 8201f94:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8201f98:	f7ff f874 	bl	8201084 <HAL_GetTick>
 8201f9c:	4602      	mov	r2, r0
 8201f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201fa0:	1ad3      	subs	r3, r2, r3
 8201fa2:	2b02      	cmp	r3, #2
 8201fa4:	d901      	bls.n	8201faa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8201fa6:	2303      	movs	r3, #3
 8201fa8:	e08a      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8201faa:	4b47      	ldr	r3, [pc, #284]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8201fac:	681b      	ldr	r3, [r3, #0]
 8201fae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8201fb2:	2b00      	cmp	r3, #0
 8201fb4:	d0f0      	beq.n	8201f98 <HAL_RCC_OscConfig+0x77c>
 8201fb6:	e082      	b.n	82020be <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8201fb8:	4b43      	ldr	r3, [pc, #268]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8201fba:	681b      	ldr	r3, [r3, #0]
 8201fbc:	4a42      	ldr	r2, [pc, #264]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8201fbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8201fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8201fc4:	f7ff f85e 	bl	8201084 <HAL_GetTick>
 8201fc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8201fca:	e008      	b.n	8201fde <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8201fcc:	f7ff f85a 	bl	8201084 <HAL_GetTick>
 8201fd0:	4602      	mov	r2, r0
 8201fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8201fd4:	1ad3      	subs	r3, r2, r3
 8201fd6:	2b02      	cmp	r3, #2
 8201fd8:	d901      	bls.n	8201fde <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8201fda:	2303      	movs	r3, #3
 8201fdc:	e070      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8201fde:	4b3a      	ldr	r3, [pc, #232]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8201fe0:	681b      	ldr	r3, [r3, #0]
 8201fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8201fe6:	2b00      	cmp	r3, #0
 8201fe8:	d1f0      	bne.n	8201fcc <HAL_RCC_OscConfig+0x7b0>
 8201fea:	e068      	b.n	82020be <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8201fec:	4b36      	ldr	r3, [pc, #216]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8201fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8201ff0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8201ff2:	4b35      	ldr	r3, [pc, #212]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8201ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8201ff6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8201ff8:	687b      	ldr	r3, [r7, #4]
 8201ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8201ffc:	2b01      	cmp	r3, #1
 8201ffe:	d031      	beq.n	8202064 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8202000:	693b      	ldr	r3, [r7, #16]
 8202002:	f003 0203 	and.w	r2, r3, #3
 8202006:	687b      	ldr	r3, [r7, #4]
 8202008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 820200a:	429a      	cmp	r2, r3
 820200c:	d12a      	bne.n	8202064 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 820200e:	693b      	ldr	r3, [r7, #16]
 8202010:	091b      	lsrs	r3, r3, #4
 8202012:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8202016:	687b      	ldr	r3, [r7, #4]
 8202018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 820201a:	429a      	cmp	r2, r3
 820201c:	d122      	bne.n	8202064 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 820201e:	68fb      	ldr	r3, [r7, #12]
 8202020:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8202024:	687b      	ldr	r3, [r7, #4]
 8202026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8202028:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 820202a:	429a      	cmp	r2, r3
 820202c:	d11a      	bne.n	8202064 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 820202e:	68fb      	ldr	r3, [r7, #12]
 8202030:	0a5b      	lsrs	r3, r3, #9
 8202032:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8202036:	687b      	ldr	r3, [r7, #4]
 8202038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 820203a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 820203c:	429a      	cmp	r2, r3
 820203e:	d111      	bne.n	8202064 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8202040:	68fb      	ldr	r3, [r7, #12]
 8202042:	0c1b      	lsrs	r3, r3, #16
 8202044:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8202048:	687b      	ldr	r3, [r7, #4]
 820204a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 820204c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 820204e:	429a      	cmp	r2, r3
 8202050:	d108      	bne.n	8202064 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8202052:	68fb      	ldr	r3, [r7, #12]
 8202054:	0e1b      	lsrs	r3, r3, #24
 8202056:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 820205a:	687b      	ldr	r3, [r7, #4]
 820205c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 820205e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8202060:	429a      	cmp	r2, r3
 8202062:	d001      	beq.n	8202068 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8202064:	2301      	movs	r3, #1
 8202066:	e02b      	b.n	82020c0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8202068:	4b17      	ldr	r3, [pc, #92]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 820206a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 820206c:	08db      	lsrs	r3, r3, #3
 820206e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8202072:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8202074:	687b      	ldr	r3, [r7, #4]
 8202076:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8202078:	693a      	ldr	r2, [r7, #16]
 820207a:	429a      	cmp	r2, r3
 820207c:	d01f      	beq.n	82020be <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 820207e:	4b12      	ldr	r3, [pc, #72]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8202080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8202082:	4a11      	ldr	r2, [pc, #68]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 8202084:	f023 0301 	bic.w	r3, r3, #1
 8202088:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 820208a:	f7fe fffb 	bl	8201084 <HAL_GetTick>
 820208e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8202090:	bf00      	nop
 8202092:	f7fe fff7 	bl	8201084 <HAL_GetTick>
 8202096:	4602      	mov	r2, r0
 8202098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 820209a:	4293      	cmp	r3, r2
 820209c:	d0f9      	beq.n	8202092 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 820209e:	4b0a      	ldr	r3, [pc, #40]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 82020a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 82020a2:	4b0a      	ldr	r3, [pc, #40]	@ (82020cc <HAL_RCC_OscConfig+0x8b0>)
 82020a4:	4013      	ands	r3, r2
 82020a6:	687a      	ldr	r2, [r7, #4]
 82020a8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 82020aa:	00d2      	lsls	r2, r2, #3
 82020ac:	4906      	ldr	r1, [pc, #24]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 82020ae:	4313      	orrs	r3, r2
 82020b0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 82020b2:	4b05      	ldr	r3, [pc, #20]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 82020b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 82020b6:	4a04      	ldr	r2, [pc, #16]	@ (82020c8 <HAL_RCC_OscConfig+0x8ac>)
 82020b8:	f043 0301 	orr.w	r3, r3, #1
 82020bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 82020be:	2300      	movs	r3, #0
}
 82020c0:	4618      	mov	r0, r3
 82020c2:	3730      	adds	r7, #48	@ 0x30
 82020c4:	46bd      	mov	sp, r7
 82020c6:	bd80      	pop	{r7, pc}
 82020c8:	58024400 	.word	0x58024400
 82020cc:	ffff0007 	.word	0xffff0007

082020d0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 82020d0:	b580      	push	{r7, lr}
 82020d2:	b086      	sub	sp, #24
 82020d4:	af00      	add	r7, sp, #0
 82020d6:	6078      	str	r0, [r7, #4]
 82020d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 82020da:	687b      	ldr	r3, [r7, #4]
 82020dc:	2b00      	cmp	r3, #0
 82020de:	d101      	bne.n	82020e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 82020e0:	2301      	movs	r3, #1
 82020e2:	e19c      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 82020e4:	4b8a      	ldr	r3, [pc, #552]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 82020e6:	681b      	ldr	r3, [r3, #0]
 82020e8:	f003 030f 	and.w	r3, r3, #15
 82020ec:	683a      	ldr	r2, [r7, #0]
 82020ee:	429a      	cmp	r2, r3
 82020f0:	d910      	bls.n	8202114 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 82020f2:	4b87      	ldr	r3, [pc, #540]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 82020f4:	681b      	ldr	r3, [r3, #0]
 82020f6:	f023 020f 	bic.w	r2, r3, #15
 82020fa:	4985      	ldr	r1, [pc, #532]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 82020fc:	683b      	ldr	r3, [r7, #0]
 82020fe:	4313      	orrs	r3, r2
 8202100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8202102:	4b83      	ldr	r3, [pc, #524]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 8202104:	681b      	ldr	r3, [r3, #0]
 8202106:	f003 030f 	and.w	r3, r3, #15
 820210a:	683a      	ldr	r2, [r7, #0]
 820210c:	429a      	cmp	r2, r3
 820210e:	d001      	beq.n	8202114 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8202110:	2301      	movs	r3, #1
 8202112:	e184      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8202114:	687b      	ldr	r3, [r7, #4]
 8202116:	681b      	ldr	r3, [r3, #0]
 8202118:	f003 0304 	and.w	r3, r3, #4
 820211c:	2b00      	cmp	r3, #0
 820211e:	d010      	beq.n	8202142 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8202120:	687b      	ldr	r3, [r7, #4]
 8202122:	691a      	ldr	r2, [r3, #16]
 8202124:	4b7b      	ldr	r3, [pc, #492]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202126:	699b      	ldr	r3, [r3, #24]
 8202128:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 820212c:	429a      	cmp	r2, r3
 820212e:	d908      	bls.n	8202142 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8202130:	4b78      	ldr	r3, [pc, #480]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202132:	699b      	ldr	r3, [r3, #24]
 8202134:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8202138:	687b      	ldr	r3, [r7, #4]
 820213a:	691b      	ldr	r3, [r3, #16]
 820213c:	4975      	ldr	r1, [pc, #468]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 820213e:	4313      	orrs	r3, r2
 8202140:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8202142:	687b      	ldr	r3, [r7, #4]
 8202144:	681b      	ldr	r3, [r3, #0]
 8202146:	f003 0308 	and.w	r3, r3, #8
 820214a:	2b00      	cmp	r3, #0
 820214c:	d010      	beq.n	8202170 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 820214e:	687b      	ldr	r3, [r7, #4]
 8202150:	695a      	ldr	r2, [r3, #20]
 8202152:	4b70      	ldr	r3, [pc, #448]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202154:	69db      	ldr	r3, [r3, #28]
 8202156:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 820215a:	429a      	cmp	r2, r3
 820215c:	d908      	bls.n	8202170 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 820215e:	4b6d      	ldr	r3, [pc, #436]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202160:	69db      	ldr	r3, [r3, #28]
 8202162:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8202166:	687b      	ldr	r3, [r7, #4]
 8202168:	695b      	ldr	r3, [r3, #20]
 820216a:	496a      	ldr	r1, [pc, #424]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 820216c:	4313      	orrs	r3, r2
 820216e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8202170:	687b      	ldr	r3, [r7, #4]
 8202172:	681b      	ldr	r3, [r3, #0]
 8202174:	f003 0310 	and.w	r3, r3, #16
 8202178:	2b00      	cmp	r3, #0
 820217a:	d010      	beq.n	820219e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 820217c:	687b      	ldr	r3, [r7, #4]
 820217e:	699a      	ldr	r2, [r3, #24]
 8202180:	4b64      	ldr	r3, [pc, #400]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202182:	69db      	ldr	r3, [r3, #28]
 8202184:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8202188:	429a      	cmp	r2, r3
 820218a:	d908      	bls.n	820219e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 820218c:	4b61      	ldr	r3, [pc, #388]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 820218e:	69db      	ldr	r3, [r3, #28]
 8202190:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8202194:	687b      	ldr	r3, [r7, #4]
 8202196:	699b      	ldr	r3, [r3, #24]
 8202198:	495e      	ldr	r1, [pc, #376]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 820219a:	4313      	orrs	r3, r2
 820219c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 820219e:	687b      	ldr	r3, [r7, #4]
 82021a0:	681b      	ldr	r3, [r3, #0]
 82021a2:	f003 0320 	and.w	r3, r3, #32
 82021a6:	2b00      	cmp	r3, #0
 82021a8:	d010      	beq.n	82021cc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 82021aa:	687b      	ldr	r3, [r7, #4]
 82021ac:	69da      	ldr	r2, [r3, #28]
 82021ae:	4b59      	ldr	r3, [pc, #356]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82021b0:	6a1b      	ldr	r3, [r3, #32]
 82021b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 82021b6:	429a      	cmp	r2, r3
 82021b8:	d908      	bls.n	82021cc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 82021ba:	4b56      	ldr	r3, [pc, #344]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82021bc:	6a1b      	ldr	r3, [r3, #32]
 82021be:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 82021c2:	687b      	ldr	r3, [r7, #4]
 82021c4:	69db      	ldr	r3, [r3, #28]
 82021c6:	4953      	ldr	r1, [pc, #332]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82021c8:	4313      	orrs	r3, r2
 82021ca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 82021cc:	687b      	ldr	r3, [r7, #4]
 82021ce:	681b      	ldr	r3, [r3, #0]
 82021d0:	f003 0302 	and.w	r3, r3, #2
 82021d4:	2b00      	cmp	r3, #0
 82021d6:	d010      	beq.n	82021fa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 82021d8:	687b      	ldr	r3, [r7, #4]
 82021da:	68da      	ldr	r2, [r3, #12]
 82021dc:	4b4d      	ldr	r3, [pc, #308]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82021de:	699b      	ldr	r3, [r3, #24]
 82021e0:	f003 030f 	and.w	r3, r3, #15
 82021e4:	429a      	cmp	r2, r3
 82021e6:	d908      	bls.n	82021fa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 82021e8:	4b4a      	ldr	r3, [pc, #296]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82021ea:	699b      	ldr	r3, [r3, #24]
 82021ec:	f023 020f 	bic.w	r2, r3, #15
 82021f0:	687b      	ldr	r3, [r7, #4]
 82021f2:	68db      	ldr	r3, [r3, #12]
 82021f4:	4947      	ldr	r1, [pc, #284]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82021f6:	4313      	orrs	r3, r2
 82021f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 82021fa:	687b      	ldr	r3, [r7, #4]
 82021fc:	681b      	ldr	r3, [r3, #0]
 82021fe:	f003 0301 	and.w	r3, r3, #1
 8202202:	2b00      	cmp	r3, #0
 8202204:	d055      	beq.n	82022b2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8202206:	4b43      	ldr	r3, [pc, #268]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202208:	699b      	ldr	r3, [r3, #24]
 820220a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 820220e:	687b      	ldr	r3, [r7, #4]
 8202210:	689b      	ldr	r3, [r3, #8]
 8202212:	4940      	ldr	r1, [pc, #256]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202214:	4313      	orrs	r3, r2
 8202216:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8202218:	687b      	ldr	r3, [r7, #4]
 820221a:	685b      	ldr	r3, [r3, #4]
 820221c:	2b02      	cmp	r3, #2
 820221e:	d107      	bne.n	8202230 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8202220:	4b3c      	ldr	r3, [pc, #240]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202222:	681b      	ldr	r3, [r3, #0]
 8202224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8202228:	2b00      	cmp	r3, #0
 820222a:	d121      	bne.n	8202270 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 820222c:	2301      	movs	r3, #1
 820222e:	e0f6      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8202230:	687b      	ldr	r3, [r7, #4]
 8202232:	685b      	ldr	r3, [r3, #4]
 8202234:	2b03      	cmp	r3, #3
 8202236:	d107      	bne.n	8202248 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8202238:	4b36      	ldr	r3, [pc, #216]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 820223a:	681b      	ldr	r3, [r3, #0]
 820223c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8202240:	2b00      	cmp	r3, #0
 8202242:	d115      	bne.n	8202270 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8202244:	2301      	movs	r3, #1
 8202246:	e0ea      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8202248:	687b      	ldr	r3, [r7, #4]
 820224a:	685b      	ldr	r3, [r3, #4]
 820224c:	2b01      	cmp	r3, #1
 820224e:	d107      	bne.n	8202260 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8202250:	4b30      	ldr	r3, [pc, #192]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202252:	681b      	ldr	r3, [r3, #0]
 8202254:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8202258:	2b00      	cmp	r3, #0
 820225a:	d109      	bne.n	8202270 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 820225c:	2301      	movs	r3, #1
 820225e:	e0de      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8202260:	4b2c      	ldr	r3, [pc, #176]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202262:	681b      	ldr	r3, [r3, #0]
 8202264:	f003 0304 	and.w	r3, r3, #4
 8202268:	2b00      	cmp	r3, #0
 820226a:	d101      	bne.n	8202270 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 820226c:	2301      	movs	r3, #1
 820226e:	e0d6      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8202270:	4b28      	ldr	r3, [pc, #160]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 8202272:	691b      	ldr	r3, [r3, #16]
 8202274:	f023 0207 	bic.w	r2, r3, #7
 8202278:	687b      	ldr	r3, [r7, #4]
 820227a:	685b      	ldr	r3, [r3, #4]
 820227c:	4925      	ldr	r1, [pc, #148]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 820227e:	4313      	orrs	r3, r2
 8202280:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8202282:	f7fe feff 	bl	8201084 <HAL_GetTick>
 8202286:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8202288:	e00a      	b.n	82022a0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 820228a:	f7fe fefb 	bl	8201084 <HAL_GetTick>
 820228e:	4602      	mov	r2, r0
 8202290:	697b      	ldr	r3, [r7, #20]
 8202292:	1ad3      	subs	r3, r2, r3
 8202294:	f241 3288 	movw	r2, #5000	@ 0x1388
 8202298:	4293      	cmp	r3, r2
 820229a:	d901      	bls.n	82022a0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 820229c:	2303      	movs	r3, #3
 820229e:	e0be      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 82022a0:	4b1c      	ldr	r3, [pc, #112]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82022a2:	691b      	ldr	r3, [r3, #16]
 82022a4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 82022a8:	687b      	ldr	r3, [r7, #4]
 82022aa:	685b      	ldr	r3, [r3, #4]
 82022ac:	00db      	lsls	r3, r3, #3
 82022ae:	429a      	cmp	r2, r3
 82022b0:	d1eb      	bne.n	820228a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 82022b2:	687b      	ldr	r3, [r7, #4]
 82022b4:	681b      	ldr	r3, [r3, #0]
 82022b6:	f003 0302 	and.w	r3, r3, #2
 82022ba:	2b00      	cmp	r3, #0
 82022bc:	d010      	beq.n	82022e0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 82022be:	687b      	ldr	r3, [r7, #4]
 82022c0:	68da      	ldr	r2, [r3, #12]
 82022c2:	4b14      	ldr	r3, [pc, #80]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82022c4:	699b      	ldr	r3, [r3, #24]
 82022c6:	f003 030f 	and.w	r3, r3, #15
 82022ca:	429a      	cmp	r2, r3
 82022cc:	d208      	bcs.n	82022e0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 82022ce:	4b11      	ldr	r3, [pc, #68]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82022d0:	699b      	ldr	r3, [r3, #24]
 82022d2:	f023 020f 	bic.w	r2, r3, #15
 82022d6:	687b      	ldr	r3, [r7, #4]
 82022d8:	68db      	ldr	r3, [r3, #12]
 82022da:	490e      	ldr	r1, [pc, #56]	@ (8202314 <HAL_RCC_ClockConfig+0x244>)
 82022dc:	4313      	orrs	r3, r2
 82022de:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 82022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 82022e2:	681b      	ldr	r3, [r3, #0]
 82022e4:	f003 030f 	and.w	r3, r3, #15
 82022e8:	683a      	ldr	r2, [r7, #0]
 82022ea:	429a      	cmp	r2, r3
 82022ec:	d214      	bcs.n	8202318 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 82022ee:	4b08      	ldr	r3, [pc, #32]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 82022f0:	681b      	ldr	r3, [r3, #0]
 82022f2:	f023 020f 	bic.w	r2, r3, #15
 82022f6:	4906      	ldr	r1, [pc, #24]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 82022f8:	683b      	ldr	r3, [r7, #0]
 82022fa:	4313      	orrs	r3, r2
 82022fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 82022fe:	4b04      	ldr	r3, [pc, #16]	@ (8202310 <HAL_RCC_ClockConfig+0x240>)
 8202300:	681b      	ldr	r3, [r3, #0]
 8202302:	f003 030f 	and.w	r3, r3, #15
 8202306:	683a      	ldr	r2, [r7, #0]
 8202308:	429a      	cmp	r2, r3
 820230a:	d005      	beq.n	8202318 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 820230c:	2301      	movs	r3, #1
 820230e:	e086      	b.n	820241e <HAL_RCC_ClockConfig+0x34e>
 8202310:	52002000 	.word	0x52002000
 8202314:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8202318:	687b      	ldr	r3, [r7, #4]
 820231a:	681b      	ldr	r3, [r3, #0]
 820231c:	f003 0304 	and.w	r3, r3, #4
 8202320:	2b00      	cmp	r3, #0
 8202322:	d010      	beq.n	8202346 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8202324:	687b      	ldr	r3, [r7, #4]
 8202326:	691a      	ldr	r2, [r3, #16]
 8202328:	4b3f      	ldr	r3, [pc, #252]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 820232a:	699b      	ldr	r3, [r3, #24]
 820232c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8202330:	429a      	cmp	r2, r3
 8202332:	d208      	bcs.n	8202346 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8202334:	4b3c      	ldr	r3, [pc, #240]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202336:	699b      	ldr	r3, [r3, #24]
 8202338:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 820233c:	687b      	ldr	r3, [r7, #4]
 820233e:	691b      	ldr	r3, [r3, #16]
 8202340:	4939      	ldr	r1, [pc, #228]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202342:	4313      	orrs	r3, r2
 8202344:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8202346:	687b      	ldr	r3, [r7, #4]
 8202348:	681b      	ldr	r3, [r3, #0]
 820234a:	f003 0308 	and.w	r3, r3, #8
 820234e:	2b00      	cmp	r3, #0
 8202350:	d010      	beq.n	8202374 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8202352:	687b      	ldr	r3, [r7, #4]
 8202354:	695a      	ldr	r2, [r3, #20]
 8202356:	4b34      	ldr	r3, [pc, #208]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202358:	69db      	ldr	r3, [r3, #28]
 820235a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 820235e:	429a      	cmp	r2, r3
 8202360:	d208      	bcs.n	8202374 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8202362:	4b31      	ldr	r3, [pc, #196]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202364:	69db      	ldr	r3, [r3, #28]
 8202366:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 820236a:	687b      	ldr	r3, [r7, #4]
 820236c:	695b      	ldr	r3, [r3, #20]
 820236e:	492e      	ldr	r1, [pc, #184]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202370:	4313      	orrs	r3, r2
 8202372:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8202374:	687b      	ldr	r3, [r7, #4]
 8202376:	681b      	ldr	r3, [r3, #0]
 8202378:	f003 0310 	and.w	r3, r3, #16
 820237c:	2b00      	cmp	r3, #0
 820237e:	d010      	beq.n	82023a2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8202380:	687b      	ldr	r3, [r7, #4]
 8202382:	699a      	ldr	r2, [r3, #24]
 8202384:	4b28      	ldr	r3, [pc, #160]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202386:	69db      	ldr	r3, [r3, #28]
 8202388:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 820238c:	429a      	cmp	r2, r3
 820238e:	d208      	bcs.n	82023a2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8202390:	4b25      	ldr	r3, [pc, #148]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 8202392:	69db      	ldr	r3, [r3, #28]
 8202394:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8202398:	687b      	ldr	r3, [r7, #4]
 820239a:	699b      	ldr	r3, [r3, #24]
 820239c:	4922      	ldr	r1, [pc, #136]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 820239e:	4313      	orrs	r3, r2
 82023a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 82023a2:	687b      	ldr	r3, [r7, #4]
 82023a4:	681b      	ldr	r3, [r3, #0]
 82023a6:	f003 0320 	and.w	r3, r3, #32
 82023aa:	2b00      	cmp	r3, #0
 82023ac:	d010      	beq.n	82023d0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 82023ae:	687b      	ldr	r3, [r7, #4]
 82023b0:	69da      	ldr	r2, [r3, #28]
 82023b2:	4b1d      	ldr	r3, [pc, #116]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 82023b4:	6a1b      	ldr	r3, [r3, #32]
 82023b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 82023ba:	429a      	cmp	r2, r3
 82023bc:	d208      	bcs.n	82023d0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 82023be:	4b1a      	ldr	r3, [pc, #104]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 82023c0:	6a1b      	ldr	r3, [r3, #32]
 82023c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 82023c6:	687b      	ldr	r3, [r7, #4]
 82023c8:	69db      	ldr	r3, [r3, #28]
 82023ca:	4917      	ldr	r1, [pc, #92]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 82023cc:	4313      	orrs	r3, r2
 82023ce:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 82023d0:	f000 f834 	bl	820243c <HAL_RCC_GetSysClockFreq>
 82023d4:	4602      	mov	r2, r0
 82023d6:	4b14      	ldr	r3, [pc, #80]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 82023d8:	699b      	ldr	r3, [r3, #24]
 82023da:	0a1b      	lsrs	r3, r3, #8
 82023dc:	f003 030f 	and.w	r3, r3, #15
 82023e0:	4912      	ldr	r1, [pc, #72]	@ (820242c <HAL_RCC_ClockConfig+0x35c>)
 82023e2:	5ccb      	ldrb	r3, [r1, r3]
 82023e4:	f003 031f 	and.w	r3, r3, #31
 82023e8:	fa22 f303 	lsr.w	r3, r2, r3
 82023ec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 82023ee:	4b0e      	ldr	r3, [pc, #56]	@ (8202428 <HAL_RCC_ClockConfig+0x358>)
 82023f0:	699b      	ldr	r3, [r3, #24]
 82023f2:	f003 030f 	and.w	r3, r3, #15
 82023f6:	4a0d      	ldr	r2, [pc, #52]	@ (820242c <HAL_RCC_ClockConfig+0x35c>)
 82023f8:	5cd3      	ldrb	r3, [r2, r3]
 82023fa:	f003 031f 	and.w	r3, r3, #31
 82023fe:	693a      	ldr	r2, [r7, #16]
 8202400:	fa22 f303 	lsr.w	r3, r2, r3
 8202404:	4a0a      	ldr	r2, [pc, #40]	@ (8202430 <HAL_RCC_ClockConfig+0x360>)
 8202406:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8202408:	4a0a      	ldr	r2, [pc, #40]	@ (8202434 <HAL_RCC_ClockConfig+0x364>)
 820240a:	693b      	ldr	r3, [r7, #16]
 820240c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 820240e:	4b0a      	ldr	r3, [pc, #40]	@ (8202438 <HAL_RCC_ClockConfig+0x368>)
 8202410:	681b      	ldr	r3, [r3, #0]
 8202412:	4618      	mov	r0, r3
 8202414:	f7fe fdec 	bl	8200ff0 <HAL_InitTick>
 8202418:	4603      	mov	r3, r0
 820241a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 820241c:	7bfb      	ldrb	r3, [r7, #15]
}
 820241e:	4618      	mov	r0, r3
 8202420:	3718      	adds	r7, #24
 8202422:	46bd      	mov	sp, r7
 8202424:	bd80      	pop	{r7, pc}
 8202426:	bf00      	nop
 8202428:	58024400 	.word	0x58024400
 820242c:	082047ec 	.word	0x082047ec
 8202430:	24000004 	.word	0x24000004
 8202434:	24000000 	.word	0x24000000
 8202438:	24000024 	.word	0x24000024

0820243c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 820243c:	b480      	push	{r7}
 820243e:	b089      	sub	sp, #36	@ 0x24
 8202440:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8202442:	4bb3      	ldr	r3, [pc, #716]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202444:	691b      	ldr	r3, [r3, #16]
 8202446:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 820244a:	2b18      	cmp	r3, #24
 820244c:	f200 8155 	bhi.w	82026fa <HAL_RCC_GetSysClockFreq+0x2be>
 8202450:	a201      	add	r2, pc, #4	@ (adr r2, 8202458 <HAL_RCC_GetSysClockFreq+0x1c>)
 8202452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8202456:	bf00      	nop
 8202458:	082024bd 	.word	0x082024bd
 820245c:	082026fb 	.word	0x082026fb
 8202460:	082026fb 	.word	0x082026fb
 8202464:	082026fb 	.word	0x082026fb
 8202468:	082026fb 	.word	0x082026fb
 820246c:	082026fb 	.word	0x082026fb
 8202470:	082026fb 	.word	0x082026fb
 8202474:	082026fb 	.word	0x082026fb
 8202478:	082024e3 	.word	0x082024e3
 820247c:	082026fb 	.word	0x082026fb
 8202480:	082026fb 	.word	0x082026fb
 8202484:	082026fb 	.word	0x082026fb
 8202488:	082026fb 	.word	0x082026fb
 820248c:	082026fb 	.word	0x082026fb
 8202490:	082026fb 	.word	0x082026fb
 8202494:	082026fb 	.word	0x082026fb
 8202498:	082024e9 	.word	0x082024e9
 820249c:	082026fb 	.word	0x082026fb
 82024a0:	082026fb 	.word	0x082026fb
 82024a4:	082026fb 	.word	0x082026fb
 82024a8:	082026fb 	.word	0x082026fb
 82024ac:	082026fb 	.word	0x082026fb
 82024b0:	082026fb 	.word	0x082026fb
 82024b4:	082026fb 	.word	0x082026fb
 82024b8:	082024ef 	.word	0x082024ef
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 82024bc:	4b94      	ldr	r3, [pc, #592]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 82024be:	681b      	ldr	r3, [r3, #0]
 82024c0:	f003 0320 	and.w	r3, r3, #32
 82024c4:	2b00      	cmp	r3, #0
 82024c6:	d009      	beq.n	82024dc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 82024c8:	4b91      	ldr	r3, [pc, #580]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 82024ca:	681b      	ldr	r3, [r3, #0]
 82024cc:	08db      	lsrs	r3, r3, #3
 82024ce:	f003 0303 	and.w	r3, r3, #3
 82024d2:	4a90      	ldr	r2, [pc, #576]	@ (8202714 <HAL_RCC_GetSysClockFreq+0x2d8>)
 82024d4:	fa22 f303 	lsr.w	r3, r2, r3
 82024d8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 82024da:	e111      	b.n	8202700 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 82024dc:	4b8d      	ldr	r3, [pc, #564]	@ (8202714 <HAL_RCC_GetSysClockFreq+0x2d8>)
 82024de:	61bb      	str	r3, [r7, #24]
      break;
 82024e0:	e10e      	b.n	8202700 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 82024e2:	4b8d      	ldr	r3, [pc, #564]	@ (8202718 <HAL_RCC_GetSysClockFreq+0x2dc>)
 82024e4:	61bb      	str	r3, [r7, #24]
      break;
 82024e6:	e10b      	b.n	8202700 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 82024e8:	4b8c      	ldr	r3, [pc, #560]	@ (820271c <HAL_RCC_GetSysClockFreq+0x2e0>)
 82024ea:	61bb      	str	r3, [r7, #24]
      break;
 82024ec:	e108      	b.n	8202700 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 82024ee:	4b88      	ldr	r3, [pc, #544]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 82024f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 82024f2:	f003 0303 	and.w	r3, r3, #3
 82024f6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 82024f8:	4b85      	ldr	r3, [pc, #532]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 82024fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 82024fc:	091b      	lsrs	r3, r3, #4
 82024fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8202502:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8202504:	4b82      	ldr	r3, [pc, #520]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8202508:	f003 0301 	and.w	r3, r3, #1
 820250c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 820250e:	4b80      	ldr	r3, [pc, #512]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8202512:	08db      	lsrs	r3, r3, #3
 8202514:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8202518:	68fa      	ldr	r2, [r7, #12]
 820251a:	fb02 f303 	mul.w	r3, r2, r3
 820251e:	ee07 3a90 	vmov	s15, r3
 8202522:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202526:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 820252a:	693b      	ldr	r3, [r7, #16]
 820252c:	2b00      	cmp	r3, #0
 820252e:	f000 80e1 	beq.w	82026f4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8202532:	697b      	ldr	r3, [r7, #20]
 8202534:	2b02      	cmp	r3, #2
 8202536:	f000 8083 	beq.w	8202640 <HAL_RCC_GetSysClockFreq+0x204>
 820253a:	697b      	ldr	r3, [r7, #20]
 820253c:	2b02      	cmp	r3, #2
 820253e:	f200 80a1 	bhi.w	8202684 <HAL_RCC_GetSysClockFreq+0x248>
 8202542:	697b      	ldr	r3, [r7, #20]
 8202544:	2b00      	cmp	r3, #0
 8202546:	d003      	beq.n	8202550 <HAL_RCC_GetSysClockFreq+0x114>
 8202548:	697b      	ldr	r3, [r7, #20]
 820254a:	2b01      	cmp	r3, #1
 820254c:	d056      	beq.n	82025fc <HAL_RCC_GetSysClockFreq+0x1c0>
 820254e:	e099      	b.n	8202684 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8202550:	4b6f      	ldr	r3, [pc, #444]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202552:	681b      	ldr	r3, [r3, #0]
 8202554:	f003 0320 	and.w	r3, r3, #32
 8202558:	2b00      	cmp	r3, #0
 820255a:	d02d      	beq.n	82025b8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 820255c:	4b6c      	ldr	r3, [pc, #432]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 820255e:	681b      	ldr	r3, [r3, #0]
 8202560:	08db      	lsrs	r3, r3, #3
 8202562:	f003 0303 	and.w	r3, r3, #3
 8202566:	4a6b      	ldr	r2, [pc, #428]	@ (8202714 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8202568:	fa22 f303 	lsr.w	r3, r2, r3
 820256c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 820256e:	687b      	ldr	r3, [r7, #4]
 8202570:	ee07 3a90 	vmov	s15, r3
 8202574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202578:	693b      	ldr	r3, [r7, #16]
 820257a:	ee07 3a90 	vmov	s15, r3
 820257e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202586:	4b62      	ldr	r3, [pc, #392]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 820258a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 820258e:	ee07 3a90 	vmov	s15, r3
 8202592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202596:	ed97 6a02 	vldr	s12, [r7, #8]
 820259a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8202720 <HAL_RCC_GetSysClockFreq+0x2e4>
 820259e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 82025a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 82025a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 82025aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 82025ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 82025b2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 82025b6:	e087      	b.n	82026c8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 82025b8:	693b      	ldr	r3, [r7, #16]
 82025ba:	ee07 3a90 	vmov	s15, r3
 82025be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 82025c2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8202724 <HAL_RCC_GetSysClockFreq+0x2e8>
 82025c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 82025ca:	4b51      	ldr	r3, [pc, #324]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 82025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 82025ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 82025d2:	ee07 3a90 	vmov	s15, r3
 82025d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 82025da:	ed97 6a02 	vldr	s12, [r7, #8]
 82025de:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8202720 <HAL_RCC_GetSysClockFreq+0x2e4>
 82025e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 82025e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 82025ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 82025ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 82025f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 82025f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 82025fa:	e065      	b.n	82026c8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 82025fc:	693b      	ldr	r3, [r7, #16]
 82025fe:	ee07 3a90 	vmov	s15, r3
 8202602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202606:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8202728 <HAL_RCC_GetSysClockFreq+0x2ec>
 820260a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 820260e:	4b40      	ldr	r3, [pc, #256]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8202612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202616:	ee07 3a90 	vmov	s15, r3
 820261a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 820261e:	ed97 6a02 	vldr	s12, [r7, #8]
 8202622:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8202720 <HAL_RCC_GetSysClockFreq+0x2e4>
 8202626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 820262a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 820262e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202636:	ee67 7a27 	vmul.f32	s15, s14, s15
 820263a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 820263e:	e043      	b.n	82026c8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8202640:	693b      	ldr	r3, [r7, #16]
 8202642:	ee07 3a90 	vmov	s15, r3
 8202646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 820264a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 820272c <HAL_RCC_GetSysClockFreq+0x2f0>
 820264e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202652:	4b2f      	ldr	r3, [pc, #188]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8202656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 820265a:	ee07 3a90 	vmov	s15, r3
 820265e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202662:	ed97 6a02 	vldr	s12, [r7, #8]
 8202666:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8202720 <HAL_RCC_GetSysClockFreq+0x2e4>
 820266a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 820266e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8202672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 820267a:	ee67 7a27 	vmul.f32	s15, s14, s15
 820267e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8202682:	e021      	b.n	82026c8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8202684:	693b      	ldr	r3, [r7, #16]
 8202686:	ee07 3a90 	vmov	s15, r3
 820268a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 820268e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8202728 <HAL_RCC_GetSysClockFreq+0x2ec>
 8202692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202696:	4b1e      	ldr	r3, [pc, #120]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8202698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 820269a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 820269e:	ee07 3a90 	vmov	s15, r3
 82026a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 82026a6:	ed97 6a02 	vldr	s12, [r7, #8]
 82026aa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8202720 <HAL_RCC_GetSysClockFreq+0x2e4>
 82026ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 82026b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 82026b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 82026ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 82026be:	ee67 7a27 	vmul.f32	s15, s14, s15
 82026c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 82026c6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 82026c8:	4b11      	ldr	r3, [pc, #68]	@ (8202710 <HAL_RCC_GetSysClockFreq+0x2d4>)
 82026ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 82026cc:	0a5b      	lsrs	r3, r3, #9
 82026ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 82026d2:	3301      	adds	r3, #1
 82026d4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 82026d6:	683b      	ldr	r3, [r7, #0]
 82026d8:	ee07 3a90 	vmov	s15, r3
 82026dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 82026e0:	edd7 6a07 	vldr	s13, [r7, #28]
 82026e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 82026e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 82026ec:	ee17 3a90 	vmov	r3, s15
 82026f0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 82026f2:	e005      	b.n	8202700 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 82026f4:	2300      	movs	r3, #0
 82026f6:	61bb      	str	r3, [r7, #24]
      break;
 82026f8:	e002      	b.n	8202700 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 82026fa:	4b07      	ldr	r3, [pc, #28]	@ (8202718 <HAL_RCC_GetSysClockFreq+0x2dc>)
 82026fc:	61bb      	str	r3, [r7, #24]
      break;
 82026fe:	bf00      	nop
  }

  return sysclockfreq;
 8202700:	69bb      	ldr	r3, [r7, #24]
}
 8202702:	4618      	mov	r0, r3
 8202704:	3724      	adds	r7, #36	@ 0x24
 8202706:	46bd      	mov	sp, r7
 8202708:	f85d 7b04 	ldr.w	r7, [sp], #4
 820270c:	4770      	bx	lr
 820270e:	bf00      	nop
 8202710:	58024400 	.word	0x58024400
 8202714:	03d09000 	.word	0x03d09000
 8202718:	003d0900 	.word	0x003d0900
 820271c:	007a1200 	.word	0x007a1200
 8202720:	46000000 	.word	0x46000000
 8202724:	4c742400 	.word	0x4c742400
 8202728:	4a742400 	.word	0x4a742400
 820272c:	4af42400 	.word	0x4af42400

08202730 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8202730:	b580      	push	{r7, lr}
 8202732:	b082      	sub	sp, #8
 8202734:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8202736:	f7ff fe81 	bl	820243c <HAL_RCC_GetSysClockFreq>
 820273a:	4602      	mov	r2, r0
 820273c:	4b10      	ldr	r3, [pc, #64]	@ (8202780 <HAL_RCC_GetHCLKFreq+0x50>)
 820273e:	699b      	ldr	r3, [r3, #24]
 8202740:	0a1b      	lsrs	r3, r3, #8
 8202742:	f003 030f 	and.w	r3, r3, #15
 8202746:	490f      	ldr	r1, [pc, #60]	@ (8202784 <HAL_RCC_GetHCLKFreq+0x54>)
 8202748:	5ccb      	ldrb	r3, [r1, r3]
 820274a:	f003 031f 	and.w	r3, r3, #31
 820274e:	fa22 f303 	lsr.w	r3, r2, r3
 8202752:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8202754:	4b0a      	ldr	r3, [pc, #40]	@ (8202780 <HAL_RCC_GetHCLKFreq+0x50>)
 8202756:	699b      	ldr	r3, [r3, #24]
 8202758:	f003 030f 	and.w	r3, r3, #15
 820275c:	4a09      	ldr	r2, [pc, #36]	@ (8202784 <HAL_RCC_GetHCLKFreq+0x54>)
 820275e:	5cd3      	ldrb	r3, [r2, r3]
 8202760:	f003 031f 	and.w	r3, r3, #31
 8202764:	687a      	ldr	r2, [r7, #4]
 8202766:	fa22 f303 	lsr.w	r3, r2, r3
 820276a:	4a07      	ldr	r2, [pc, #28]	@ (8202788 <HAL_RCC_GetHCLKFreq+0x58>)
 820276c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 820276e:	4a07      	ldr	r2, [pc, #28]	@ (820278c <HAL_RCC_GetHCLKFreq+0x5c>)
 8202770:	687b      	ldr	r3, [r7, #4]
 8202772:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8202774:	4b04      	ldr	r3, [pc, #16]	@ (8202788 <HAL_RCC_GetHCLKFreq+0x58>)
 8202776:	681b      	ldr	r3, [r3, #0]
}
 8202778:	4618      	mov	r0, r3
 820277a:	3708      	adds	r7, #8
 820277c:	46bd      	mov	sp, r7
 820277e:	bd80      	pop	{r7, pc}
 8202780:	58024400 	.word	0x58024400
 8202784:	082047ec 	.word	0x082047ec
 8202788:	24000004 	.word	0x24000004
 820278c:	24000000 	.word	0x24000000

08202790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8202790:	b580      	push	{r7, lr}
 8202792:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8202794:	f7ff ffcc 	bl	8202730 <HAL_RCC_GetHCLKFreq>
 8202798:	4602      	mov	r2, r0
 820279a:	4b06      	ldr	r3, [pc, #24]	@ (82027b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 820279c:	69db      	ldr	r3, [r3, #28]
 820279e:	091b      	lsrs	r3, r3, #4
 82027a0:	f003 0307 	and.w	r3, r3, #7
 82027a4:	4904      	ldr	r1, [pc, #16]	@ (82027b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 82027a6:	5ccb      	ldrb	r3, [r1, r3]
 82027a8:	f003 031f 	and.w	r3, r3, #31
 82027ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 82027b0:	4618      	mov	r0, r3
 82027b2:	bd80      	pop	{r7, pc}
 82027b4:	58024400 	.word	0x58024400
 82027b8:	082047ec 	.word	0x082047ec

082027bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 82027bc:	b580      	push	{r7, lr}
 82027be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 82027c0:	f7ff ffb6 	bl	8202730 <HAL_RCC_GetHCLKFreq>
 82027c4:	4602      	mov	r2, r0
 82027c6:	4b06      	ldr	r3, [pc, #24]	@ (82027e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 82027c8:	69db      	ldr	r3, [r3, #28]
 82027ca:	0a1b      	lsrs	r3, r3, #8
 82027cc:	f003 0307 	and.w	r3, r3, #7
 82027d0:	4904      	ldr	r1, [pc, #16]	@ (82027e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 82027d2:	5ccb      	ldrb	r3, [r1, r3]
 82027d4:	f003 031f 	and.w	r3, r3, #31
 82027d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 82027dc:	4618      	mov	r0, r3
 82027de:	bd80      	pop	{r7, pc}
 82027e0:	58024400 	.word	0x58024400
 82027e4:	082047ec 	.word	0x082047ec

082027e8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 82027e8:	b580      	push	{r7, lr}
 82027ea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 82027ec:	f7ff ffa0 	bl	8202730 <HAL_RCC_GetHCLKFreq>
 82027f0:	4602      	mov	r2, r0
 82027f2:	4b06      	ldr	r3, [pc, #24]	@ (820280c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 82027f4:	6a1b      	ldr	r3, [r3, #32]
 82027f6:	091b      	lsrs	r3, r3, #4
 82027f8:	f003 0307 	and.w	r3, r3, #7
 82027fc:	4904      	ldr	r1, [pc, #16]	@ (8202810 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 82027fe:	5ccb      	ldrb	r3, [r1, r3]
 8202800:	f003 031f 	and.w	r3, r3, #31
 8202804:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8202808:	4618      	mov	r0, r3
 820280a:	bd80      	pop	{r7, pc}
 820280c:	58024400 	.word	0x58024400
 8202810:	082047ec 	.word	0x082047ec

08202814 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8202814:	b480      	push	{r7}
 8202816:	b089      	sub	sp, #36	@ 0x24
 8202818:	af00      	add	r7, sp, #0
 820281a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 820281c:	4ba1      	ldr	r3, [pc, #644]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 820281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8202820:	f003 0303 	and.w	r3, r3, #3
 8202824:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8202826:	4b9f      	ldr	r3, [pc, #636]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 820282a:	0b1b      	lsrs	r3, r3, #12
 820282c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8202830:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8202832:	4b9c      	ldr	r3, [pc, #624]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8202836:	091b      	lsrs	r3, r3, #4
 8202838:	f003 0301 	and.w	r3, r3, #1
 820283c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 820283e:	4b99      	ldr	r3, [pc, #612]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8202842:	08db      	lsrs	r3, r3, #3
 8202844:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8202848:	693a      	ldr	r2, [r7, #16]
 820284a:	fb02 f303 	mul.w	r3, r2, r3
 820284e:	ee07 3a90 	vmov	s15, r3
 8202852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202856:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 820285a:	697b      	ldr	r3, [r7, #20]
 820285c:	2b00      	cmp	r3, #0
 820285e:	f000 8111 	beq.w	8202a84 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8202862:	69bb      	ldr	r3, [r7, #24]
 8202864:	2b02      	cmp	r3, #2
 8202866:	f000 8083 	beq.w	8202970 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 820286a:	69bb      	ldr	r3, [r7, #24]
 820286c:	2b02      	cmp	r3, #2
 820286e:	f200 80a1 	bhi.w	82029b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8202872:	69bb      	ldr	r3, [r7, #24]
 8202874:	2b00      	cmp	r3, #0
 8202876:	d003      	beq.n	8202880 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8202878:	69bb      	ldr	r3, [r7, #24]
 820287a:	2b01      	cmp	r3, #1
 820287c:	d056      	beq.n	820292c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 820287e:	e099      	b.n	82029b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8202880:	4b88      	ldr	r3, [pc, #544]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202882:	681b      	ldr	r3, [r3, #0]
 8202884:	f003 0320 	and.w	r3, r3, #32
 8202888:	2b00      	cmp	r3, #0
 820288a:	d02d      	beq.n	82028e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 820288c:	4b85      	ldr	r3, [pc, #532]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 820288e:	681b      	ldr	r3, [r3, #0]
 8202890:	08db      	lsrs	r3, r3, #3
 8202892:	f003 0303 	and.w	r3, r3, #3
 8202896:	4a84      	ldr	r2, [pc, #528]	@ (8202aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8202898:	fa22 f303 	lsr.w	r3, r2, r3
 820289c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 820289e:	68bb      	ldr	r3, [r7, #8]
 82028a0:	ee07 3a90 	vmov	s15, r3
 82028a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 82028a8:	697b      	ldr	r3, [r7, #20]
 82028aa:	ee07 3a90 	vmov	s15, r3
 82028ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 82028b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 82028b6:	4b7b      	ldr	r3, [pc, #492]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 82028b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 82028ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 82028be:	ee07 3a90 	vmov	s15, r3
 82028c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 82028c6:	ed97 6a03 	vldr	s12, [r7, #12]
 82028ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8202aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 82028ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 82028d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 82028d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 82028da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 82028de:	ee67 7a27 	vmul.f32	s15, s14, s15
 82028e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 82028e6:	e087      	b.n	82029f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 82028e8:	697b      	ldr	r3, [r7, #20]
 82028ea:	ee07 3a90 	vmov	s15, r3
 82028ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 82028f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8202ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 82028f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 82028fa:	4b6a      	ldr	r3, [pc, #424]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 82028fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 82028fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202902:	ee07 3a90 	vmov	s15, r3
 8202906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 820290a:	ed97 6a03 	vldr	s12, [r7, #12]
 820290e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8202aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8202912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8202916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 820291a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 820291e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8202926:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 820292a:	e065      	b.n	82029f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 820292c:	697b      	ldr	r3, [r7, #20]
 820292e:	ee07 3a90 	vmov	s15, r3
 8202932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202936:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8202ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 820293a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 820293e:	4b59      	ldr	r3, [pc, #356]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8202942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202946:	ee07 3a90 	vmov	s15, r3
 820294a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 820294e:	ed97 6a03 	vldr	s12, [r7, #12]
 8202952:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8202aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8202956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 820295a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 820295e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202966:	ee67 7a27 	vmul.f32	s15, s14, s15
 820296a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 820296e:	e043      	b.n	82029f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8202970:	697b      	ldr	r3, [r7, #20]
 8202972:	ee07 3a90 	vmov	s15, r3
 8202976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 820297a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8202ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 820297e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202982:	4b48      	ldr	r3, [pc, #288]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8202986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 820298a:	ee07 3a90 	vmov	s15, r3
 820298e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202992:	ed97 6a03 	vldr	s12, [r7, #12]
 8202996:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8202aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 820299a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 820299e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 82029a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 82029a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 82029aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 82029ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 82029b2:	e021      	b.n	82029f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 82029b4:	697b      	ldr	r3, [r7, #20]
 82029b6:	ee07 3a90 	vmov	s15, r3
 82029ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 82029be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8202ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 82029c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 82029c6:	4b37      	ldr	r3, [pc, #220]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 82029c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 82029ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 82029ce:	ee07 3a90 	vmov	s15, r3
 82029d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 82029d6:	ed97 6a03 	vldr	s12, [r7, #12]
 82029da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8202aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 82029de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 82029e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 82029e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 82029ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 82029ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 82029f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 82029f6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 82029f8:	4b2a      	ldr	r3, [pc, #168]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 82029fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 82029fc:	0a5b      	lsrs	r3, r3, #9
 82029fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8202a02:	ee07 3a90 	vmov	s15, r3
 8202a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202a0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8202a0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8202a12:	edd7 6a07 	vldr	s13, [r7, #28]
 8202a16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8202a1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8202a1e:	ee17 2a90 	vmov	r2, s15
 8202a22:	687b      	ldr	r3, [r7, #4]
 8202a24:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8202a26:	4b1f      	ldr	r3, [pc, #124]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8202a2a:	0c1b      	lsrs	r3, r3, #16
 8202a2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8202a30:	ee07 3a90 	vmov	s15, r3
 8202a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202a38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8202a3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8202a40:	edd7 6a07 	vldr	s13, [r7, #28]
 8202a44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8202a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8202a4c:	ee17 2a90 	vmov	r2, s15
 8202a50:	687b      	ldr	r3, [r7, #4]
 8202a52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8202a54:	4b13      	ldr	r3, [pc, #76]	@ (8202aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8202a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8202a58:	0e1b      	lsrs	r3, r3, #24
 8202a5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8202a5e:	ee07 3a90 	vmov	s15, r3
 8202a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202a66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8202a6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8202a6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8202a72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8202a76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8202a7a:	ee17 2a90 	vmov	r2, s15
 8202a7e:	687b      	ldr	r3, [r7, #4]
 8202a80:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8202a82:	e008      	b.n	8202a96 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8202a84:	687b      	ldr	r3, [r7, #4]
 8202a86:	2200      	movs	r2, #0
 8202a88:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8202a8a:	687b      	ldr	r3, [r7, #4]
 8202a8c:	2200      	movs	r2, #0
 8202a8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8202a90:	687b      	ldr	r3, [r7, #4]
 8202a92:	2200      	movs	r2, #0
 8202a94:	609a      	str	r2, [r3, #8]
}
 8202a96:	bf00      	nop
 8202a98:	3724      	adds	r7, #36	@ 0x24
 8202a9a:	46bd      	mov	sp, r7
 8202a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8202aa0:	4770      	bx	lr
 8202aa2:	bf00      	nop
 8202aa4:	58024400 	.word	0x58024400
 8202aa8:	03d09000 	.word	0x03d09000
 8202aac:	46000000 	.word	0x46000000
 8202ab0:	4c742400 	.word	0x4c742400
 8202ab4:	4a742400 	.word	0x4a742400
 8202ab8:	4af42400 	.word	0x4af42400

08202abc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8202abc:	b480      	push	{r7}
 8202abe:	b089      	sub	sp, #36	@ 0x24
 8202ac0:	af00      	add	r7, sp, #0
 8202ac2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8202ac4:	4ba1      	ldr	r3, [pc, #644]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8202ac8:	f003 0303 	and.w	r3, r3, #3
 8202acc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8202ace:	4b9f      	ldr	r3, [pc, #636]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8202ad2:	0d1b      	lsrs	r3, r3, #20
 8202ad4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8202ad8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8202ada:	4b9c      	ldr	r3, [pc, #624]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8202ade:	0a1b      	lsrs	r3, r3, #8
 8202ae0:	f003 0301 	and.w	r3, r3, #1
 8202ae4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8202ae6:	4b99      	ldr	r3, [pc, #612]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8202aea:	08db      	lsrs	r3, r3, #3
 8202aec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8202af0:	693a      	ldr	r2, [r7, #16]
 8202af2:	fb02 f303 	mul.w	r3, r2, r3
 8202af6:	ee07 3a90 	vmov	s15, r3
 8202afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202afe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8202b02:	697b      	ldr	r3, [r7, #20]
 8202b04:	2b00      	cmp	r3, #0
 8202b06:	f000 8111 	beq.w	8202d2c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8202b0a:	69bb      	ldr	r3, [r7, #24]
 8202b0c:	2b02      	cmp	r3, #2
 8202b0e:	f000 8083 	beq.w	8202c18 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8202b12:	69bb      	ldr	r3, [r7, #24]
 8202b14:	2b02      	cmp	r3, #2
 8202b16:	f200 80a1 	bhi.w	8202c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8202b1a:	69bb      	ldr	r3, [r7, #24]
 8202b1c:	2b00      	cmp	r3, #0
 8202b1e:	d003      	beq.n	8202b28 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8202b20:	69bb      	ldr	r3, [r7, #24]
 8202b22:	2b01      	cmp	r3, #1
 8202b24:	d056      	beq.n	8202bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8202b26:	e099      	b.n	8202c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8202b28:	4b88      	ldr	r3, [pc, #544]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202b2a:	681b      	ldr	r3, [r3, #0]
 8202b2c:	f003 0320 	and.w	r3, r3, #32
 8202b30:	2b00      	cmp	r3, #0
 8202b32:	d02d      	beq.n	8202b90 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8202b34:	4b85      	ldr	r3, [pc, #532]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202b36:	681b      	ldr	r3, [r3, #0]
 8202b38:	08db      	lsrs	r3, r3, #3
 8202b3a:	f003 0303 	and.w	r3, r3, #3
 8202b3e:	4a84      	ldr	r2, [pc, #528]	@ (8202d50 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8202b40:	fa22 f303 	lsr.w	r3, r2, r3
 8202b44:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8202b46:	68bb      	ldr	r3, [r7, #8]
 8202b48:	ee07 3a90 	vmov	s15, r3
 8202b4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202b50:	697b      	ldr	r3, [r7, #20]
 8202b52:	ee07 3a90 	vmov	s15, r3
 8202b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202b5e:	4b7b      	ldr	r3, [pc, #492]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202b66:	ee07 3a90 	vmov	s15, r3
 8202b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8202b72:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8202d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8202b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8202b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8202b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8202b8a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8202b8e:	e087      	b.n	8202ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8202b90:	697b      	ldr	r3, [r7, #20]
 8202b92:	ee07 3a90 	vmov	s15, r3
 8202b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202b9a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8202d58 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8202b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202baa:	ee07 3a90 	vmov	s15, r3
 8202bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8202bb6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8202d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8202bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8202bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8202bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8202bce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8202bd2:	e065      	b.n	8202ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8202bd4:	697b      	ldr	r3, [r7, #20]
 8202bd6:	ee07 3a90 	vmov	s15, r3
 8202bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202bde:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8202d5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8202be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202be6:	4b59      	ldr	r3, [pc, #356]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202bee:	ee07 3a90 	vmov	s15, r3
 8202bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8202bfa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8202d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8202bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8202c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8202c06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8202c12:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8202c16:	e043      	b.n	8202ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8202c18:	697b      	ldr	r3, [r7, #20]
 8202c1a:	ee07 3a90 	vmov	s15, r3
 8202c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202c22:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8202d60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8202c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202c2a:	4b48      	ldr	r3, [pc, #288]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202c32:	ee07 3a90 	vmov	s15, r3
 8202c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8202c3e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8202d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8202c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8202c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8202c4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8202c56:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8202c5a:	e021      	b.n	8202ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8202c5c:	697b      	ldr	r3, [r7, #20]
 8202c5e:	ee07 3a90 	vmov	s15, r3
 8202c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202c66:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8202d5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8202c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8202c6e:	4b37      	ldr	r3, [pc, #220]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8202c76:	ee07 3a90 	vmov	s15, r3
 8202c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8202c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8202c82:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8202d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8202c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8202c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8202c8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8202c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8202c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8202c9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8202c9e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8202ca0:	4b2a      	ldr	r3, [pc, #168]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202ca4:	0a5b      	lsrs	r3, r3, #9
 8202ca6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8202caa:	ee07 3a90 	vmov	s15, r3
 8202cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202cb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8202cb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8202cba:	edd7 6a07 	vldr	s13, [r7, #28]
 8202cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8202cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8202cc6:	ee17 2a90 	vmov	r2, s15
 8202cca:	687b      	ldr	r3, [r7, #4]
 8202ccc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8202cce:	4b1f      	ldr	r3, [pc, #124]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202cd2:	0c1b      	lsrs	r3, r3, #16
 8202cd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8202cd8:	ee07 3a90 	vmov	s15, r3
 8202cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202ce0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8202ce4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8202ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8202cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8202cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8202cf4:	ee17 2a90 	vmov	r2, s15
 8202cf8:	687b      	ldr	r3, [r7, #4]
 8202cfa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8202cfc:	4b13      	ldr	r3, [pc, #76]	@ (8202d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8202cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8202d00:	0e1b      	lsrs	r3, r3, #24
 8202d02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8202d06:	ee07 3a90 	vmov	s15, r3
 8202d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8202d0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8202d12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8202d16:	edd7 6a07 	vldr	s13, [r7, #28]
 8202d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8202d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8202d22:	ee17 2a90 	vmov	r2, s15
 8202d26:	687b      	ldr	r3, [r7, #4]
 8202d28:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8202d2a:	e008      	b.n	8202d3e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8202d2c:	687b      	ldr	r3, [r7, #4]
 8202d2e:	2200      	movs	r2, #0
 8202d30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8202d32:	687b      	ldr	r3, [r7, #4]
 8202d34:	2200      	movs	r2, #0
 8202d36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8202d38:	687b      	ldr	r3, [r7, #4]
 8202d3a:	2200      	movs	r2, #0
 8202d3c:	609a      	str	r2, [r3, #8]
}
 8202d3e:	bf00      	nop
 8202d40:	3724      	adds	r7, #36	@ 0x24
 8202d42:	46bd      	mov	sp, r7
 8202d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8202d48:	4770      	bx	lr
 8202d4a:	bf00      	nop
 8202d4c:	58024400 	.word	0x58024400
 8202d50:	03d09000 	.word	0x03d09000
 8202d54:	46000000 	.word	0x46000000
 8202d58:	4c742400 	.word	0x4c742400
 8202d5c:	4a742400 	.word	0x4a742400
 8202d60:	4af42400 	.word	0x4af42400

08202d64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8202d64:	b580      	push	{r7, lr}
 8202d66:	b082      	sub	sp, #8
 8202d68:	af00      	add	r7, sp, #0
 8202d6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8202d6c:	687b      	ldr	r3, [r7, #4]
 8202d6e:	2b00      	cmp	r3, #0
 8202d70:	d101      	bne.n	8202d76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8202d72:	2301      	movs	r3, #1
 8202d74:	e042      	b.n	8202dfc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8202d76:	687b      	ldr	r3, [r7, #4]
 8202d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8202d7c:	2b00      	cmp	r3, #0
 8202d7e:	d106      	bne.n	8202d8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8202d80:	687b      	ldr	r3, [r7, #4]
 8202d82:	2200      	movs	r2, #0
 8202d84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8202d88:	6878      	ldr	r0, [r7, #4]
 8202d8a:	f000 f83b 	bl	8202e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8202d8e:	687b      	ldr	r3, [r7, #4]
 8202d90:	2224      	movs	r2, #36	@ 0x24
 8202d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8202d96:	687b      	ldr	r3, [r7, #4]
 8202d98:	681b      	ldr	r3, [r3, #0]
 8202d9a:	681a      	ldr	r2, [r3, #0]
 8202d9c:	687b      	ldr	r3, [r7, #4]
 8202d9e:	681b      	ldr	r3, [r3, #0]
 8202da0:	f022 0201 	bic.w	r2, r2, #1
 8202da4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8202da6:	687b      	ldr	r3, [r7, #4]
 8202da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8202daa:	2b00      	cmp	r3, #0
 8202dac:	d002      	beq.n	8202db4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8202dae:	6878      	ldr	r0, [r7, #4]
 8202db0:	f000 fe28 	bl	8203a04 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8202db4:	6878      	ldr	r0, [r7, #4]
 8202db6:	f000 f8bd 	bl	8202f34 <UART_SetConfig>
 8202dba:	4603      	mov	r3, r0
 8202dbc:	2b01      	cmp	r3, #1
 8202dbe:	d101      	bne.n	8202dc4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8202dc0:	2301      	movs	r3, #1
 8202dc2:	e01b      	b.n	8202dfc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8202dc4:	687b      	ldr	r3, [r7, #4]
 8202dc6:	681b      	ldr	r3, [r3, #0]
 8202dc8:	685a      	ldr	r2, [r3, #4]
 8202dca:	687b      	ldr	r3, [r7, #4]
 8202dcc:	681b      	ldr	r3, [r3, #0]
 8202dce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8202dd2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8202dd4:	687b      	ldr	r3, [r7, #4]
 8202dd6:	681b      	ldr	r3, [r3, #0]
 8202dd8:	689a      	ldr	r2, [r3, #8]
 8202dda:	687b      	ldr	r3, [r7, #4]
 8202ddc:	681b      	ldr	r3, [r3, #0]
 8202dde:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8202de2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8202de4:	687b      	ldr	r3, [r7, #4]
 8202de6:	681b      	ldr	r3, [r3, #0]
 8202de8:	681a      	ldr	r2, [r3, #0]
 8202dea:	687b      	ldr	r3, [r7, #4]
 8202dec:	681b      	ldr	r3, [r3, #0]
 8202dee:	f042 0201 	orr.w	r2, r2, #1
 8202df2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8202df4:	6878      	ldr	r0, [r7, #4]
 8202df6:	f000 fea7 	bl	8203b48 <UART_CheckIdleState>
 8202dfa:	4603      	mov	r3, r0
}
 8202dfc:	4618      	mov	r0, r3
 8202dfe:	3708      	adds	r7, #8
 8202e00:	46bd      	mov	sp, r7
 8202e02:	bd80      	pop	{r7, pc}

08202e04 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8202e04:	b480      	push	{r7}
 8202e06:	b083      	sub	sp, #12
 8202e08:	af00      	add	r7, sp, #0
 8202e0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8202e0c:	bf00      	nop
 8202e0e:	370c      	adds	r7, #12
 8202e10:	46bd      	mov	sp, r7
 8202e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8202e16:	4770      	bx	lr

08202e18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8202e18:	b580      	push	{r7, lr}
 8202e1a:	b08a      	sub	sp, #40	@ 0x28
 8202e1c:	af02      	add	r7, sp, #8
 8202e1e:	60f8      	str	r0, [r7, #12]
 8202e20:	60b9      	str	r1, [r7, #8]
 8202e22:	603b      	str	r3, [r7, #0]
 8202e24:	4613      	mov	r3, r2
 8202e26:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8202e28:	68fb      	ldr	r3, [r7, #12]
 8202e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8202e2e:	2b20      	cmp	r3, #32
 8202e30:	d17b      	bne.n	8202f2a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8202e32:	68bb      	ldr	r3, [r7, #8]
 8202e34:	2b00      	cmp	r3, #0
 8202e36:	d002      	beq.n	8202e3e <HAL_UART_Transmit+0x26>
 8202e38:	88fb      	ldrh	r3, [r7, #6]
 8202e3a:	2b00      	cmp	r3, #0
 8202e3c:	d101      	bne.n	8202e42 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8202e3e:	2301      	movs	r3, #1
 8202e40:	e074      	b.n	8202f2c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8202e42:	68fb      	ldr	r3, [r7, #12]
 8202e44:	2200      	movs	r2, #0
 8202e46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8202e4a:	68fb      	ldr	r3, [r7, #12]
 8202e4c:	2221      	movs	r2, #33	@ 0x21
 8202e4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8202e52:	f7fe f917 	bl	8201084 <HAL_GetTick>
 8202e56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8202e58:	68fb      	ldr	r3, [r7, #12]
 8202e5a:	88fa      	ldrh	r2, [r7, #6]
 8202e5c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8202e60:	68fb      	ldr	r3, [r7, #12]
 8202e62:	88fa      	ldrh	r2, [r7, #6]
 8202e64:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8202e68:	68fb      	ldr	r3, [r7, #12]
 8202e6a:	689b      	ldr	r3, [r3, #8]
 8202e6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8202e70:	d108      	bne.n	8202e84 <HAL_UART_Transmit+0x6c>
 8202e72:	68fb      	ldr	r3, [r7, #12]
 8202e74:	691b      	ldr	r3, [r3, #16]
 8202e76:	2b00      	cmp	r3, #0
 8202e78:	d104      	bne.n	8202e84 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8202e7a:	2300      	movs	r3, #0
 8202e7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8202e7e:	68bb      	ldr	r3, [r7, #8]
 8202e80:	61bb      	str	r3, [r7, #24]
 8202e82:	e003      	b.n	8202e8c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8202e84:	68bb      	ldr	r3, [r7, #8]
 8202e86:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8202e88:	2300      	movs	r3, #0
 8202e8a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8202e8c:	e030      	b.n	8202ef0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8202e8e:	683b      	ldr	r3, [r7, #0]
 8202e90:	9300      	str	r3, [sp, #0]
 8202e92:	697b      	ldr	r3, [r7, #20]
 8202e94:	2200      	movs	r2, #0
 8202e96:	2180      	movs	r1, #128	@ 0x80
 8202e98:	68f8      	ldr	r0, [r7, #12]
 8202e9a:	f000 feff 	bl	8203c9c <UART_WaitOnFlagUntilTimeout>
 8202e9e:	4603      	mov	r3, r0
 8202ea0:	2b00      	cmp	r3, #0
 8202ea2:	d005      	beq.n	8202eb0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8202ea4:	68fb      	ldr	r3, [r7, #12]
 8202ea6:	2220      	movs	r2, #32
 8202ea8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8202eac:	2303      	movs	r3, #3
 8202eae:	e03d      	b.n	8202f2c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8202eb0:	69fb      	ldr	r3, [r7, #28]
 8202eb2:	2b00      	cmp	r3, #0
 8202eb4:	d10b      	bne.n	8202ece <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8202eb6:	69bb      	ldr	r3, [r7, #24]
 8202eb8:	881b      	ldrh	r3, [r3, #0]
 8202eba:	461a      	mov	r2, r3
 8202ebc:	68fb      	ldr	r3, [r7, #12]
 8202ebe:	681b      	ldr	r3, [r3, #0]
 8202ec0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8202ec4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8202ec6:	69bb      	ldr	r3, [r7, #24]
 8202ec8:	3302      	adds	r3, #2
 8202eca:	61bb      	str	r3, [r7, #24]
 8202ecc:	e007      	b.n	8202ede <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8202ece:	69fb      	ldr	r3, [r7, #28]
 8202ed0:	781a      	ldrb	r2, [r3, #0]
 8202ed2:	68fb      	ldr	r3, [r7, #12]
 8202ed4:	681b      	ldr	r3, [r3, #0]
 8202ed6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8202ed8:	69fb      	ldr	r3, [r7, #28]
 8202eda:	3301      	adds	r3, #1
 8202edc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8202ede:	68fb      	ldr	r3, [r7, #12]
 8202ee0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8202ee4:	b29b      	uxth	r3, r3
 8202ee6:	3b01      	subs	r3, #1
 8202ee8:	b29a      	uxth	r2, r3
 8202eea:	68fb      	ldr	r3, [r7, #12]
 8202eec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8202ef0:	68fb      	ldr	r3, [r7, #12]
 8202ef2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8202ef6:	b29b      	uxth	r3, r3
 8202ef8:	2b00      	cmp	r3, #0
 8202efa:	d1c8      	bne.n	8202e8e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8202efc:	683b      	ldr	r3, [r7, #0]
 8202efe:	9300      	str	r3, [sp, #0]
 8202f00:	697b      	ldr	r3, [r7, #20]
 8202f02:	2200      	movs	r2, #0
 8202f04:	2140      	movs	r1, #64	@ 0x40
 8202f06:	68f8      	ldr	r0, [r7, #12]
 8202f08:	f000 fec8 	bl	8203c9c <UART_WaitOnFlagUntilTimeout>
 8202f0c:	4603      	mov	r3, r0
 8202f0e:	2b00      	cmp	r3, #0
 8202f10:	d005      	beq.n	8202f1e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8202f12:	68fb      	ldr	r3, [r7, #12]
 8202f14:	2220      	movs	r2, #32
 8202f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8202f1a:	2303      	movs	r3, #3
 8202f1c:	e006      	b.n	8202f2c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8202f1e:	68fb      	ldr	r3, [r7, #12]
 8202f20:	2220      	movs	r2, #32
 8202f22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8202f26:	2300      	movs	r3, #0
 8202f28:	e000      	b.n	8202f2c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8202f2a:	2302      	movs	r3, #2
  }
}
 8202f2c:	4618      	mov	r0, r3
 8202f2e:	3720      	adds	r7, #32
 8202f30:	46bd      	mov	sp, r7
 8202f32:	bd80      	pop	{r7, pc}

08202f34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8202f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8202f38:	b092      	sub	sp, #72	@ 0x48
 8202f3a:	af00      	add	r7, sp, #0
 8202f3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8202f3e:	2300      	movs	r3, #0
 8202f40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8202f44:	697b      	ldr	r3, [r7, #20]
 8202f46:	689a      	ldr	r2, [r3, #8]
 8202f48:	697b      	ldr	r3, [r7, #20]
 8202f4a:	691b      	ldr	r3, [r3, #16]
 8202f4c:	431a      	orrs	r2, r3
 8202f4e:	697b      	ldr	r3, [r7, #20]
 8202f50:	695b      	ldr	r3, [r3, #20]
 8202f52:	431a      	orrs	r2, r3
 8202f54:	697b      	ldr	r3, [r7, #20]
 8202f56:	69db      	ldr	r3, [r3, #28]
 8202f58:	4313      	orrs	r3, r2
 8202f5a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8202f5c:	697b      	ldr	r3, [r7, #20]
 8202f5e:	681b      	ldr	r3, [r3, #0]
 8202f60:	681a      	ldr	r2, [r3, #0]
 8202f62:	4bbe      	ldr	r3, [pc, #760]	@ (820325c <UART_SetConfig+0x328>)
 8202f64:	4013      	ands	r3, r2
 8202f66:	697a      	ldr	r2, [r7, #20]
 8202f68:	6812      	ldr	r2, [r2, #0]
 8202f6a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8202f6c:	430b      	orrs	r3, r1
 8202f6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8202f70:	697b      	ldr	r3, [r7, #20]
 8202f72:	681b      	ldr	r3, [r3, #0]
 8202f74:	685b      	ldr	r3, [r3, #4]
 8202f76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8202f7a:	697b      	ldr	r3, [r7, #20]
 8202f7c:	68da      	ldr	r2, [r3, #12]
 8202f7e:	697b      	ldr	r3, [r7, #20]
 8202f80:	681b      	ldr	r3, [r3, #0]
 8202f82:	430a      	orrs	r2, r1
 8202f84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8202f86:	697b      	ldr	r3, [r7, #20]
 8202f88:	699b      	ldr	r3, [r3, #24]
 8202f8a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8202f8c:	697b      	ldr	r3, [r7, #20]
 8202f8e:	681b      	ldr	r3, [r3, #0]
 8202f90:	4ab3      	ldr	r2, [pc, #716]	@ (8203260 <UART_SetConfig+0x32c>)
 8202f92:	4293      	cmp	r3, r2
 8202f94:	d004      	beq.n	8202fa0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8202f96:	697b      	ldr	r3, [r7, #20]
 8202f98:	6a1b      	ldr	r3, [r3, #32]
 8202f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8202f9c:	4313      	orrs	r3, r2
 8202f9e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8202fa0:	697b      	ldr	r3, [r7, #20]
 8202fa2:	681b      	ldr	r3, [r3, #0]
 8202fa4:	689a      	ldr	r2, [r3, #8]
 8202fa6:	4baf      	ldr	r3, [pc, #700]	@ (8203264 <UART_SetConfig+0x330>)
 8202fa8:	4013      	ands	r3, r2
 8202faa:	697a      	ldr	r2, [r7, #20]
 8202fac:	6812      	ldr	r2, [r2, #0]
 8202fae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8202fb0:	430b      	orrs	r3, r1
 8202fb2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8202fb4:	697b      	ldr	r3, [r7, #20]
 8202fb6:	681b      	ldr	r3, [r3, #0]
 8202fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8202fba:	f023 010f 	bic.w	r1, r3, #15
 8202fbe:	697b      	ldr	r3, [r7, #20]
 8202fc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8202fc2:	697b      	ldr	r3, [r7, #20]
 8202fc4:	681b      	ldr	r3, [r3, #0]
 8202fc6:	430a      	orrs	r2, r1
 8202fc8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8202fca:	697b      	ldr	r3, [r7, #20]
 8202fcc:	681b      	ldr	r3, [r3, #0]
 8202fce:	4aa6      	ldr	r2, [pc, #664]	@ (8203268 <UART_SetConfig+0x334>)
 8202fd0:	4293      	cmp	r3, r2
 8202fd2:	d177      	bne.n	82030c4 <UART_SetConfig+0x190>
 8202fd4:	4ba5      	ldr	r3, [pc, #660]	@ (820326c <UART_SetConfig+0x338>)
 8202fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8202fd8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8202fdc:	2b28      	cmp	r3, #40	@ 0x28
 8202fde:	d86d      	bhi.n	82030bc <UART_SetConfig+0x188>
 8202fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8202fe8 <UART_SetConfig+0xb4>)
 8202fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8202fe6:	bf00      	nop
 8202fe8:	0820308d 	.word	0x0820308d
 8202fec:	082030bd 	.word	0x082030bd
 8202ff0:	082030bd 	.word	0x082030bd
 8202ff4:	082030bd 	.word	0x082030bd
 8202ff8:	082030bd 	.word	0x082030bd
 8202ffc:	082030bd 	.word	0x082030bd
 8203000:	082030bd 	.word	0x082030bd
 8203004:	082030bd 	.word	0x082030bd
 8203008:	08203095 	.word	0x08203095
 820300c:	082030bd 	.word	0x082030bd
 8203010:	082030bd 	.word	0x082030bd
 8203014:	082030bd 	.word	0x082030bd
 8203018:	082030bd 	.word	0x082030bd
 820301c:	082030bd 	.word	0x082030bd
 8203020:	082030bd 	.word	0x082030bd
 8203024:	082030bd 	.word	0x082030bd
 8203028:	0820309d 	.word	0x0820309d
 820302c:	082030bd 	.word	0x082030bd
 8203030:	082030bd 	.word	0x082030bd
 8203034:	082030bd 	.word	0x082030bd
 8203038:	082030bd 	.word	0x082030bd
 820303c:	082030bd 	.word	0x082030bd
 8203040:	082030bd 	.word	0x082030bd
 8203044:	082030bd 	.word	0x082030bd
 8203048:	082030a5 	.word	0x082030a5
 820304c:	082030bd 	.word	0x082030bd
 8203050:	082030bd 	.word	0x082030bd
 8203054:	082030bd 	.word	0x082030bd
 8203058:	082030bd 	.word	0x082030bd
 820305c:	082030bd 	.word	0x082030bd
 8203060:	082030bd 	.word	0x082030bd
 8203064:	082030bd 	.word	0x082030bd
 8203068:	082030ad 	.word	0x082030ad
 820306c:	082030bd 	.word	0x082030bd
 8203070:	082030bd 	.word	0x082030bd
 8203074:	082030bd 	.word	0x082030bd
 8203078:	082030bd 	.word	0x082030bd
 820307c:	082030bd 	.word	0x082030bd
 8203080:	082030bd 	.word	0x082030bd
 8203084:	082030bd 	.word	0x082030bd
 8203088:	082030b5 	.word	0x082030b5
 820308c:	2301      	movs	r3, #1
 820308e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203092:	e222      	b.n	82034da <UART_SetConfig+0x5a6>
 8203094:	2304      	movs	r3, #4
 8203096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820309a:	e21e      	b.n	82034da <UART_SetConfig+0x5a6>
 820309c:	2308      	movs	r3, #8
 820309e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82030a2:	e21a      	b.n	82034da <UART_SetConfig+0x5a6>
 82030a4:	2310      	movs	r3, #16
 82030a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82030aa:	e216      	b.n	82034da <UART_SetConfig+0x5a6>
 82030ac:	2320      	movs	r3, #32
 82030ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82030b2:	e212      	b.n	82034da <UART_SetConfig+0x5a6>
 82030b4:	2340      	movs	r3, #64	@ 0x40
 82030b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82030ba:	e20e      	b.n	82034da <UART_SetConfig+0x5a6>
 82030bc:	2380      	movs	r3, #128	@ 0x80
 82030be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82030c2:	e20a      	b.n	82034da <UART_SetConfig+0x5a6>
 82030c4:	697b      	ldr	r3, [r7, #20]
 82030c6:	681b      	ldr	r3, [r3, #0]
 82030c8:	4a69      	ldr	r2, [pc, #420]	@ (8203270 <UART_SetConfig+0x33c>)
 82030ca:	4293      	cmp	r3, r2
 82030cc:	d130      	bne.n	8203130 <UART_SetConfig+0x1fc>
 82030ce:	4b67      	ldr	r3, [pc, #412]	@ (820326c <UART_SetConfig+0x338>)
 82030d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 82030d2:	f003 0307 	and.w	r3, r3, #7
 82030d6:	2b05      	cmp	r3, #5
 82030d8:	d826      	bhi.n	8203128 <UART_SetConfig+0x1f4>
 82030da:	a201      	add	r2, pc, #4	@ (adr r2, 82030e0 <UART_SetConfig+0x1ac>)
 82030dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 82030e0:	082030f9 	.word	0x082030f9
 82030e4:	08203101 	.word	0x08203101
 82030e8:	08203109 	.word	0x08203109
 82030ec:	08203111 	.word	0x08203111
 82030f0:	08203119 	.word	0x08203119
 82030f4:	08203121 	.word	0x08203121
 82030f8:	2300      	movs	r3, #0
 82030fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82030fe:	e1ec      	b.n	82034da <UART_SetConfig+0x5a6>
 8203100:	2304      	movs	r3, #4
 8203102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203106:	e1e8      	b.n	82034da <UART_SetConfig+0x5a6>
 8203108:	2308      	movs	r3, #8
 820310a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820310e:	e1e4      	b.n	82034da <UART_SetConfig+0x5a6>
 8203110:	2310      	movs	r3, #16
 8203112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203116:	e1e0      	b.n	82034da <UART_SetConfig+0x5a6>
 8203118:	2320      	movs	r3, #32
 820311a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820311e:	e1dc      	b.n	82034da <UART_SetConfig+0x5a6>
 8203120:	2340      	movs	r3, #64	@ 0x40
 8203122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203126:	e1d8      	b.n	82034da <UART_SetConfig+0x5a6>
 8203128:	2380      	movs	r3, #128	@ 0x80
 820312a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820312e:	e1d4      	b.n	82034da <UART_SetConfig+0x5a6>
 8203130:	697b      	ldr	r3, [r7, #20]
 8203132:	681b      	ldr	r3, [r3, #0]
 8203134:	4a4f      	ldr	r2, [pc, #316]	@ (8203274 <UART_SetConfig+0x340>)
 8203136:	4293      	cmp	r3, r2
 8203138:	d130      	bne.n	820319c <UART_SetConfig+0x268>
 820313a:	4b4c      	ldr	r3, [pc, #304]	@ (820326c <UART_SetConfig+0x338>)
 820313c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 820313e:	f003 0307 	and.w	r3, r3, #7
 8203142:	2b05      	cmp	r3, #5
 8203144:	d826      	bhi.n	8203194 <UART_SetConfig+0x260>
 8203146:	a201      	add	r2, pc, #4	@ (adr r2, 820314c <UART_SetConfig+0x218>)
 8203148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 820314c:	08203165 	.word	0x08203165
 8203150:	0820316d 	.word	0x0820316d
 8203154:	08203175 	.word	0x08203175
 8203158:	0820317d 	.word	0x0820317d
 820315c:	08203185 	.word	0x08203185
 8203160:	0820318d 	.word	0x0820318d
 8203164:	2300      	movs	r3, #0
 8203166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820316a:	e1b6      	b.n	82034da <UART_SetConfig+0x5a6>
 820316c:	2304      	movs	r3, #4
 820316e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203172:	e1b2      	b.n	82034da <UART_SetConfig+0x5a6>
 8203174:	2308      	movs	r3, #8
 8203176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820317a:	e1ae      	b.n	82034da <UART_SetConfig+0x5a6>
 820317c:	2310      	movs	r3, #16
 820317e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203182:	e1aa      	b.n	82034da <UART_SetConfig+0x5a6>
 8203184:	2320      	movs	r3, #32
 8203186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820318a:	e1a6      	b.n	82034da <UART_SetConfig+0x5a6>
 820318c:	2340      	movs	r3, #64	@ 0x40
 820318e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203192:	e1a2      	b.n	82034da <UART_SetConfig+0x5a6>
 8203194:	2380      	movs	r3, #128	@ 0x80
 8203196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820319a:	e19e      	b.n	82034da <UART_SetConfig+0x5a6>
 820319c:	697b      	ldr	r3, [r7, #20]
 820319e:	681b      	ldr	r3, [r3, #0]
 82031a0:	4a35      	ldr	r2, [pc, #212]	@ (8203278 <UART_SetConfig+0x344>)
 82031a2:	4293      	cmp	r3, r2
 82031a4:	d130      	bne.n	8203208 <UART_SetConfig+0x2d4>
 82031a6:	4b31      	ldr	r3, [pc, #196]	@ (820326c <UART_SetConfig+0x338>)
 82031a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 82031aa:	f003 0307 	and.w	r3, r3, #7
 82031ae:	2b05      	cmp	r3, #5
 82031b0:	d826      	bhi.n	8203200 <UART_SetConfig+0x2cc>
 82031b2:	a201      	add	r2, pc, #4	@ (adr r2, 82031b8 <UART_SetConfig+0x284>)
 82031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 82031b8:	082031d1 	.word	0x082031d1
 82031bc:	082031d9 	.word	0x082031d9
 82031c0:	082031e1 	.word	0x082031e1
 82031c4:	082031e9 	.word	0x082031e9
 82031c8:	082031f1 	.word	0x082031f1
 82031cc:	082031f9 	.word	0x082031f9
 82031d0:	2300      	movs	r3, #0
 82031d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82031d6:	e180      	b.n	82034da <UART_SetConfig+0x5a6>
 82031d8:	2304      	movs	r3, #4
 82031da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82031de:	e17c      	b.n	82034da <UART_SetConfig+0x5a6>
 82031e0:	2308      	movs	r3, #8
 82031e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82031e6:	e178      	b.n	82034da <UART_SetConfig+0x5a6>
 82031e8:	2310      	movs	r3, #16
 82031ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82031ee:	e174      	b.n	82034da <UART_SetConfig+0x5a6>
 82031f0:	2320      	movs	r3, #32
 82031f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82031f6:	e170      	b.n	82034da <UART_SetConfig+0x5a6>
 82031f8:	2340      	movs	r3, #64	@ 0x40
 82031fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82031fe:	e16c      	b.n	82034da <UART_SetConfig+0x5a6>
 8203200:	2380      	movs	r3, #128	@ 0x80
 8203202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203206:	e168      	b.n	82034da <UART_SetConfig+0x5a6>
 8203208:	697b      	ldr	r3, [r7, #20]
 820320a:	681b      	ldr	r3, [r3, #0]
 820320c:	4a1b      	ldr	r2, [pc, #108]	@ (820327c <UART_SetConfig+0x348>)
 820320e:	4293      	cmp	r3, r2
 8203210:	d142      	bne.n	8203298 <UART_SetConfig+0x364>
 8203212:	4b16      	ldr	r3, [pc, #88]	@ (820326c <UART_SetConfig+0x338>)
 8203214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8203216:	f003 0307 	and.w	r3, r3, #7
 820321a:	2b05      	cmp	r3, #5
 820321c:	d838      	bhi.n	8203290 <UART_SetConfig+0x35c>
 820321e:	a201      	add	r2, pc, #4	@ (adr r2, 8203224 <UART_SetConfig+0x2f0>)
 8203220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8203224:	0820323d 	.word	0x0820323d
 8203228:	08203245 	.word	0x08203245
 820322c:	0820324d 	.word	0x0820324d
 8203230:	08203255 	.word	0x08203255
 8203234:	08203281 	.word	0x08203281
 8203238:	08203289 	.word	0x08203289
 820323c:	2300      	movs	r3, #0
 820323e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203242:	e14a      	b.n	82034da <UART_SetConfig+0x5a6>
 8203244:	2304      	movs	r3, #4
 8203246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820324a:	e146      	b.n	82034da <UART_SetConfig+0x5a6>
 820324c:	2308      	movs	r3, #8
 820324e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203252:	e142      	b.n	82034da <UART_SetConfig+0x5a6>
 8203254:	2310      	movs	r3, #16
 8203256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820325a:	e13e      	b.n	82034da <UART_SetConfig+0x5a6>
 820325c:	cfff69f3 	.word	0xcfff69f3
 8203260:	58000c00 	.word	0x58000c00
 8203264:	11fff4ff 	.word	0x11fff4ff
 8203268:	40011000 	.word	0x40011000
 820326c:	58024400 	.word	0x58024400
 8203270:	40004400 	.word	0x40004400
 8203274:	40004800 	.word	0x40004800
 8203278:	40004c00 	.word	0x40004c00
 820327c:	40005000 	.word	0x40005000
 8203280:	2320      	movs	r3, #32
 8203282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203286:	e128      	b.n	82034da <UART_SetConfig+0x5a6>
 8203288:	2340      	movs	r3, #64	@ 0x40
 820328a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820328e:	e124      	b.n	82034da <UART_SetConfig+0x5a6>
 8203290:	2380      	movs	r3, #128	@ 0x80
 8203292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203296:	e120      	b.n	82034da <UART_SetConfig+0x5a6>
 8203298:	697b      	ldr	r3, [r7, #20]
 820329a:	681b      	ldr	r3, [r3, #0]
 820329c:	4acb      	ldr	r2, [pc, #812]	@ (82035cc <UART_SetConfig+0x698>)
 820329e:	4293      	cmp	r3, r2
 82032a0:	d176      	bne.n	8203390 <UART_SetConfig+0x45c>
 82032a2:	4bcb      	ldr	r3, [pc, #812]	@ (82035d0 <UART_SetConfig+0x69c>)
 82032a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 82032a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 82032aa:	2b28      	cmp	r3, #40	@ 0x28
 82032ac:	d86c      	bhi.n	8203388 <UART_SetConfig+0x454>
 82032ae:	a201      	add	r2, pc, #4	@ (adr r2, 82032b4 <UART_SetConfig+0x380>)
 82032b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 82032b4:	08203359 	.word	0x08203359
 82032b8:	08203389 	.word	0x08203389
 82032bc:	08203389 	.word	0x08203389
 82032c0:	08203389 	.word	0x08203389
 82032c4:	08203389 	.word	0x08203389
 82032c8:	08203389 	.word	0x08203389
 82032cc:	08203389 	.word	0x08203389
 82032d0:	08203389 	.word	0x08203389
 82032d4:	08203361 	.word	0x08203361
 82032d8:	08203389 	.word	0x08203389
 82032dc:	08203389 	.word	0x08203389
 82032e0:	08203389 	.word	0x08203389
 82032e4:	08203389 	.word	0x08203389
 82032e8:	08203389 	.word	0x08203389
 82032ec:	08203389 	.word	0x08203389
 82032f0:	08203389 	.word	0x08203389
 82032f4:	08203369 	.word	0x08203369
 82032f8:	08203389 	.word	0x08203389
 82032fc:	08203389 	.word	0x08203389
 8203300:	08203389 	.word	0x08203389
 8203304:	08203389 	.word	0x08203389
 8203308:	08203389 	.word	0x08203389
 820330c:	08203389 	.word	0x08203389
 8203310:	08203389 	.word	0x08203389
 8203314:	08203371 	.word	0x08203371
 8203318:	08203389 	.word	0x08203389
 820331c:	08203389 	.word	0x08203389
 8203320:	08203389 	.word	0x08203389
 8203324:	08203389 	.word	0x08203389
 8203328:	08203389 	.word	0x08203389
 820332c:	08203389 	.word	0x08203389
 8203330:	08203389 	.word	0x08203389
 8203334:	08203379 	.word	0x08203379
 8203338:	08203389 	.word	0x08203389
 820333c:	08203389 	.word	0x08203389
 8203340:	08203389 	.word	0x08203389
 8203344:	08203389 	.word	0x08203389
 8203348:	08203389 	.word	0x08203389
 820334c:	08203389 	.word	0x08203389
 8203350:	08203389 	.word	0x08203389
 8203354:	08203381 	.word	0x08203381
 8203358:	2301      	movs	r3, #1
 820335a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820335e:	e0bc      	b.n	82034da <UART_SetConfig+0x5a6>
 8203360:	2304      	movs	r3, #4
 8203362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203366:	e0b8      	b.n	82034da <UART_SetConfig+0x5a6>
 8203368:	2308      	movs	r3, #8
 820336a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820336e:	e0b4      	b.n	82034da <UART_SetConfig+0x5a6>
 8203370:	2310      	movs	r3, #16
 8203372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203376:	e0b0      	b.n	82034da <UART_SetConfig+0x5a6>
 8203378:	2320      	movs	r3, #32
 820337a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820337e:	e0ac      	b.n	82034da <UART_SetConfig+0x5a6>
 8203380:	2340      	movs	r3, #64	@ 0x40
 8203382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203386:	e0a8      	b.n	82034da <UART_SetConfig+0x5a6>
 8203388:	2380      	movs	r3, #128	@ 0x80
 820338a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820338e:	e0a4      	b.n	82034da <UART_SetConfig+0x5a6>
 8203390:	697b      	ldr	r3, [r7, #20]
 8203392:	681b      	ldr	r3, [r3, #0]
 8203394:	4a8f      	ldr	r2, [pc, #572]	@ (82035d4 <UART_SetConfig+0x6a0>)
 8203396:	4293      	cmp	r3, r2
 8203398:	d130      	bne.n	82033fc <UART_SetConfig+0x4c8>
 820339a:	4b8d      	ldr	r3, [pc, #564]	@ (82035d0 <UART_SetConfig+0x69c>)
 820339c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 820339e:	f003 0307 	and.w	r3, r3, #7
 82033a2:	2b05      	cmp	r3, #5
 82033a4:	d826      	bhi.n	82033f4 <UART_SetConfig+0x4c0>
 82033a6:	a201      	add	r2, pc, #4	@ (adr r2, 82033ac <UART_SetConfig+0x478>)
 82033a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 82033ac:	082033c5 	.word	0x082033c5
 82033b0:	082033cd 	.word	0x082033cd
 82033b4:	082033d5 	.word	0x082033d5
 82033b8:	082033dd 	.word	0x082033dd
 82033bc:	082033e5 	.word	0x082033e5
 82033c0:	082033ed 	.word	0x082033ed
 82033c4:	2300      	movs	r3, #0
 82033c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033ca:	e086      	b.n	82034da <UART_SetConfig+0x5a6>
 82033cc:	2304      	movs	r3, #4
 82033ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033d2:	e082      	b.n	82034da <UART_SetConfig+0x5a6>
 82033d4:	2308      	movs	r3, #8
 82033d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033da:	e07e      	b.n	82034da <UART_SetConfig+0x5a6>
 82033dc:	2310      	movs	r3, #16
 82033de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033e2:	e07a      	b.n	82034da <UART_SetConfig+0x5a6>
 82033e4:	2320      	movs	r3, #32
 82033e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033ea:	e076      	b.n	82034da <UART_SetConfig+0x5a6>
 82033ec:	2340      	movs	r3, #64	@ 0x40
 82033ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033f2:	e072      	b.n	82034da <UART_SetConfig+0x5a6>
 82033f4:	2380      	movs	r3, #128	@ 0x80
 82033f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82033fa:	e06e      	b.n	82034da <UART_SetConfig+0x5a6>
 82033fc:	697b      	ldr	r3, [r7, #20]
 82033fe:	681b      	ldr	r3, [r3, #0]
 8203400:	4a75      	ldr	r2, [pc, #468]	@ (82035d8 <UART_SetConfig+0x6a4>)
 8203402:	4293      	cmp	r3, r2
 8203404:	d130      	bne.n	8203468 <UART_SetConfig+0x534>
 8203406:	4b72      	ldr	r3, [pc, #456]	@ (82035d0 <UART_SetConfig+0x69c>)
 8203408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 820340a:	f003 0307 	and.w	r3, r3, #7
 820340e:	2b05      	cmp	r3, #5
 8203410:	d826      	bhi.n	8203460 <UART_SetConfig+0x52c>
 8203412:	a201      	add	r2, pc, #4	@ (adr r2, 8203418 <UART_SetConfig+0x4e4>)
 8203414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8203418:	08203431 	.word	0x08203431
 820341c:	08203439 	.word	0x08203439
 8203420:	08203441 	.word	0x08203441
 8203424:	08203449 	.word	0x08203449
 8203428:	08203451 	.word	0x08203451
 820342c:	08203459 	.word	0x08203459
 8203430:	2300      	movs	r3, #0
 8203432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203436:	e050      	b.n	82034da <UART_SetConfig+0x5a6>
 8203438:	2304      	movs	r3, #4
 820343a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820343e:	e04c      	b.n	82034da <UART_SetConfig+0x5a6>
 8203440:	2308      	movs	r3, #8
 8203442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203446:	e048      	b.n	82034da <UART_SetConfig+0x5a6>
 8203448:	2310      	movs	r3, #16
 820344a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820344e:	e044      	b.n	82034da <UART_SetConfig+0x5a6>
 8203450:	2320      	movs	r3, #32
 8203452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203456:	e040      	b.n	82034da <UART_SetConfig+0x5a6>
 8203458:	2340      	movs	r3, #64	@ 0x40
 820345a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 820345e:	e03c      	b.n	82034da <UART_SetConfig+0x5a6>
 8203460:	2380      	movs	r3, #128	@ 0x80
 8203462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8203466:	e038      	b.n	82034da <UART_SetConfig+0x5a6>
 8203468:	697b      	ldr	r3, [r7, #20]
 820346a:	681b      	ldr	r3, [r3, #0]
 820346c:	4a5b      	ldr	r2, [pc, #364]	@ (82035dc <UART_SetConfig+0x6a8>)
 820346e:	4293      	cmp	r3, r2
 8203470:	d130      	bne.n	82034d4 <UART_SetConfig+0x5a0>
 8203472:	4b57      	ldr	r3, [pc, #348]	@ (82035d0 <UART_SetConfig+0x69c>)
 8203474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8203476:	f003 0307 	and.w	r3, r3, #7
 820347a:	2b05      	cmp	r3, #5
 820347c:	d826      	bhi.n	82034cc <UART_SetConfig+0x598>
 820347e:	a201      	add	r2, pc, #4	@ (adr r2, 8203484 <UART_SetConfig+0x550>)
 8203480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8203484:	0820349d 	.word	0x0820349d
 8203488:	082034a5 	.word	0x082034a5
 820348c:	082034ad 	.word	0x082034ad
 8203490:	082034b5 	.word	0x082034b5
 8203494:	082034bd 	.word	0x082034bd
 8203498:	082034c5 	.word	0x082034c5
 820349c:	2302      	movs	r3, #2
 820349e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034a2:	e01a      	b.n	82034da <UART_SetConfig+0x5a6>
 82034a4:	2304      	movs	r3, #4
 82034a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034aa:	e016      	b.n	82034da <UART_SetConfig+0x5a6>
 82034ac:	2308      	movs	r3, #8
 82034ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034b2:	e012      	b.n	82034da <UART_SetConfig+0x5a6>
 82034b4:	2310      	movs	r3, #16
 82034b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034ba:	e00e      	b.n	82034da <UART_SetConfig+0x5a6>
 82034bc:	2320      	movs	r3, #32
 82034be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034c2:	e00a      	b.n	82034da <UART_SetConfig+0x5a6>
 82034c4:	2340      	movs	r3, #64	@ 0x40
 82034c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034ca:	e006      	b.n	82034da <UART_SetConfig+0x5a6>
 82034cc:	2380      	movs	r3, #128	@ 0x80
 82034ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 82034d2:	e002      	b.n	82034da <UART_SetConfig+0x5a6>
 82034d4:	2380      	movs	r3, #128	@ 0x80
 82034d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 82034da:	697b      	ldr	r3, [r7, #20]
 82034dc:	681b      	ldr	r3, [r3, #0]
 82034de:	4a3f      	ldr	r2, [pc, #252]	@ (82035dc <UART_SetConfig+0x6a8>)
 82034e0:	4293      	cmp	r3, r2
 82034e2:	f040 80f8 	bne.w	82036d6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 82034e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 82034ea:	2b20      	cmp	r3, #32
 82034ec:	dc46      	bgt.n	820357c <UART_SetConfig+0x648>
 82034ee:	2b02      	cmp	r3, #2
 82034f0:	f2c0 8082 	blt.w	82035f8 <UART_SetConfig+0x6c4>
 82034f4:	3b02      	subs	r3, #2
 82034f6:	2b1e      	cmp	r3, #30
 82034f8:	d87e      	bhi.n	82035f8 <UART_SetConfig+0x6c4>
 82034fa:	a201      	add	r2, pc, #4	@ (adr r2, 8203500 <UART_SetConfig+0x5cc>)
 82034fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8203500:	08203583 	.word	0x08203583
 8203504:	082035f9 	.word	0x082035f9
 8203508:	0820358b 	.word	0x0820358b
 820350c:	082035f9 	.word	0x082035f9
 8203510:	082035f9 	.word	0x082035f9
 8203514:	082035f9 	.word	0x082035f9
 8203518:	0820359b 	.word	0x0820359b
 820351c:	082035f9 	.word	0x082035f9
 8203520:	082035f9 	.word	0x082035f9
 8203524:	082035f9 	.word	0x082035f9
 8203528:	082035f9 	.word	0x082035f9
 820352c:	082035f9 	.word	0x082035f9
 8203530:	082035f9 	.word	0x082035f9
 8203534:	082035f9 	.word	0x082035f9
 8203538:	082035ab 	.word	0x082035ab
 820353c:	082035f9 	.word	0x082035f9
 8203540:	082035f9 	.word	0x082035f9
 8203544:	082035f9 	.word	0x082035f9
 8203548:	082035f9 	.word	0x082035f9
 820354c:	082035f9 	.word	0x082035f9
 8203550:	082035f9 	.word	0x082035f9
 8203554:	082035f9 	.word	0x082035f9
 8203558:	082035f9 	.word	0x082035f9
 820355c:	082035f9 	.word	0x082035f9
 8203560:	082035f9 	.word	0x082035f9
 8203564:	082035f9 	.word	0x082035f9
 8203568:	082035f9 	.word	0x082035f9
 820356c:	082035f9 	.word	0x082035f9
 8203570:	082035f9 	.word	0x082035f9
 8203574:	082035f9 	.word	0x082035f9
 8203578:	082035eb 	.word	0x082035eb
 820357c:	2b40      	cmp	r3, #64	@ 0x40
 820357e:	d037      	beq.n	82035f0 <UART_SetConfig+0x6bc>
 8203580:	e03a      	b.n	82035f8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8203582:	f7ff f931 	bl	82027e8 <HAL_RCCEx_GetD3PCLK1Freq>
 8203586:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8203588:	e03c      	b.n	8203604 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 820358a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 820358e:	4618      	mov	r0, r3
 8203590:	f7ff f940 	bl	8202814 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8203594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8203596:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8203598:	e034      	b.n	8203604 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 820359a:	f107 0318 	add.w	r3, r7, #24
 820359e:	4618      	mov	r0, r3
 82035a0:	f7ff fa8c 	bl	8202abc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 82035a4:	69fb      	ldr	r3, [r7, #28]
 82035a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82035a8:	e02c      	b.n	8203604 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 82035aa:	4b09      	ldr	r3, [pc, #36]	@ (82035d0 <UART_SetConfig+0x69c>)
 82035ac:	681b      	ldr	r3, [r3, #0]
 82035ae:	f003 0320 	and.w	r3, r3, #32
 82035b2:	2b00      	cmp	r3, #0
 82035b4:	d016      	beq.n	82035e4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 82035b6:	4b06      	ldr	r3, [pc, #24]	@ (82035d0 <UART_SetConfig+0x69c>)
 82035b8:	681b      	ldr	r3, [r3, #0]
 82035ba:	08db      	lsrs	r3, r3, #3
 82035bc:	f003 0303 	and.w	r3, r3, #3
 82035c0:	4a07      	ldr	r2, [pc, #28]	@ (82035e0 <UART_SetConfig+0x6ac>)
 82035c2:	fa22 f303 	lsr.w	r3, r2, r3
 82035c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 82035c8:	e01c      	b.n	8203604 <UART_SetConfig+0x6d0>
 82035ca:	bf00      	nop
 82035cc:	40011400 	.word	0x40011400
 82035d0:	58024400 	.word	0x58024400
 82035d4:	40007800 	.word	0x40007800
 82035d8:	40007c00 	.word	0x40007c00
 82035dc:	58000c00 	.word	0x58000c00
 82035e0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 82035e4:	4b9d      	ldr	r3, [pc, #628]	@ (820385c <UART_SetConfig+0x928>)
 82035e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82035e8:	e00c      	b.n	8203604 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 82035ea:	4b9d      	ldr	r3, [pc, #628]	@ (8203860 <UART_SetConfig+0x92c>)
 82035ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82035ee:	e009      	b.n	8203604 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 82035f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 82035f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82035f6:	e005      	b.n	8203604 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 82035f8:	2300      	movs	r3, #0
 82035fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 82035fc:	2301      	movs	r3, #1
 82035fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8203602:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8203604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8203606:	2b00      	cmp	r3, #0
 8203608:	f000 81de 	beq.w	82039c8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 820360c:	697b      	ldr	r3, [r7, #20]
 820360e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8203610:	4a94      	ldr	r2, [pc, #592]	@ (8203864 <UART_SetConfig+0x930>)
 8203612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8203616:	461a      	mov	r2, r3
 8203618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 820361a:	fbb3 f3f2 	udiv	r3, r3, r2
 820361e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8203620:	697b      	ldr	r3, [r7, #20]
 8203622:	685a      	ldr	r2, [r3, #4]
 8203624:	4613      	mov	r3, r2
 8203626:	005b      	lsls	r3, r3, #1
 8203628:	4413      	add	r3, r2
 820362a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 820362c:	429a      	cmp	r2, r3
 820362e:	d305      	bcc.n	820363c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8203630:	697b      	ldr	r3, [r7, #20]
 8203632:	685b      	ldr	r3, [r3, #4]
 8203634:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8203636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8203638:	429a      	cmp	r2, r3
 820363a:	d903      	bls.n	8203644 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 820363c:	2301      	movs	r3, #1
 820363e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8203642:	e1c1      	b.n	82039c8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8203644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8203646:	2200      	movs	r2, #0
 8203648:	60bb      	str	r3, [r7, #8]
 820364a:	60fa      	str	r2, [r7, #12]
 820364c:	697b      	ldr	r3, [r7, #20]
 820364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8203650:	4a84      	ldr	r2, [pc, #528]	@ (8203864 <UART_SetConfig+0x930>)
 8203652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8203656:	b29b      	uxth	r3, r3
 8203658:	2200      	movs	r2, #0
 820365a:	603b      	str	r3, [r7, #0]
 820365c:	607a      	str	r2, [r7, #4]
 820365e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8203662:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8203666:	f7fc fe93 	bl	8200390 <__aeabi_uldivmod>
 820366a:	4602      	mov	r2, r0
 820366c:	460b      	mov	r3, r1
 820366e:	4610      	mov	r0, r2
 8203670:	4619      	mov	r1, r3
 8203672:	f04f 0200 	mov.w	r2, #0
 8203676:	f04f 0300 	mov.w	r3, #0
 820367a:	020b      	lsls	r3, r1, #8
 820367c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8203680:	0202      	lsls	r2, r0, #8
 8203682:	6979      	ldr	r1, [r7, #20]
 8203684:	6849      	ldr	r1, [r1, #4]
 8203686:	0849      	lsrs	r1, r1, #1
 8203688:	2000      	movs	r0, #0
 820368a:	460c      	mov	r4, r1
 820368c:	4605      	mov	r5, r0
 820368e:	eb12 0804 	adds.w	r8, r2, r4
 8203692:	eb43 0905 	adc.w	r9, r3, r5
 8203696:	697b      	ldr	r3, [r7, #20]
 8203698:	685b      	ldr	r3, [r3, #4]
 820369a:	2200      	movs	r2, #0
 820369c:	469a      	mov	sl, r3
 820369e:	4693      	mov	fp, r2
 82036a0:	4652      	mov	r2, sl
 82036a2:	465b      	mov	r3, fp
 82036a4:	4640      	mov	r0, r8
 82036a6:	4649      	mov	r1, r9
 82036a8:	f7fc fe72 	bl	8200390 <__aeabi_uldivmod>
 82036ac:	4602      	mov	r2, r0
 82036ae:	460b      	mov	r3, r1
 82036b0:	4613      	mov	r3, r2
 82036b2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 82036b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 82036b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 82036ba:	d308      	bcc.n	82036ce <UART_SetConfig+0x79a>
 82036bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 82036be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 82036c2:	d204      	bcs.n	82036ce <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 82036c4:	697b      	ldr	r3, [r7, #20]
 82036c6:	681b      	ldr	r3, [r3, #0]
 82036c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 82036ca:	60da      	str	r2, [r3, #12]
 82036cc:	e17c      	b.n	82039c8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 82036ce:	2301      	movs	r3, #1
 82036d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 82036d4:	e178      	b.n	82039c8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 82036d6:	697b      	ldr	r3, [r7, #20]
 82036d8:	69db      	ldr	r3, [r3, #28]
 82036da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 82036de:	f040 80c5 	bne.w	820386c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 82036e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 82036e6:	2b20      	cmp	r3, #32
 82036e8:	dc48      	bgt.n	820377c <UART_SetConfig+0x848>
 82036ea:	2b00      	cmp	r3, #0
 82036ec:	db7b      	blt.n	82037e6 <UART_SetConfig+0x8b2>
 82036ee:	2b20      	cmp	r3, #32
 82036f0:	d879      	bhi.n	82037e6 <UART_SetConfig+0x8b2>
 82036f2:	a201      	add	r2, pc, #4	@ (adr r2, 82036f8 <UART_SetConfig+0x7c4>)
 82036f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 82036f8:	08203783 	.word	0x08203783
 82036fc:	0820378b 	.word	0x0820378b
 8203700:	082037e7 	.word	0x082037e7
 8203704:	082037e7 	.word	0x082037e7
 8203708:	08203793 	.word	0x08203793
 820370c:	082037e7 	.word	0x082037e7
 8203710:	082037e7 	.word	0x082037e7
 8203714:	082037e7 	.word	0x082037e7
 8203718:	082037a3 	.word	0x082037a3
 820371c:	082037e7 	.word	0x082037e7
 8203720:	082037e7 	.word	0x082037e7
 8203724:	082037e7 	.word	0x082037e7
 8203728:	082037e7 	.word	0x082037e7
 820372c:	082037e7 	.word	0x082037e7
 8203730:	082037e7 	.word	0x082037e7
 8203734:	082037e7 	.word	0x082037e7
 8203738:	082037b3 	.word	0x082037b3
 820373c:	082037e7 	.word	0x082037e7
 8203740:	082037e7 	.word	0x082037e7
 8203744:	082037e7 	.word	0x082037e7
 8203748:	082037e7 	.word	0x082037e7
 820374c:	082037e7 	.word	0x082037e7
 8203750:	082037e7 	.word	0x082037e7
 8203754:	082037e7 	.word	0x082037e7
 8203758:	082037e7 	.word	0x082037e7
 820375c:	082037e7 	.word	0x082037e7
 8203760:	082037e7 	.word	0x082037e7
 8203764:	082037e7 	.word	0x082037e7
 8203768:	082037e7 	.word	0x082037e7
 820376c:	082037e7 	.word	0x082037e7
 8203770:	082037e7 	.word	0x082037e7
 8203774:	082037e7 	.word	0x082037e7
 8203778:	082037d9 	.word	0x082037d9
 820377c:	2b40      	cmp	r3, #64	@ 0x40
 820377e:	d02e      	beq.n	82037de <UART_SetConfig+0x8aa>
 8203780:	e031      	b.n	82037e6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8203782:	f7ff f805 	bl	8202790 <HAL_RCC_GetPCLK1Freq>
 8203786:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8203788:	e033      	b.n	82037f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 820378a:	f7ff f817 	bl	82027bc <HAL_RCC_GetPCLK2Freq>
 820378e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8203790:	e02f      	b.n	82037f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8203792:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8203796:	4618      	mov	r0, r3
 8203798:	f7ff f83c 	bl	8202814 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 820379c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 820379e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82037a0:	e027      	b.n	82037f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 82037a2:	f107 0318 	add.w	r3, r7, #24
 82037a6:	4618      	mov	r0, r3
 82037a8:	f7ff f988 	bl	8202abc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 82037ac:	69fb      	ldr	r3, [r7, #28]
 82037ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82037b0:	e01f      	b.n	82037f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 82037b2:	4b2d      	ldr	r3, [pc, #180]	@ (8203868 <UART_SetConfig+0x934>)
 82037b4:	681b      	ldr	r3, [r3, #0]
 82037b6:	f003 0320 	and.w	r3, r3, #32
 82037ba:	2b00      	cmp	r3, #0
 82037bc:	d009      	beq.n	82037d2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 82037be:	4b2a      	ldr	r3, [pc, #168]	@ (8203868 <UART_SetConfig+0x934>)
 82037c0:	681b      	ldr	r3, [r3, #0]
 82037c2:	08db      	lsrs	r3, r3, #3
 82037c4:	f003 0303 	and.w	r3, r3, #3
 82037c8:	4a24      	ldr	r2, [pc, #144]	@ (820385c <UART_SetConfig+0x928>)
 82037ca:	fa22 f303 	lsr.w	r3, r2, r3
 82037ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 82037d0:	e00f      	b.n	82037f2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 82037d2:	4b22      	ldr	r3, [pc, #136]	@ (820385c <UART_SetConfig+0x928>)
 82037d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82037d6:	e00c      	b.n	82037f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 82037d8:	4b21      	ldr	r3, [pc, #132]	@ (8203860 <UART_SetConfig+0x92c>)
 82037da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82037dc:	e009      	b.n	82037f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 82037de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 82037e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 82037e4:	e005      	b.n	82037f2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 82037e6:	2300      	movs	r3, #0
 82037e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 82037ea:	2301      	movs	r3, #1
 82037ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 82037f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 82037f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 82037f4:	2b00      	cmp	r3, #0
 82037f6:	f000 80e7 	beq.w	82039c8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 82037fa:	697b      	ldr	r3, [r7, #20]
 82037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 82037fe:	4a19      	ldr	r2, [pc, #100]	@ (8203864 <UART_SetConfig+0x930>)
 8203800:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8203804:	461a      	mov	r2, r3
 8203806:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8203808:	fbb3 f3f2 	udiv	r3, r3, r2
 820380c:	005a      	lsls	r2, r3, #1
 820380e:	697b      	ldr	r3, [r7, #20]
 8203810:	685b      	ldr	r3, [r3, #4]
 8203812:	085b      	lsrs	r3, r3, #1
 8203814:	441a      	add	r2, r3
 8203816:	697b      	ldr	r3, [r7, #20]
 8203818:	685b      	ldr	r3, [r3, #4]
 820381a:	fbb2 f3f3 	udiv	r3, r2, r3
 820381e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8203820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8203822:	2b0f      	cmp	r3, #15
 8203824:	d916      	bls.n	8203854 <UART_SetConfig+0x920>
 8203826:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8203828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 820382c:	d212      	bcs.n	8203854 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 820382e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8203830:	b29b      	uxth	r3, r3
 8203832:	f023 030f 	bic.w	r3, r3, #15
 8203836:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8203838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 820383a:	085b      	lsrs	r3, r3, #1
 820383c:	b29b      	uxth	r3, r3
 820383e:	f003 0307 	and.w	r3, r3, #7
 8203842:	b29a      	uxth	r2, r3
 8203844:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8203846:	4313      	orrs	r3, r2
 8203848:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 820384a:	697b      	ldr	r3, [r7, #20]
 820384c:	681b      	ldr	r3, [r3, #0]
 820384e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8203850:	60da      	str	r2, [r3, #12]
 8203852:	e0b9      	b.n	82039c8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8203854:	2301      	movs	r3, #1
 8203856:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 820385a:	e0b5      	b.n	82039c8 <UART_SetConfig+0xa94>
 820385c:	03d09000 	.word	0x03d09000
 8203860:	003d0900 	.word	0x003d0900
 8203864:	08204808 	.word	0x08204808
 8203868:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 820386c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8203870:	2b20      	cmp	r3, #32
 8203872:	dc49      	bgt.n	8203908 <UART_SetConfig+0x9d4>
 8203874:	2b00      	cmp	r3, #0
 8203876:	db7c      	blt.n	8203972 <UART_SetConfig+0xa3e>
 8203878:	2b20      	cmp	r3, #32
 820387a:	d87a      	bhi.n	8203972 <UART_SetConfig+0xa3e>
 820387c:	a201      	add	r2, pc, #4	@ (adr r2, 8203884 <UART_SetConfig+0x950>)
 820387e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8203882:	bf00      	nop
 8203884:	0820390f 	.word	0x0820390f
 8203888:	08203917 	.word	0x08203917
 820388c:	08203973 	.word	0x08203973
 8203890:	08203973 	.word	0x08203973
 8203894:	0820391f 	.word	0x0820391f
 8203898:	08203973 	.word	0x08203973
 820389c:	08203973 	.word	0x08203973
 82038a0:	08203973 	.word	0x08203973
 82038a4:	0820392f 	.word	0x0820392f
 82038a8:	08203973 	.word	0x08203973
 82038ac:	08203973 	.word	0x08203973
 82038b0:	08203973 	.word	0x08203973
 82038b4:	08203973 	.word	0x08203973
 82038b8:	08203973 	.word	0x08203973
 82038bc:	08203973 	.word	0x08203973
 82038c0:	08203973 	.word	0x08203973
 82038c4:	0820393f 	.word	0x0820393f
 82038c8:	08203973 	.word	0x08203973
 82038cc:	08203973 	.word	0x08203973
 82038d0:	08203973 	.word	0x08203973
 82038d4:	08203973 	.word	0x08203973
 82038d8:	08203973 	.word	0x08203973
 82038dc:	08203973 	.word	0x08203973
 82038e0:	08203973 	.word	0x08203973
 82038e4:	08203973 	.word	0x08203973
 82038e8:	08203973 	.word	0x08203973
 82038ec:	08203973 	.word	0x08203973
 82038f0:	08203973 	.word	0x08203973
 82038f4:	08203973 	.word	0x08203973
 82038f8:	08203973 	.word	0x08203973
 82038fc:	08203973 	.word	0x08203973
 8203900:	08203973 	.word	0x08203973
 8203904:	08203965 	.word	0x08203965
 8203908:	2b40      	cmp	r3, #64	@ 0x40
 820390a:	d02e      	beq.n	820396a <UART_SetConfig+0xa36>
 820390c:	e031      	b.n	8203972 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 820390e:	f7fe ff3f 	bl	8202790 <HAL_RCC_GetPCLK1Freq>
 8203912:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8203914:	e033      	b.n	820397e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8203916:	f7fe ff51 	bl	82027bc <HAL_RCC_GetPCLK2Freq>
 820391a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 820391c:	e02f      	b.n	820397e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 820391e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8203922:	4618      	mov	r0, r3
 8203924:	f7fe ff76 	bl	8202814 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8203928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 820392a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 820392c:	e027      	b.n	820397e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 820392e:	f107 0318 	add.w	r3, r7, #24
 8203932:	4618      	mov	r0, r3
 8203934:	f7ff f8c2 	bl	8202abc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8203938:	69fb      	ldr	r3, [r7, #28]
 820393a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 820393c:	e01f      	b.n	820397e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 820393e:	4b2d      	ldr	r3, [pc, #180]	@ (82039f4 <UART_SetConfig+0xac0>)
 8203940:	681b      	ldr	r3, [r3, #0]
 8203942:	f003 0320 	and.w	r3, r3, #32
 8203946:	2b00      	cmp	r3, #0
 8203948:	d009      	beq.n	820395e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 820394a:	4b2a      	ldr	r3, [pc, #168]	@ (82039f4 <UART_SetConfig+0xac0>)
 820394c:	681b      	ldr	r3, [r3, #0]
 820394e:	08db      	lsrs	r3, r3, #3
 8203950:	f003 0303 	and.w	r3, r3, #3
 8203954:	4a28      	ldr	r2, [pc, #160]	@ (82039f8 <UART_SetConfig+0xac4>)
 8203956:	fa22 f303 	lsr.w	r3, r2, r3
 820395a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 820395c:	e00f      	b.n	820397e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 820395e:	4b26      	ldr	r3, [pc, #152]	@ (82039f8 <UART_SetConfig+0xac4>)
 8203960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8203962:	e00c      	b.n	820397e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8203964:	4b25      	ldr	r3, [pc, #148]	@ (82039fc <UART_SetConfig+0xac8>)
 8203966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8203968:	e009      	b.n	820397e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 820396a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 820396e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8203970:	e005      	b.n	820397e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8203972:	2300      	movs	r3, #0
 8203974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8203976:	2301      	movs	r3, #1
 8203978:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 820397c:	bf00      	nop
    }

    if (pclk != 0U)
 820397e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8203980:	2b00      	cmp	r3, #0
 8203982:	d021      	beq.n	82039c8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8203984:	697b      	ldr	r3, [r7, #20]
 8203986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8203988:	4a1d      	ldr	r2, [pc, #116]	@ (8203a00 <UART_SetConfig+0xacc>)
 820398a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 820398e:	461a      	mov	r2, r3
 8203990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8203992:	fbb3 f2f2 	udiv	r2, r3, r2
 8203996:	697b      	ldr	r3, [r7, #20]
 8203998:	685b      	ldr	r3, [r3, #4]
 820399a:	085b      	lsrs	r3, r3, #1
 820399c:	441a      	add	r2, r3
 820399e:	697b      	ldr	r3, [r7, #20]
 82039a0:	685b      	ldr	r3, [r3, #4]
 82039a2:	fbb2 f3f3 	udiv	r3, r2, r3
 82039a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 82039a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 82039aa:	2b0f      	cmp	r3, #15
 82039ac:	d909      	bls.n	82039c2 <UART_SetConfig+0xa8e>
 82039ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 82039b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 82039b4:	d205      	bcs.n	82039c2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 82039b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 82039b8:	b29a      	uxth	r2, r3
 82039ba:	697b      	ldr	r3, [r7, #20]
 82039bc:	681b      	ldr	r3, [r3, #0]
 82039be:	60da      	str	r2, [r3, #12]
 82039c0:	e002      	b.n	82039c8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 82039c2:	2301      	movs	r3, #1
 82039c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 82039c8:	697b      	ldr	r3, [r7, #20]
 82039ca:	2201      	movs	r2, #1
 82039cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 82039d0:	697b      	ldr	r3, [r7, #20]
 82039d2:	2201      	movs	r2, #1
 82039d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 82039d8:	697b      	ldr	r3, [r7, #20]
 82039da:	2200      	movs	r2, #0
 82039dc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 82039de:	697b      	ldr	r3, [r7, #20]
 82039e0:	2200      	movs	r2, #0
 82039e2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 82039e4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 82039e8:	4618      	mov	r0, r3
 82039ea:	3748      	adds	r7, #72	@ 0x48
 82039ec:	46bd      	mov	sp, r7
 82039ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 82039f2:	bf00      	nop
 82039f4:	58024400 	.word	0x58024400
 82039f8:	03d09000 	.word	0x03d09000
 82039fc:	003d0900 	.word	0x003d0900
 8203a00:	08204808 	.word	0x08204808

08203a04 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8203a04:	b480      	push	{r7}
 8203a06:	b083      	sub	sp, #12
 8203a08:	af00      	add	r7, sp, #0
 8203a0a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8203a0c:	687b      	ldr	r3, [r7, #4]
 8203a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203a10:	f003 0308 	and.w	r3, r3, #8
 8203a14:	2b00      	cmp	r3, #0
 8203a16:	d00a      	beq.n	8203a2e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8203a18:	687b      	ldr	r3, [r7, #4]
 8203a1a:	681b      	ldr	r3, [r3, #0]
 8203a1c:	685b      	ldr	r3, [r3, #4]
 8203a1e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8203a22:	687b      	ldr	r3, [r7, #4]
 8203a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8203a26:	687b      	ldr	r3, [r7, #4]
 8203a28:	681b      	ldr	r3, [r3, #0]
 8203a2a:	430a      	orrs	r2, r1
 8203a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8203a2e:	687b      	ldr	r3, [r7, #4]
 8203a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203a32:	f003 0301 	and.w	r3, r3, #1
 8203a36:	2b00      	cmp	r3, #0
 8203a38:	d00a      	beq.n	8203a50 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8203a3a:	687b      	ldr	r3, [r7, #4]
 8203a3c:	681b      	ldr	r3, [r3, #0]
 8203a3e:	685b      	ldr	r3, [r3, #4]
 8203a40:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8203a44:	687b      	ldr	r3, [r7, #4]
 8203a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8203a48:	687b      	ldr	r3, [r7, #4]
 8203a4a:	681b      	ldr	r3, [r3, #0]
 8203a4c:	430a      	orrs	r2, r1
 8203a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8203a50:	687b      	ldr	r3, [r7, #4]
 8203a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203a54:	f003 0302 	and.w	r3, r3, #2
 8203a58:	2b00      	cmp	r3, #0
 8203a5a:	d00a      	beq.n	8203a72 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8203a5c:	687b      	ldr	r3, [r7, #4]
 8203a5e:	681b      	ldr	r3, [r3, #0]
 8203a60:	685b      	ldr	r3, [r3, #4]
 8203a62:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8203a66:	687b      	ldr	r3, [r7, #4]
 8203a68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8203a6a:	687b      	ldr	r3, [r7, #4]
 8203a6c:	681b      	ldr	r3, [r3, #0]
 8203a6e:	430a      	orrs	r2, r1
 8203a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8203a72:	687b      	ldr	r3, [r7, #4]
 8203a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203a76:	f003 0304 	and.w	r3, r3, #4
 8203a7a:	2b00      	cmp	r3, #0
 8203a7c:	d00a      	beq.n	8203a94 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8203a7e:	687b      	ldr	r3, [r7, #4]
 8203a80:	681b      	ldr	r3, [r3, #0]
 8203a82:	685b      	ldr	r3, [r3, #4]
 8203a84:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8203a88:	687b      	ldr	r3, [r7, #4]
 8203a8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8203a8c:	687b      	ldr	r3, [r7, #4]
 8203a8e:	681b      	ldr	r3, [r3, #0]
 8203a90:	430a      	orrs	r2, r1
 8203a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8203a94:	687b      	ldr	r3, [r7, #4]
 8203a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203a98:	f003 0310 	and.w	r3, r3, #16
 8203a9c:	2b00      	cmp	r3, #0
 8203a9e:	d00a      	beq.n	8203ab6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8203aa0:	687b      	ldr	r3, [r7, #4]
 8203aa2:	681b      	ldr	r3, [r3, #0]
 8203aa4:	689b      	ldr	r3, [r3, #8]
 8203aa6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8203aaa:	687b      	ldr	r3, [r7, #4]
 8203aac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8203aae:	687b      	ldr	r3, [r7, #4]
 8203ab0:	681b      	ldr	r3, [r3, #0]
 8203ab2:	430a      	orrs	r2, r1
 8203ab4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8203ab6:	687b      	ldr	r3, [r7, #4]
 8203ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203aba:	f003 0320 	and.w	r3, r3, #32
 8203abe:	2b00      	cmp	r3, #0
 8203ac0:	d00a      	beq.n	8203ad8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8203ac2:	687b      	ldr	r3, [r7, #4]
 8203ac4:	681b      	ldr	r3, [r3, #0]
 8203ac6:	689b      	ldr	r3, [r3, #8]
 8203ac8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8203acc:	687b      	ldr	r3, [r7, #4]
 8203ace:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8203ad0:	687b      	ldr	r3, [r7, #4]
 8203ad2:	681b      	ldr	r3, [r3, #0]
 8203ad4:	430a      	orrs	r2, r1
 8203ad6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8203ad8:	687b      	ldr	r3, [r7, #4]
 8203ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8203ae0:	2b00      	cmp	r3, #0
 8203ae2:	d01a      	beq.n	8203b1a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8203ae4:	687b      	ldr	r3, [r7, #4]
 8203ae6:	681b      	ldr	r3, [r3, #0]
 8203ae8:	685b      	ldr	r3, [r3, #4]
 8203aea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8203aee:	687b      	ldr	r3, [r7, #4]
 8203af0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8203af2:	687b      	ldr	r3, [r7, #4]
 8203af4:	681b      	ldr	r3, [r3, #0]
 8203af6:	430a      	orrs	r2, r1
 8203af8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8203afa:	687b      	ldr	r3, [r7, #4]
 8203afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8203afe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8203b02:	d10a      	bne.n	8203b1a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8203b04:	687b      	ldr	r3, [r7, #4]
 8203b06:	681b      	ldr	r3, [r3, #0]
 8203b08:	685b      	ldr	r3, [r3, #4]
 8203b0a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8203b0e:	687b      	ldr	r3, [r7, #4]
 8203b10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8203b12:	687b      	ldr	r3, [r7, #4]
 8203b14:	681b      	ldr	r3, [r3, #0]
 8203b16:	430a      	orrs	r2, r1
 8203b18:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8203b1a:	687b      	ldr	r3, [r7, #4]
 8203b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8203b1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8203b22:	2b00      	cmp	r3, #0
 8203b24:	d00a      	beq.n	8203b3c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8203b26:	687b      	ldr	r3, [r7, #4]
 8203b28:	681b      	ldr	r3, [r3, #0]
 8203b2a:	685b      	ldr	r3, [r3, #4]
 8203b2c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8203b30:	687b      	ldr	r3, [r7, #4]
 8203b32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8203b34:	687b      	ldr	r3, [r7, #4]
 8203b36:	681b      	ldr	r3, [r3, #0]
 8203b38:	430a      	orrs	r2, r1
 8203b3a:	605a      	str	r2, [r3, #4]
  }
}
 8203b3c:	bf00      	nop
 8203b3e:	370c      	adds	r7, #12
 8203b40:	46bd      	mov	sp, r7
 8203b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8203b46:	4770      	bx	lr

08203b48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8203b48:	b580      	push	{r7, lr}
 8203b4a:	b098      	sub	sp, #96	@ 0x60
 8203b4c:	af02      	add	r7, sp, #8
 8203b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8203b50:	687b      	ldr	r3, [r7, #4]
 8203b52:	2200      	movs	r2, #0
 8203b54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8203b58:	f7fd fa94 	bl	8201084 <HAL_GetTick>
 8203b5c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8203b5e:	687b      	ldr	r3, [r7, #4]
 8203b60:	681b      	ldr	r3, [r3, #0]
 8203b62:	681b      	ldr	r3, [r3, #0]
 8203b64:	f003 0308 	and.w	r3, r3, #8
 8203b68:	2b08      	cmp	r3, #8
 8203b6a:	d12f      	bne.n	8203bcc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8203b6c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8203b70:	9300      	str	r3, [sp, #0]
 8203b72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8203b74:	2200      	movs	r2, #0
 8203b76:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8203b7a:	6878      	ldr	r0, [r7, #4]
 8203b7c:	f000 f88e 	bl	8203c9c <UART_WaitOnFlagUntilTimeout>
 8203b80:	4603      	mov	r3, r0
 8203b82:	2b00      	cmp	r3, #0
 8203b84:	d022      	beq.n	8203bcc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8203b86:	687b      	ldr	r3, [r7, #4]
 8203b88:	681b      	ldr	r3, [r3, #0]
 8203b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8203b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8203b8e:	e853 3f00 	ldrex	r3, [r3]
 8203b92:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8203b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8203b96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8203b9a:	653b      	str	r3, [r7, #80]	@ 0x50
 8203b9c:	687b      	ldr	r3, [r7, #4]
 8203b9e:	681b      	ldr	r3, [r3, #0]
 8203ba0:	461a      	mov	r2, r3
 8203ba2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8203ba4:	647b      	str	r3, [r7, #68]	@ 0x44
 8203ba6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8203ba8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8203baa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8203bac:	e841 2300 	strex	r3, r2, [r1]
 8203bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8203bb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8203bb4:	2b00      	cmp	r3, #0
 8203bb6:	d1e6      	bne.n	8203b86 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8203bb8:	687b      	ldr	r3, [r7, #4]
 8203bba:	2220      	movs	r2, #32
 8203bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8203bc0:	687b      	ldr	r3, [r7, #4]
 8203bc2:	2200      	movs	r2, #0
 8203bc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8203bc8:	2303      	movs	r3, #3
 8203bca:	e063      	b.n	8203c94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8203bcc:	687b      	ldr	r3, [r7, #4]
 8203bce:	681b      	ldr	r3, [r3, #0]
 8203bd0:	681b      	ldr	r3, [r3, #0]
 8203bd2:	f003 0304 	and.w	r3, r3, #4
 8203bd6:	2b04      	cmp	r3, #4
 8203bd8:	d149      	bne.n	8203c6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8203bda:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8203bde:	9300      	str	r3, [sp, #0]
 8203be0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8203be2:	2200      	movs	r2, #0
 8203be4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8203be8:	6878      	ldr	r0, [r7, #4]
 8203bea:	f000 f857 	bl	8203c9c <UART_WaitOnFlagUntilTimeout>
 8203bee:	4603      	mov	r3, r0
 8203bf0:	2b00      	cmp	r3, #0
 8203bf2:	d03c      	beq.n	8203c6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8203bf4:	687b      	ldr	r3, [r7, #4]
 8203bf6:	681b      	ldr	r3, [r3, #0]
 8203bf8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8203bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8203bfc:	e853 3f00 	ldrex	r3, [r3]
 8203c00:	623b      	str	r3, [r7, #32]
   return(result);
 8203c02:	6a3b      	ldr	r3, [r7, #32]
 8203c04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8203c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8203c0a:	687b      	ldr	r3, [r7, #4]
 8203c0c:	681b      	ldr	r3, [r3, #0]
 8203c0e:	461a      	mov	r2, r3
 8203c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8203c12:	633b      	str	r3, [r7, #48]	@ 0x30
 8203c14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8203c16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8203c18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8203c1a:	e841 2300 	strex	r3, r2, [r1]
 8203c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8203c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8203c22:	2b00      	cmp	r3, #0
 8203c24:	d1e6      	bne.n	8203bf4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8203c26:	687b      	ldr	r3, [r7, #4]
 8203c28:	681b      	ldr	r3, [r3, #0]
 8203c2a:	3308      	adds	r3, #8
 8203c2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8203c2e:	693b      	ldr	r3, [r7, #16]
 8203c30:	e853 3f00 	ldrex	r3, [r3]
 8203c34:	60fb      	str	r3, [r7, #12]
   return(result);
 8203c36:	68fb      	ldr	r3, [r7, #12]
 8203c38:	f023 0301 	bic.w	r3, r3, #1
 8203c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8203c3e:	687b      	ldr	r3, [r7, #4]
 8203c40:	681b      	ldr	r3, [r3, #0]
 8203c42:	3308      	adds	r3, #8
 8203c44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8203c46:	61fa      	str	r2, [r7, #28]
 8203c48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8203c4a:	69b9      	ldr	r1, [r7, #24]
 8203c4c:	69fa      	ldr	r2, [r7, #28]
 8203c4e:	e841 2300 	strex	r3, r2, [r1]
 8203c52:	617b      	str	r3, [r7, #20]
   return(result);
 8203c54:	697b      	ldr	r3, [r7, #20]
 8203c56:	2b00      	cmp	r3, #0
 8203c58:	d1e5      	bne.n	8203c26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8203c5a:	687b      	ldr	r3, [r7, #4]
 8203c5c:	2220      	movs	r2, #32
 8203c5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8203c62:	687b      	ldr	r3, [r7, #4]
 8203c64:	2200      	movs	r2, #0
 8203c66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8203c6a:	2303      	movs	r3, #3
 8203c6c:	e012      	b.n	8203c94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8203c6e:	687b      	ldr	r3, [r7, #4]
 8203c70:	2220      	movs	r2, #32
 8203c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8203c76:	687b      	ldr	r3, [r7, #4]
 8203c78:	2220      	movs	r2, #32
 8203c7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8203c7e:	687b      	ldr	r3, [r7, #4]
 8203c80:	2200      	movs	r2, #0
 8203c82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8203c84:	687b      	ldr	r3, [r7, #4]
 8203c86:	2200      	movs	r2, #0
 8203c88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8203c8a:	687b      	ldr	r3, [r7, #4]
 8203c8c:	2200      	movs	r2, #0
 8203c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8203c92:	2300      	movs	r3, #0
}
 8203c94:	4618      	mov	r0, r3
 8203c96:	3758      	adds	r7, #88	@ 0x58
 8203c98:	46bd      	mov	sp, r7
 8203c9a:	bd80      	pop	{r7, pc}

08203c9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8203c9c:	b580      	push	{r7, lr}
 8203c9e:	b084      	sub	sp, #16
 8203ca0:	af00      	add	r7, sp, #0
 8203ca2:	60f8      	str	r0, [r7, #12]
 8203ca4:	60b9      	str	r1, [r7, #8]
 8203ca6:	603b      	str	r3, [r7, #0]
 8203ca8:	4613      	mov	r3, r2
 8203caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8203cac:	e04f      	b.n	8203d4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8203cae:	69bb      	ldr	r3, [r7, #24]
 8203cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8203cb4:	d04b      	beq.n	8203d4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8203cb6:	f7fd f9e5 	bl	8201084 <HAL_GetTick>
 8203cba:	4602      	mov	r2, r0
 8203cbc:	683b      	ldr	r3, [r7, #0]
 8203cbe:	1ad3      	subs	r3, r2, r3
 8203cc0:	69ba      	ldr	r2, [r7, #24]
 8203cc2:	429a      	cmp	r2, r3
 8203cc4:	d302      	bcc.n	8203ccc <UART_WaitOnFlagUntilTimeout+0x30>
 8203cc6:	69bb      	ldr	r3, [r7, #24]
 8203cc8:	2b00      	cmp	r3, #0
 8203cca:	d101      	bne.n	8203cd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8203ccc:	2303      	movs	r3, #3
 8203cce:	e04e      	b.n	8203d6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8203cd0:	68fb      	ldr	r3, [r7, #12]
 8203cd2:	681b      	ldr	r3, [r3, #0]
 8203cd4:	681b      	ldr	r3, [r3, #0]
 8203cd6:	f003 0304 	and.w	r3, r3, #4
 8203cda:	2b00      	cmp	r3, #0
 8203cdc:	d037      	beq.n	8203d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8203cde:	68bb      	ldr	r3, [r7, #8]
 8203ce0:	2b80      	cmp	r3, #128	@ 0x80
 8203ce2:	d034      	beq.n	8203d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8203ce4:	68bb      	ldr	r3, [r7, #8]
 8203ce6:	2b40      	cmp	r3, #64	@ 0x40
 8203ce8:	d031      	beq.n	8203d4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8203cea:	68fb      	ldr	r3, [r7, #12]
 8203cec:	681b      	ldr	r3, [r3, #0]
 8203cee:	69db      	ldr	r3, [r3, #28]
 8203cf0:	f003 0308 	and.w	r3, r3, #8
 8203cf4:	2b08      	cmp	r3, #8
 8203cf6:	d110      	bne.n	8203d1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8203cf8:	68fb      	ldr	r3, [r7, #12]
 8203cfa:	681b      	ldr	r3, [r3, #0]
 8203cfc:	2208      	movs	r2, #8
 8203cfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8203d00:	68f8      	ldr	r0, [r7, #12]
 8203d02:	f000 f839 	bl	8203d78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8203d06:	68fb      	ldr	r3, [r7, #12]
 8203d08:	2208      	movs	r2, #8
 8203d0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8203d0e:	68fb      	ldr	r3, [r7, #12]
 8203d10:	2200      	movs	r2, #0
 8203d12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8203d16:	2301      	movs	r3, #1
 8203d18:	e029      	b.n	8203d6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8203d1a:	68fb      	ldr	r3, [r7, #12]
 8203d1c:	681b      	ldr	r3, [r3, #0]
 8203d1e:	69db      	ldr	r3, [r3, #28]
 8203d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8203d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8203d28:	d111      	bne.n	8203d4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8203d2a:	68fb      	ldr	r3, [r7, #12]
 8203d2c:	681b      	ldr	r3, [r3, #0]
 8203d2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8203d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8203d34:	68f8      	ldr	r0, [r7, #12]
 8203d36:	f000 f81f 	bl	8203d78 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8203d3a:	68fb      	ldr	r3, [r7, #12]
 8203d3c:	2220      	movs	r2, #32
 8203d3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8203d42:	68fb      	ldr	r3, [r7, #12]
 8203d44:	2200      	movs	r2, #0
 8203d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8203d4a:	2303      	movs	r3, #3
 8203d4c:	e00f      	b.n	8203d6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8203d4e:	68fb      	ldr	r3, [r7, #12]
 8203d50:	681b      	ldr	r3, [r3, #0]
 8203d52:	69da      	ldr	r2, [r3, #28]
 8203d54:	68bb      	ldr	r3, [r7, #8]
 8203d56:	4013      	ands	r3, r2
 8203d58:	68ba      	ldr	r2, [r7, #8]
 8203d5a:	429a      	cmp	r2, r3
 8203d5c:	bf0c      	ite	eq
 8203d5e:	2301      	moveq	r3, #1
 8203d60:	2300      	movne	r3, #0
 8203d62:	b2db      	uxtb	r3, r3
 8203d64:	461a      	mov	r2, r3
 8203d66:	79fb      	ldrb	r3, [r7, #7]
 8203d68:	429a      	cmp	r2, r3
 8203d6a:	d0a0      	beq.n	8203cae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8203d6c:	2300      	movs	r3, #0
}
 8203d6e:	4618      	mov	r0, r3
 8203d70:	3710      	adds	r7, #16
 8203d72:	46bd      	mov	sp, r7
 8203d74:	bd80      	pop	{r7, pc}
	...

08203d78 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8203d78:	b480      	push	{r7}
 8203d7a:	b095      	sub	sp, #84	@ 0x54
 8203d7c:	af00      	add	r7, sp, #0
 8203d7e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8203d80:	687b      	ldr	r3, [r7, #4]
 8203d82:	681b      	ldr	r3, [r3, #0]
 8203d84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8203d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8203d88:	e853 3f00 	ldrex	r3, [r3]
 8203d8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8203d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8203d90:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8203d94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8203d96:	687b      	ldr	r3, [r7, #4]
 8203d98:	681b      	ldr	r3, [r3, #0]
 8203d9a:	461a      	mov	r2, r3
 8203d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8203d9e:	643b      	str	r3, [r7, #64]	@ 0x40
 8203da0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8203da2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8203da4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8203da6:	e841 2300 	strex	r3, r2, [r1]
 8203daa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8203dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8203dae:	2b00      	cmp	r3, #0
 8203db0:	d1e6      	bne.n	8203d80 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8203db2:	687b      	ldr	r3, [r7, #4]
 8203db4:	681b      	ldr	r3, [r3, #0]
 8203db6:	3308      	adds	r3, #8
 8203db8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8203dba:	6a3b      	ldr	r3, [r7, #32]
 8203dbc:	e853 3f00 	ldrex	r3, [r3]
 8203dc0:	61fb      	str	r3, [r7, #28]
   return(result);
 8203dc2:	69fa      	ldr	r2, [r7, #28]
 8203dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8203e40 <UART_EndRxTransfer+0xc8>)
 8203dc6:	4013      	ands	r3, r2
 8203dc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8203dca:	687b      	ldr	r3, [r7, #4]
 8203dcc:	681b      	ldr	r3, [r3, #0]
 8203dce:	3308      	adds	r3, #8
 8203dd0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8203dd2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8203dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8203dd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8203dd8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8203dda:	e841 2300 	strex	r3, r2, [r1]
 8203dde:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8203de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8203de2:	2b00      	cmp	r3, #0
 8203de4:	d1e5      	bne.n	8203db2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8203de6:	687b      	ldr	r3, [r7, #4]
 8203de8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8203dea:	2b01      	cmp	r3, #1
 8203dec:	d118      	bne.n	8203e20 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8203dee:	687b      	ldr	r3, [r7, #4]
 8203df0:	681b      	ldr	r3, [r3, #0]
 8203df2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8203df4:	68fb      	ldr	r3, [r7, #12]
 8203df6:	e853 3f00 	ldrex	r3, [r3]
 8203dfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8203dfc:	68bb      	ldr	r3, [r7, #8]
 8203dfe:	f023 0310 	bic.w	r3, r3, #16
 8203e02:	647b      	str	r3, [r7, #68]	@ 0x44
 8203e04:	687b      	ldr	r3, [r7, #4]
 8203e06:	681b      	ldr	r3, [r3, #0]
 8203e08:	461a      	mov	r2, r3
 8203e0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8203e0c:	61bb      	str	r3, [r7, #24]
 8203e0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8203e10:	6979      	ldr	r1, [r7, #20]
 8203e12:	69ba      	ldr	r2, [r7, #24]
 8203e14:	e841 2300 	strex	r3, r2, [r1]
 8203e18:	613b      	str	r3, [r7, #16]
   return(result);
 8203e1a:	693b      	ldr	r3, [r7, #16]
 8203e1c:	2b00      	cmp	r3, #0
 8203e1e:	d1e6      	bne.n	8203dee <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8203e20:	687b      	ldr	r3, [r7, #4]
 8203e22:	2220      	movs	r2, #32
 8203e24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8203e28:	687b      	ldr	r3, [r7, #4]
 8203e2a:	2200      	movs	r2, #0
 8203e2c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8203e2e:	687b      	ldr	r3, [r7, #4]
 8203e30:	2200      	movs	r2, #0
 8203e32:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8203e34:	bf00      	nop
 8203e36:	3754      	adds	r7, #84	@ 0x54
 8203e38:	46bd      	mov	sp, r7
 8203e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8203e3e:	4770      	bx	lr
 8203e40:	effffffe 	.word	0xeffffffe

08203e44 <_vsniprintf_r>:
 8203e44:	b530      	push	{r4, r5, lr}
 8203e46:	4614      	mov	r4, r2
 8203e48:	2c00      	cmp	r4, #0
 8203e4a:	b09b      	sub	sp, #108	@ 0x6c
 8203e4c:	4605      	mov	r5, r0
 8203e4e:	461a      	mov	r2, r3
 8203e50:	da05      	bge.n	8203e5e <_vsniprintf_r+0x1a>
 8203e52:	238b      	movs	r3, #139	@ 0x8b
 8203e54:	6003      	str	r3, [r0, #0]
 8203e56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8203e5a:	b01b      	add	sp, #108	@ 0x6c
 8203e5c:	bd30      	pop	{r4, r5, pc}
 8203e5e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8203e62:	f8ad 300c 	strh.w	r3, [sp, #12]
 8203e66:	f04f 0300 	mov.w	r3, #0
 8203e6a:	9319      	str	r3, [sp, #100]	@ 0x64
 8203e6c:	bf14      	ite	ne
 8203e6e:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8203e72:	4623      	moveq	r3, r4
 8203e74:	9302      	str	r3, [sp, #8]
 8203e76:	9305      	str	r3, [sp, #20]
 8203e78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8203e7c:	9100      	str	r1, [sp, #0]
 8203e7e:	9104      	str	r1, [sp, #16]
 8203e80:	f8ad 300e 	strh.w	r3, [sp, #14]
 8203e84:	4669      	mov	r1, sp
 8203e86:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8203e88:	f000 f8a8 	bl	8203fdc <_svfiprintf_r>
 8203e8c:	1c43      	adds	r3, r0, #1
 8203e8e:	bfbc      	itt	lt
 8203e90:	238b      	movlt	r3, #139	@ 0x8b
 8203e92:	602b      	strlt	r3, [r5, #0]
 8203e94:	2c00      	cmp	r4, #0
 8203e96:	d0e0      	beq.n	8203e5a <_vsniprintf_r+0x16>
 8203e98:	9b00      	ldr	r3, [sp, #0]
 8203e9a:	2200      	movs	r2, #0
 8203e9c:	701a      	strb	r2, [r3, #0]
 8203e9e:	e7dc      	b.n	8203e5a <_vsniprintf_r+0x16>

08203ea0 <vsniprintf>:
 8203ea0:	b507      	push	{r0, r1, r2, lr}
 8203ea2:	9300      	str	r3, [sp, #0]
 8203ea4:	4613      	mov	r3, r2
 8203ea6:	460a      	mov	r2, r1
 8203ea8:	4601      	mov	r1, r0
 8203eaa:	4803      	ldr	r0, [pc, #12]	@ (8203eb8 <vsniprintf+0x18>)
 8203eac:	6800      	ldr	r0, [r0, #0]
 8203eae:	f7ff ffc9 	bl	8203e44 <_vsniprintf_r>
 8203eb2:	b003      	add	sp, #12
 8203eb4:	f85d fb04 	ldr.w	pc, [sp], #4
 8203eb8:	2400002c 	.word	0x2400002c

08203ebc <memset>:
 8203ebc:	4402      	add	r2, r0
 8203ebe:	4603      	mov	r3, r0
 8203ec0:	4293      	cmp	r3, r2
 8203ec2:	d100      	bne.n	8203ec6 <memset+0xa>
 8203ec4:	4770      	bx	lr
 8203ec6:	f803 1b01 	strb.w	r1, [r3], #1
 8203eca:	e7f9      	b.n	8203ec0 <memset+0x4>

08203ecc <__errno>:
 8203ecc:	4b01      	ldr	r3, [pc, #4]	@ (8203ed4 <__errno+0x8>)
 8203ece:	6818      	ldr	r0, [r3, #0]
 8203ed0:	4770      	bx	lr
 8203ed2:	bf00      	nop
 8203ed4:	2400002c 	.word	0x2400002c

08203ed8 <__libc_init_array>:
 8203ed8:	b570      	push	{r4, r5, r6, lr}
 8203eda:	4d0d      	ldr	r5, [pc, #52]	@ (8203f10 <__libc_init_array+0x38>)
 8203edc:	4c0d      	ldr	r4, [pc, #52]	@ (8203f14 <__libc_init_array+0x3c>)
 8203ede:	1b64      	subs	r4, r4, r5
 8203ee0:	10a4      	asrs	r4, r4, #2
 8203ee2:	2600      	movs	r6, #0
 8203ee4:	42a6      	cmp	r6, r4
 8203ee6:	d109      	bne.n	8203efc <__libc_init_array+0x24>
 8203ee8:	4d0b      	ldr	r5, [pc, #44]	@ (8203f18 <__libc_init_array+0x40>)
 8203eea:	4c0c      	ldr	r4, [pc, #48]	@ (8203f1c <__libc_init_array+0x44>)
 8203eec:	f000 fc64 	bl	82047b8 <_init>
 8203ef0:	1b64      	subs	r4, r4, r5
 8203ef2:	10a4      	asrs	r4, r4, #2
 8203ef4:	2600      	movs	r6, #0
 8203ef6:	42a6      	cmp	r6, r4
 8203ef8:	d105      	bne.n	8203f06 <__libc_init_array+0x2e>
 8203efa:	bd70      	pop	{r4, r5, r6, pc}
 8203efc:	f855 3b04 	ldr.w	r3, [r5], #4
 8203f00:	4798      	blx	r3
 8203f02:	3601      	adds	r6, #1
 8203f04:	e7ee      	b.n	8203ee4 <__libc_init_array+0xc>
 8203f06:	f855 3b04 	ldr.w	r3, [r5], #4
 8203f0a:	4798      	blx	r3
 8203f0c:	3601      	adds	r6, #1
 8203f0e:	e7f2      	b.n	8203ef6 <__libc_init_array+0x1e>
 8203f10:	0820485c 	.word	0x0820485c
 8203f14:	0820485c 	.word	0x0820485c
 8203f18:	0820485c 	.word	0x0820485c
 8203f1c:	08204860 	.word	0x08204860

08203f20 <__retarget_lock_acquire_recursive>:
 8203f20:	4770      	bx	lr

08203f22 <__retarget_lock_release_recursive>:
 8203f22:	4770      	bx	lr

08203f24 <__ssputs_r>:
 8203f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8203f28:	688e      	ldr	r6, [r1, #8]
 8203f2a:	461f      	mov	r7, r3
 8203f2c:	42be      	cmp	r6, r7
 8203f2e:	680b      	ldr	r3, [r1, #0]
 8203f30:	4682      	mov	sl, r0
 8203f32:	460c      	mov	r4, r1
 8203f34:	4690      	mov	r8, r2
 8203f36:	d82d      	bhi.n	8203f94 <__ssputs_r+0x70>
 8203f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8203f3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8203f40:	d026      	beq.n	8203f90 <__ssputs_r+0x6c>
 8203f42:	6965      	ldr	r5, [r4, #20]
 8203f44:	6909      	ldr	r1, [r1, #16]
 8203f46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8203f4a:	eba3 0901 	sub.w	r9, r3, r1
 8203f4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8203f52:	1c7b      	adds	r3, r7, #1
 8203f54:	444b      	add	r3, r9
 8203f56:	106d      	asrs	r5, r5, #1
 8203f58:	429d      	cmp	r5, r3
 8203f5a:	bf38      	it	cc
 8203f5c:	461d      	movcc	r5, r3
 8203f5e:	0553      	lsls	r3, r2, #21
 8203f60:	d527      	bpl.n	8203fb2 <__ssputs_r+0x8e>
 8203f62:	4629      	mov	r1, r5
 8203f64:	f000 f958 	bl	8204218 <_malloc_r>
 8203f68:	4606      	mov	r6, r0
 8203f6a:	b360      	cbz	r0, 8203fc6 <__ssputs_r+0xa2>
 8203f6c:	6921      	ldr	r1, [r4, #16]
 8203f6e:	464a      	mov	r2, r9
 8203f70:	f000 fbc2 	bl	82046f8 <memcpy>
 8203f74:	89a3      	ldrh	r3, [r4, #12]
 8203f76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8203f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8203f7e:	81a3      	strh	r3, [r4, #12]
 8203f80:	6126      	str	r6, [r4, #16]
 8203f82:	6165      	str	r5, [r4, #20]
 8203f84:	444e      	add	r6, r9
 8203f86:	eba5 0509 	sub.w	r5, r5, r9
 8203f8a:	6026      	str	r6, [r4, #0]
 8203f8c:	60a5      	str	r5, [r4, #8]
 8203f8e:	463e      	mov	r6, r7
 8203f90:	42be      	cmp	r6, r7
 8203f92:	d900      	bls.n	8203f96 <__ssputs_r+0x72>
 8203f94:	463e      	mov	r6, r7
 8203f96:	6820      	ldr	r0, [r4, #0]
 8203f98:	4632      	mov	r2, r6
 8203f9a:	4641      	mov	r1, r8
 8203f9c:	f000 fb82 	bl	82046a4 <memmove>
 8203fa0:	68a3      	ldr	r3, [r4, #8]
 8203fa2:	1b9b      	subs	r3, r3, r6
 8203fa4:	60a3      	str	r3, [r4, #8]
 8203fa6:	6823      	ldr	r3, [r4, #0]
 8203fa8:	4433      	add	r3, r6
 8203faa:	6023      	str	r3, [r4, #0]
 8203fac:	2000      	movs	r0, #0
 8203fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8203fb2:	462a      	mov	r2, r5
 8203fb4:	f000 fb48 	bl	8204648 <_realloc_r>
 8203fb8:	4606      	mov	r6, r0
 8203fba:	2800      	cmp	r0, #0
 8203fbc:	d1e0      	bne.n	8203f80 <__ssputs_r+0x5c>
 8203fbe:	6921      	ldr	r1, [r4, #16]
 8203fc0:	4650      	mov	r0, sl
 8203fc2:	f000 fba7 	bl	8204714 <_free_r>
 8203fc6:	230c      	movs	r3, #12
 8203fc8:	f8ca 3000 	str.w	r3, [sl]
 8203fcc:	89a3      	ldrh	r3, [r4, #12]
 8203fce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8203fd2:	81a3      	strh	r3, [r4, #12]
 8203fd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8203fd8:	e7e9      	b.n	8203fae <__ssputs_r+0x8a>
	...

08203fdc <_svfiprintf_r>:
 8203fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8203fe0:	4698      	mov	r8, r3
 8203fe2:	898b      	ldrh	r3, [r1, #12]
 8203fe4:	061b      	lsls	r3, r3, #24
 8203fe6:	b09d      	sub	sp, #116	@ 0x74
 8203fe8:	4607      	mov	r7, r0
 8203fea:	460d      	mov	r5, r1
 8203fec:	4614      	mov	r4, r2
 8203fee:	d510      	bpl.n	8204012 <_svfiprintf_r+0x36>
 8203ff0:	690b      	ldr	r3, [r1, #16]
 8203ff2:	b973      	cbnz	r3, 8204012 <_svfiprintf_r+0x36>
 8203ff4:	2140      	movs	r1, #64	@ 0x40
 8203ff6:	f000 f90f 	bl	8204218 <_malloc_r>
 8203ffa:	6028      	str	r0, [r5, #0]
 8203ffc:	6128      	str	r0, [r5, #16]
 8203ffe:	b930      	cbnz	r0, 820400e <_svfiprintf_r+0x32>
 8204000:	230c      	movs	r3, #12
 8204002:	603b      	str	r3, [r7, #0]
 8204004:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8204008:	b01d      	add	sp, #116	@ 0x74
 820400a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 820400e:	2340      	movs	r3, #64	@ 0x40
 8204010:	616b      	str	r3, [r5, #20]
 8204012:	2300      	movs	r3, #0
 8204014:	9309      	str	r3, [sp, #36]	@ 0x24
 8204016:	2320      	movs	r3, #32
 8204018:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 820401c:	f8cd 800c 	str.w	r8, [sp, #12]
 8204020:	2330      	movs	r3, #48	@ 0x30
 8204022:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 82041c0 <_svfiprintf_r+0x1e4>
 8204026:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 820402a:	f04f 0901 	mov.w	r9, #1
 820402e:	4623      	mov	r3, r4
 8204030:	469a      	mov	sl, r3
 8204032:	f813 2b01 	ldrb.w	r2, [r3], #1
 8204036:	b10a      	cbz	r2, 820403c <_svfiprintf_r+0x60>
 8204038:	2a25      	cmp	r2, #37	@ 0x25
 820403a:	d1f9      	bne.n	8204030 <_svfiprintf_r+0x54>
 820403c:	ebba 0b04 	subs.w	fp, sl, r4
 8204040:	d00b      	beq.n	820405a <_svfiprintf_r+0x7e>
 8204042:	465b      	mov	r3, fp
 8204044:	4622      	mov	r2, r4
 8204046:	4629      	mov	r1, r5
 8204048:	4638      	mov	r0, r7
 820404a:	f7ff ff6b 	bl	8203f24 <__ssputs_r>
 820404e:	3001      	adds	r0, #1
 8204050:	f000 80a7 	beq.w	82041a2 <_svfiprintf_r+0x1c6>
 8204054:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8204056:	445a      	add	r2, fp
 8204058:	9209      	str	r2, [sp, #36]	@ 0x24
 820405a:	f89a 3000 	ldrb.w	r3, [sl]
 820405e:	2b00      	cmp	r3, #0
 8204060:	f000 809f 	beq.w	82041a2 <_svfiprintf_r+0x1c6>
 8204064:	2300      	movs	r3, #0
 8204066:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 820406a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 820406e:	f10a 0a01 	add.w	sl, sl, #1
 8204072:	9304      	str	r3, [sp, #16]
 8204074:	9307      	str	r3, [sp, #28]
 8204076:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 820407a:	931a      	str	r3, [sp, #104]	@ 0x68
 820407c:	4654      	mov	r4, sl
 820407e:	2205      	movs	r2, #5
 8204080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8204084:	484e      	ldr	r0, [pc, #312]	@ (82041c0 <_svfiprintf_r+0x1e4>)
 8204086:	f7fc f933 	bl	82002f0 <memchr>
 820408a:	9a04      	ldr	r2, [sp, #16]
 820408c:	b9d8      	cbnz	r0, 82040c6 <_svfiprintf_r+0xea>
 820408e:	06d0      	lsls	r0, r2, #27
 8204090:	bf44      	itt	mi
 8204092:	2320      	movmi	r3, #32
 8204094:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8204098:	0711      	lsls	r1, r2, #28
 820409a:	bf44      	itt	mi
 820409c:	232b      	movmi	r3, #43	@ 0x2b
 820409e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 82040a2:	f89a 3000 	ldrb.w	r3, [sl]
 82040a6:	2b2a      	cmp	r3, #42	@ 0x2a
 82040a8:	d015      	beq.n	82040d6 <_svfiprintf_r+0xfa>
 82040aa:	9a07      	ldr	r2, [sp, #28]
 82040ac:	4654      	mov	r4, sl
 82040ae:	2000      	movs	r0, #0
 82040b0:	f04f 0c0a 	mov.w	ip, #10
 82040b4:	4621      	mov	r1, r4
 82040b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 82040ba:	3b30      	subs	r3, #48	@ 0x30
 82040bc:	2b09      	cmp	r3, #9
 82040be:	d94b      	bls.n	8204158 <_svfiprintf_r+0x17c>
 82040c0:	b1b0      	cbz	r0, 82040f0 <_svfiprintf_r+0x114>
 82040c2:	9207      	str	r2, [sp, #28]
 82040c4:	e014      	b.n	82040f0 <_svfiprintf_r+0x114>
 82040c6:	eba0 0308 	sub.w	r3, r0, r8
 82040ca:	fa09 f303 	lsl.w	r3, r9, r3
 82040ce:	4313      	orrs	r3, r2
 82040d0:	9304      	str	r3, [sp, #16]
 82040d2:	46a2      	mov	sl, r4
 82040d4:	e7d2      	b.n	820407c <_svfiprintf_r+0xa0>
 82040d6:	9b03      	ldr	r3, [sp, #12]
 82040d8:	1d19      	adds	r1, r3, #4
 82040da:	681b      	ldr	r3, [r3, #0]
 82040dc:	9103      	str	r1, [sp, #12]
 82040de:	2b00      	cmp	r3, #0
 82040e0:	bfbb      	ittet	lt
 82040e2:	425b      	neglt	r3, r3
 82040e4:	f042 0202 	orrlt.w	r2, r2, #2
 82040e8:	9307      	strge	r3, [sp, #28]
 82040ea:	9307      	strlt	r3, [sp, #28]
 82040ec:	bfb8      	it	lt
 82040ee:	9204      	strlt	r2, [sp, #16]
 82040f0:	7823      	ldrb	r3, [r4, #0]
 82040f2:	2b2e      	cmp	r3, #46	@ 0x2e
 82040f4:	d10a      	bne.n	820410c <_svfiprintf_r+0x130>
 82040f6:	7863      	ldrb	r3, [r4, #1]
 82040f8:	2b2a      	cmp	r3, #42	@ 0x2a
 82040fa:	d132      	bne.n	8204162 <_svfiprintf_r+0x186>
 82040fc:	9b03      	ldr	r3, [sp, #12]
 82040fe:	1d1a      	adds	r2, r3, #4
 8204100:	681b      	ldr	r3, [r3, #0]
 8204102:	9203      	str	r2, [sp, #12]
 8204104:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8204108:	3402      	adds	r4, #2
 820410a:	9305      	str	r3, [sp, #20]
 820410c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 82041d0 <_svfiprintf_r+0x1f4>
 8204110:	7821      	ldrb	r1, [r4, #0]
 8204112:	2203      	movs	r2, #3
 8204114:	4650      	mov	r0, sl
 8204116:	f7fc f8eb 	bl	82002f0 <memchr>
 820411a:	b138      	cbz	r0, 820412c <_svfiprintf_r+0x150>
 820411c:	9b04      	ldr	r3, [sp, #16]
 820411e:	eba0 000a 	sub.w	r0, r0, sl
 8204122:	2240      	movs	r2, #64	@ 0x40
 8204124:	4082      	lsls	r2, r0
 8204126:	4313      	orrs	r3, r2
 8204128:	3401      	adds	r4, #1
 820412a:	9304      	str	r3, [sp, #16]
 820412c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8204130:	4824      	ldr	r0, [pc, #144]	@ (82041c4 <_svfiprintf_r+0x1e8>)
 8204132:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8204136:	2206      	movs	r2, #6
 8204138:	f7fc f8da 	bl	82002f0 <memchr>
 820413c:	2800      	cmp	r0, #0
 820413e:	d036      	beq.n	82041ae <_svfiprintf_r+0x1d2>
 8204140:	4b21      	ldr	r3, [pc, #132]	@ (82041c8 <_svfiprintf_r+0x1ec>)
 8204142:	bb1b      	cbnz	r3, 820418c <_svfiprintf_r+0x1b0>
 8204144:	9b03      	ldr	r3, [sp, #12]
 8204146:	3307      	adds	r3, #7
 8204148:	f023 0307 	bic.w	r3, r3, #7
 820414c:	3308      	adds	r3, #8
 820414e:	9303      	str	r3, [sp, #12]
 8204150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8204152:	4433      	add	r3, r6
 8204154:	9309      	str	r3, [sp, #36]	@ 0x24
 8204156:	e76a      	b.n	820402e <_svfiprintf_r+0x52>
 8204158:	fb0c 3202 	mla	r2, ip, r2, r3
 820415c:	460c      	mov	r4, r1
 820415e:	2001      	movs	r0, #1
 8204160:	e7a8      	b.n	82040b4 <_svfiprintf_r+0xd8>
 8204162:	2300      	movs	r3, #0
 8204164:	3401      	adds	r4, #1
 8204166:	9305      	str	r3, [sp, #20]
 8204168:	4619      	mov	r1, r3
 820416a:	f04f 0c0a 	mov.w	ip, #10
 820416e:	4620      	mov	r0, r4
 8204170:	f810 2b01 	ldrb.w	r2, [r0], #1
 8204174:	3a30      	subs	r2, #48	@ 0x30
 8204176:	2a09      	cmp	r2, #9
 8204178:	d903      	bls.n	8204182 <_svfiprintf_r+0x1a6>
 820417a:	2b00      	cmp	r3, #0
 820417c:	d0c6      	beq.n	820410c <_svfiprintf_r+0x130>
 820417e:	9105      	str	r1, [sp, #20]
 8204180:	e7c4      	b.n	820410c <_svfiprintf_r+0x130>
 8204182:	fb0c 2101 	mla	r1, ip, r1, r2
 8204186:	4604      	mov	r4, r0
 8204188:	2301      	movs	r3, #1
 820418a:	e7f0      	b.n	820416e <_svfiprintf_r+0x192>
 820418c:	ab03      	add	r3, sp, #12
 820418e:	9300      	str	r3, [sp, #0]
 8204190:	462a      	mov	r2, r5
 8204192:	4b0e      	ldr	r3, [pc, #56]	@ (82041cc <_svfiprintf_r+0x1f0>)
 8204194:	a904      	add	r1, sp, #16
 8204196:	4638      	mov	r0, r7
 8204198:	f3af 8000 	nop.w
 820419c:	1c42      	adds	r2, r0, #1
 820419e:	4606      	mov	r6, r0
 82041a0:	d1d6      	bne.n	8204150 <_svfiprintf_r+0x174>
 82041a2:	89ab      	ldrh	r3, [r5, #12]
 82041a4:	065b      	lsls	r3, r3, #25
 82041a6:	f53f af2d 	bmi.w	8204004 <_svfiprintf_r+0x28>
 82041aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 82041ac:	e72c      	b.n	8204008 <_svfiprintf_r+0x2c>
 82041ae:	ab03      	add	r3, sp, #12
 82041b0:	9300      	str	r3, [sp, #0]
 82041b2:	462a      	mov	r2, r5
 82041b4:	4b05      	ldr	r3, [pc, #20]	@ (82041cc <_svfiprintf_r+0x1f0>)
 82041b6:	a904      	add	r1, sp, #16
 82041b8:	4638      	mov	r0, r7
 82041ba:	f000 f91b 	bl	82043f4 <_printf_i>
 82041be:	e7ed      	b.n	820419c <_svfiprintf_r+0x1c0>
 82041c0:	08204820 	.word	0x08204820
 82041c4:	0820482a 	.word	0x0820482a
 82041c8:	00000000 	.word	0x00000000
 82041cc:	08203f25 	.word	0x08203f25
 82041d0:	08204826 	.word	0x08204826

082041d4 <sbrk_aligned>:
 82041d4:	b570      	push	{r4, r5, r6, lr}
 82041d6:	4e0f      	ldr	r6, [pc, #60]	@ (8204214 <sbrk_aligned+0x40>)
 82041d8:	460c      	mov	r4, r1
 82041da:	6831      	ldr	r1, [r6, #0]
 82041dc:	4605      	mov	r5, r0
 82041de:	b911      	cbnz	r1, 82041e6 <sbrk_aligned+0x12>
 82041e0:	f000 fa7a 	bl	82046d8 <_sbrk_r>
 82041e4:	6030      	str	r0, [r6, #0]
 82041e6:	4621      	mov	r1, r4
 82041e8:	4628      	mov	r0, r5
 82041ea:	f000 fa75 	bl	82046d8 <_sbrk_r>
 82041ee:	1c43      	adds	r3, r0, #1
 82041f0:	d103      	bne.n	82041fa <sbrk_aligned+0x26>
 82041f2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 82041f6:	4620      	mov	r0, r4
 82041f8:	bd70      	pop	{r4, r5, r6, pc}
 82041fa:	1cc4      	adds	r4, r0, #3
 82041fc:	f024 0403 	bic.w	r4, r4, #3
 8204200:	42a0      	cmp	r0, r4
 8204202:	d0f8      	beq.n	82041f6 <sbrk_aligned+0x22>
 8204204:	1a21      	subs	r1, r4, r0
 8204206:	4628      	mov	r0, r5
 8204208:	f000 fa66 	bl	82046d8 <_sbrk_r>
 820420c:	3001      	adds	r0, #1
 820420e:	d1f2      	bne.n	82041f6 <sbrk_aligned+0x22>
 8204210:	e7ef      	b.n	82041f2 <sbrk_aligned+0x1e>
 8204212:	bf00      	nop
 8204214:	2400031c 	.word	0x2400031c

08204218 <_malloc_r>:
 8204218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 820421c:	1ccd      	adds	r5, r1, #3
 820421e:	f025 0503 	bic.w	r5, r5, #3
 8204222:	3508      	adds	r5, #8
 8204224:	2d0c      	cmp	r5, #12
 8204226:	bf38      	it	cc
 8204228:	250c      	movcc	r5, #12
 820422a:	2d00      	cmp	r5, #0
 820422c:	4606      	mov	r6, r0
 820422e:	db01      	blt.n	8204234 <_malloc_r+0x1c>
 8204230:	42a9      	cmp	r1, r5
 8204232:	d904      	bls.n	820423e <_malloc_r+0x26>
 8204234:	230c      	movs	r3, #12
 8204236:	6033      	str	r3, [r6, #0]
 8204238:	2000      	movs	r0, #0
 820423a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 820423e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8204314 <_malloc_r+0xfc>
 8204242:	f000 f9f5 	bl	8204630 <__malloc_lock>
 8204246:	f8d8 3000 	ldr.w	r3, [r8]
 820424a:	461c      	mov	r4, r3
 820424c:	bb44      	cbnz	r4, 82042a0 <_malloc_r+0x88>
 820424e:	4629      	mov	r1, r5
 8204250:	4630      	mov	r0, r6
 8204252:	f7ff ffbf 	bl	82041d4 <sbrk_aligned>
 8204256:	1c43      	adds	r3, r0, #1
 8204258:	4604      	mov	r4, r0
 820425a:	d158      	bne.n	820430e <_malloc_r+0xf6>
 820425c:	f8d8 4000 	ldr.w	r4, [r8]
 8204260:	4627      	mov	r7, r4
 8204262:	2f00      	cmp	r7, #0
 8204264:	d143      	bne.n	82042ee <_malloc_r+0xd6>
 8204266:	2c00      	cmp	r4, #0
 8204268:	d04b      	beq.n	8204302 <_malloc_r+0xea>
 820426a:	6823      	ldr	r3, [r4, #0]
 820426c:	4639      	mov	r1, r7
 820426e:	4630      	mov	r0, r6
 8204270:	eb04 0903 	add.w	r9, r4, r3
 8204274:	f000 fa30 	bl	82046d8 <_sbrk_r>
 8204278:	4581      	cmp	r9, r0
 820427a:	d142      	bne.n	8204302 <_malloc_r+0xea>
 820427c:	6821      	ldr	r1, [r4, #0]
 820427e:	1a6d      	subs	r5, r5, r1
 8204280:	4629      	mov	r1, r5
 8204282:	4630      	mov	r0, r6
 8204284:	f7ff ffa6 	bl	82041d4 <sbrk_aligned>
 8204288:	3001      	adds	r0, #1
 820428a:	d03a      	beq.n	8204302 <_malloc_r+0xea>
 820428c:	6823      	ldr	r3, [r4, #0]
 820428e:	442b      	add	r3, r5
 8204290:	6023      	str	r3, [r4, #0]
 8204292:	f8d8 3000 	ldr.w	r3, [r8]
 8204296:	685a      	ldr	r2, [r3, #4]
 8204298:	bb62      	cbnz	r2, 82042f4 <_malloc_r+0xdc>
 820429a:	f8c8 7000 	str.w	r7, [r8]
 820429e:	e00f      	b.n	82042c0 <_malloc_r+0xa8>
 82042a0:	6822      	ldr	r2, [r4, #0]
 82042a2:	1b52      	subs	r2, r2, r5
 82042a4:	d420      	bmi.n	82042e8 <_malloc_r+0xd0>
 82042a6:	2a0b      	cmp	r2, #11
 82042a8:	d917      	bls.n	82042da <_malloc_r+0xc2>
 82042aa:	1961      	adds	r1, r4, r5
 82042ac:	42a3      	cmp	r3, r4
 82042ae:	6025      	str	r5, [r4, #0]
 82042b0:	bf18      	it	ne
 82042b2:	6059      	strne	r1, [r3, #4]
 82042b4:	6863      	ldr	r3, [r4, #4]
 82042b6:	bf08      	it	eq
 82042b8:	f8c8 1000 	streq.w	r1, [r8]
 82042bc:	5162      	str	r2, [r4, r5]
 82042be:	604b      	str	r3, [r1, #4]
 82042c0:	4630      	mov	r0, r6
 82042c2:	f000 f9bb 	bl	820463c <__malloc_unlock>
 82042c6:	f104 000b 	add.w	r0, r4, #11
 82042ca:	1d23      	adds	r3, r4, #4
 82042cc:	f020 0007 	bic.w	r0, r0, #7
 82042d0:	1ac2      	subs	r2, r0, r3
 82042d2:	bf1c      	itt	ne
 82042d4:	1a1b      	subne	r3, r3, r0
 82042d6:	50a3      	strne	r3, [r4, r2]
 82042d8:	e7af      	b.n	820423a <_malloc_r+0x22>
 82042da:	6862      	ldr	r2, [r4, #4]
 82042dc:	42a3      	cmp	r3, r4
 82042de:	bf0c      	ite	eq
 82042e0:	f8c8 2000 	streq.w	r2, [r8]
 82042e4:	605a      	strne	r2, [r3, #4]
 82042e6:	e7eb      	b.n	82042c0 <_malloc_r+0xa8>
 82042e8:	4623      	mov	r3, r4
 82042ea:	6864      	ldr	r4, [r4, #4]
 82042ec:	e7ae      	b.n	820424c <_malloc_r+0x34>
 82042ee:	463c      	mov	r4, r7
 82042f0:	687f      	ldr	r7, [r7, #4]
 82042f2:	e7b6      	b.n	8204262 <_malloc_r+0x4a>
 82042f4:	461a      	mov	r2, r3
 82042f6:	685b      	ldr	r3, [r3, #4]
 82042f8:	42a3      	cmp	r3, r4
 82042fa:	d1fb      	bne.n	82042f4 <_malloc_r+0xdc>
 82042fc:	2300      	movs	r3, #0
 82042fe:	6053      	str	r3, [r2, #4]
 8204300:	e7de      	b.n	82042c0 <_malloc_r+0xa8>
 8204302:	230c      	movs	r3, #12
 8204304:	6033      	str	r3, [r6, #0]
 8204306:	4630      	mov	r0, r6
 8204308:	f000 f998 	bl	820463c <__malloc_unlock>
 820430c:	e794      	b.n	8204238 <_malloc_r+0x20>
 820430e:	6005      	str	r5, [r0, #0]
 8204310:	e7d6      	b.n	82042c0 <_malloc_r+0xa8>
 8204312:	bf00      	nop
 8204314:	24000320 	.word	0x24000320

08204318 <_printf_common>:
 8204318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 820431c:	4616      	mov	r6, r2
 820431e:	4698      	mov	r8, r3
 8204320:	688a      	ldr	r2, [r1, #8]
 8204322:	690b      	ldr	r3, [r1, #16]
 8204324:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8204328:	4293      	cmp	r3, r2
 820432a:	bfb8      	it	lt
 820432c:	4613      	movlt	r3, r2
 820432e:	6033      	str	r3, [r6, #0]
 8204330:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8204334:	4607      	mov	r7, r0
 8204336:	460c      	mov	r4, r1
 8204338:	b10a      	cbz	r2, 820433e <_printf_common+0x26>
 820433a:	3301      	adds	r3, #1
 820433c:	6033      	str	r3, [r6, #0]
 820433e:	6823      	ldr	r3, [r4, #0]
 8204340:	0699      	lsls	r1, r3, #26
 8204342:	bf42      	ittt	mi
 8204344:	6833      	ldrmi	r3, [r6, #0]
 8204346:	3302      	addmi	r3, #2
 8204348:	6033      	strmi	r3, [r6, #0]
 820434a:	6825      	ldr	r5, [r4, #0]
 820434c:	f015 0506 	ands.w	r5, r5, #6
 8204350:	d106      	bne.n	8204360 <_printf_common+0x48>
 8204352:	f104 0a19 	add.w	sl, r4, #25
 8204356:	68e3      	ldr	r3, [r4, #12]
 8204358:	6832      	ldr	r2, [r6, #0]
 820435a:	1a9b      	subs	r3, r3, r2
 820435c:	42ab      	cmp	r3, r5
 820435e:	dc26      	bgt.n	82043ae <_printf_common+0x96>
 8204360:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8204364:	6822      	ldr	r2, [r4, #0]
 8204366:	3b00      	subs	r3, #0
 8204368:	bf18      	it	ne
 820436a:	2301      	movne	r3, #1
 820436c:	0692      	lsls	r2, r2, #26
 820436e:	d42b      	bmi.n	82043c8 <_printf_common+0xb0>
 8204370:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8204374:	4641      	mov	r1, r8
 8204376:	4638      	mov	r0, r7
 8204378:	47c8      	blx	r9
 820437a:	3001      	adds	r0, #1
 820437c:	d01e      	beq.n	82043bc <_printf_common+0xa4>
 820437e:	6823      	ldr	r3, [r4, #0]
 8204380:	6922      	ldr	r2, [r4, #16]
 8204382:	f003 0306 	and.w	r3, r3, #6
 8204386:	2b04      	cmp	r3, #4
 8204388:	bf02      	ittt	eq
 820438a:	68e5      	ldreq	r5, [r4, #12]
 820438c:	6833      	ldreq	r3, [r6, #0]
 820438e:	1aed      	subeq	r5, r5, r3
 8204390:	68a3      	ldr	r3, [r4, #8]
 8204392:	bf0c      	ite	eq
 8204394:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8204398:	2500      	movne	r5, #0
 820439a:	4293      	cmp	r3, r2
 820439c:	bfc4      	itt	gt
 820439e:	1a9b      	subgt	r3, r3, r2
 82043a0:	18ed      	addgt	r5, r5, r3
 82043a2:	2600      	movs	r6, #0
 82043a4:	341a      	adds	r4, #26
 82043a6:	42b5      	cmp	r5, r6
 82043a8:	d11a      	bne.n	82043e0 <_printf_common+0xc8>
 82043aa:	2000      	movs	r0, #0
 82043ac:	e008      	b.n	82043c0 <_printf_common+0xa8>
 82043ae:	2301      	movs	r3, #1
 82043b0:	4652      	mov	r2, sl
 82043b2:	4641      	mov	r1, r8
 82043b4:	4638      	mov	r0, r7
 82043b6:	47c8      	blx	r9
 82043b8:	3001      	adds	r0, #1
 82043ba:	d103      	bne.n	82043c4 <_printf_common+0xac>
 82043bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 82043c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 82043c4:	3501      	adds	r5, #1
 82043c6:	e7c6      	b.n	8204356 <_printf_common+0x3e>
 82043c8:	18e1      	adds	r1, r4, r3
 82043ca:	1c5a      	adds	r2, r3, #1
 82043cc:	2030      	movs	r0, #48	@ 0x30
 82043ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 82043d2:	4422      	add	r2, r4
 82043d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 82043d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 82043dc:	3302      	adds	r3, #2
 82043de:	e7c7      	b.n	8204370 <_printf_common+0x58>
 82043e0:	2301      	movs	r3, #1
 82043e2:	4622      	mov	r2, r4
 82043e4:	4641      	mov	r1, r8
 82043e6:	4638      	mov	r0, r7
 82043e8:	47c8      	blx	r9
 82043ea:	3001      	adds	r0, #1
 82043ec:	d0e6      	beq.n	82043bc <_printf_common+0xa4>
 82043ee:	3601      	adds	r6, #1
 82043f0:	e7d9      	b.n	82043a6 <_printf_common+0x8e>
	...

082043f4 <_printf_i>:
 82043f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 82043f8:	7e0f      	ldrb	r7, [r1, #24]
 82043fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 82043fc:	2f78      	cmp	r7, #120	@ 0x78
 82043fe:	4691      	mov	r9, r2
 8204400:	4680      	mov	r8, r0
 8204402:	460c      	mov	r4, r1
 8204404:	469a      	mov	sl, r3
 8204406:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 820440a:	d807      	bhi.n	820441c <_printf_i+0x28>
 820440c:	2f62      	cmp	r7, #98	@ 0x62
 820440e:	d80a      	bhi.n	8204426 <_printf_i+0x32>
 8204410:	2f00      	cmp	r7, #0
 8204412:	f000 80d1 	beq.w	82045b8 <_printf_i+0x1c4>
 8204416:	2f58      	cmp	r7, #88	@ 0x58
 8204418:	f000 80b8 	beq.w	820458c <_printf_i+0x198>
 820441c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8204420:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8204424:	e03a      	b.n	820449c <_printf_i+0xa8>
 8204426:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 820442a:	2b15      	cmp	r3, #21
 820442c:	d8f6      	bhi.n	820441c <_printf_i+0x28>
 820442e:	a101      	add	r1, pc, #4	@ (adr r1, 8204434 <_printf_i+0x40>)
 8204430:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8204434:	0820448d 	.word	0x0820448d
 8204438:	082044a1 	.word	0x082044a1
 820443c:	0820441d 	.word	0x0820441d
 8204440:	0820441d 	.word	0x0820441d
 8204444:	0820441d 	.word	0x0820441d
 8204448:	0820441d 	.word	0x0820441d
 820444c:	082044a1 	.word	0x082044a1
 8204450:	0820441d 	.word	0x0820441d
 8204454:	0820441d 	.word	0x0820441d
 8204458:	0820441d 	.word	0x0820441d
 820445c:	0820441d 	.word	0x0820441d
 8204460:	0820459f 	.word	0x0820459f
 8204464:	082044cb 	.word	0x082044cb
 8204468:	08204559 	.word	0x08204559
 820446c:	0820441d 	.word	0x0820441d
 8204470:	0820441d 	.word	0x0820441d
 8204474:	082045c1 	.word	0x082045c1
 8204478:	0820441d 	.word	0x0820441d
 820447c:	082044cb 	.word	0x082044cb
 8204480:	0820441d 	.word	0x0820441d
 8204484:	0820441d 	.word	0x0820441d
 8204488:	08204561 	.word	0x08204561
 820448c:	6833      	ldr	r3, [r6, #0]
 820448e:	1d1a      	adds	r2, r3, #4
 8204490:	681b      	ldr	r3, [r3, #0]
 8204492:	6032      	str	r2, [r6, #0]
 8204494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8204498:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 820449c:	2301      	movs	r3, #1
 820449e:	e09c      	b.n	82045da <_printf_i+0x1e6>
 82044a0:	6833      	ldr	r3, [r6, #0]
 82044a2:	6820      	ldr	r0, [r4, #0]
 82044a4:	1d19      	adds	r1, r3, #4
 82044a6:	6031      	str	r1, [r6, #0]
 82044a8:	0606      	lsls	r6, r0, #24
 82044aa:	d501      	bpl.n	82044b0 <_printf_i+0xbc>
 82044ac:	681d      	ldr	r5, [r3, #0]
 82044ae:	e003      	b.n	82044b8 <_printf_i+0xc4>
 82044b0:	0645      	lsls	r5, r0, #25
 82044b2:	d5fb      	bpl.n	82044ac <_printf_i+0xb8>
 82044b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 82044b8:	2d00      	cmp	r5, #0
 82044ba:	da03      	bge.n	82044c4 <_printf_i+0xd0>
 82044bc:	232d      	movs	r3, #45	@ 0x2d
 82044be:	426d      	negs	r5, r5
 82044c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 82044c4:	4858      	ldr	r0, [pc, #352]	@ (8204628 <_printf_i+0x234>)
 82044c6:	230a      	movs	r3, #10
 82044c8:	e011      	b.n	82044ee <_printf_i+0xfa>
 82044ca:	6821      	ldr	r1, [r4, #0]
 82044cc:	6833      	ldr	r3, [r6, #0]
 82044ce:	0608      	lsls	r0, r1, #24
 82044d0:	f853 5b04 	ldr.w	r5, [r3], #4
 82044d4:	d402      	bmi.n	82044dc <_printf_i+0xe8>
 82044d6:	0649      	lsls	r1, r1, #25
 82044d8:	bf48      	it	mi
 82044da:	b2ad      	uxthmi	r5, r5
 82044dc:	2f6f      	cmp	r7, #111	@ 0x6f
 82044de:	4852      	ldr	r0, [pc, #328]	@ (8204628 <_printf_i+0x234>)
 82044e0:	6033      	str	r3, [r6, #0]
 82044e2:	bf14      	ite	ne
 82044e4:	230a      	movne	r3, #10
 82044e6:	2308      	moveq	r3, #8
 82044e8:	2100      	movs	r1, #0
 82044ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 82044ee:	6866      	ldr	r6, [r4, #4]
 82044f0:	60a6      	str	r6, [r4, #8]
 82044f2:	2e00      	cmp	r6, #0
 82044f4:	db05      	blt.n	8204502 <_printf_i+0x10e>
 82044f6:	6821      	ldr	r1, [r4, #0]
 82044f8:	432e      	orrs	r6, r5
 82044fa:	f021 0104 	bic.w	r1, r1, #4
 82044fe:	6021      	str	r1, [r4, #0]
 8204500:	d04b      	beq.n	820459a <_printf_i+0x1a6>
 8204502:	4616      	mov	r6, r2
 8204504:	fbb5 f1f3 	udiv	r1, r5, r3
 8204508:	fb03 5711 	mls	r7, r3, r1, r5
 820450c:	5dc7      	ldrb	r7, [r0, r7]
 820450e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8204512:	462f      	mov	r7, r5
 8204514:	42bb      	cmp	r3, r7
 8204516:	460d      	mov	r5, r1
 8204518:	d9f4      	bls.n	8204504 <_printf_i+0x110>
 820451a:	2b08      	cmp	r3, #8
 820451c:	d10b      	bne.n	8204536 <_printf_i+0x142>
 820451e:	6823      	ldr	r3, [r4, #0]
 8204520:	07df      	lsls	r7, r3, #31
 8204522:	d508      	bpl.n	8204536 <_printf_i+0x142>
 8204524:	6923      	ldr	r3, [r4, #16]
 8204526:	6861      	ldr	r1, [r4, #4]
 8204528:	4299      	cmp	r1, r3
 820452a:	bfde      	ittt	le
 820452c:	2330      	movle	r3, #48	@ 0x30
 820452e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8204532:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8204536:	1b92      	subs	r2, r2, r6
 8204538:	6122      	str	r2, [r4, #16]
 820453a:	f8cd a000 	str.w	sl, [sp]
 820453e:	464b      	mov	r3, r9
 8204540:	aa03      	add	r2, sp, #12
 8204542:	4621      	mov	r1, r4
 8204544:	4640      	mov	r0, r8
 8204546:	f7ff fee7 	bl	8204318 <_printf_common>
 820454a:	3001      	adds	r0, #1
 820454c:	d14a      	bne.n	82045e4 <_printf_i+0x1f0>
 820454e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8204552:	b004      	add	sp, #16
 8204554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8204558:	6823      	ldr	r3, [r4, #0]
 820455a:	f043 0320 	orr.w	r3, r3, #32
 820455e:	6023      	str	r3, [r4, #0]
 8204560:	4832      	ldr	r0, [pc, #200]	@ (820462c <_printf_i+0x238>)
 8204562:	2778      	movs	r7, #120	@ 0x78
 8204564:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8204568:	6823      	ldr	r3, [r4, #0]
 820456a:	6831      	ldr	r1, [r6, #0]
 820456c:	061f      	lsls	r7, r3, #24
 820456e:	f851 5b04 	ldr.w	r5, [r1], #4
 8204572:	d402      	bmi.n	820457a <_printf_i+0x186>
 8204574:	065f      	lsls	r7, r3, #25
 8204576:	bf48      	it	mi
 8204578:	b2ad      	uxthmi	r5, r5
 820457a:	6031      	str	r1, [r6, #0]
 820457c:	07d9      	lsls	r1, r3, #31
 820457e:	bf44      	itt	mi
 8204580:	f043 0320 	orrmi.w	r3, r3, #32
 8204584:	6023      	strmi	r3, [r4, #0]
 8204586:	b11d      	cbz	r5, 8204590 <_printf_i+0x19c>
 8204588:	2310      	movs	r3, #16
 820458a:	e7ad      	b.n	82044e8 <_printf_i+0xf4>
 820458c:	4826      	ldr	r0, [pc, #152]	@ (8204628 <_printf_i+0x234>)
 820458e:	e7e9      	b.n	8204564 <_printf_i+0x170>
 8204590:	6823      	ldr	r3, [r4, #0]
 8204592:	f023 0320 	bic.w	r3, r3, #32
 8204596:	6023      	str	r3, [r4, #0]
 8204598:	e7f6      	b.n	8204588 <_printf_i+0x194>
 820459a:	4616      	mov	r6, r2
 820459c:	e7bd      	b.n	820451a <_printf_i+0x126>
 820459e:	6833      	ldr	r3, [r6, #0]
 82045a0:	6825      	ldr	r5, [r4, #0]
 82045a2:	6961      	ldr	r1, [r4, #20]
 82045a4:	1d18      	adds	r0, r3, #4
 82045a6:	6030      	str	r0, [r6, #0]
 82045a8:	062e      	lsls	r6, r5, #24
 82045aa:	681b      	ldr	r3, [r3, #0]
 82045ac:	d501      	bpl.n	82045b2 <_printf_i+0x1be>
 82045ae:	6019      	str	r1, [r3, #0]
 82045b0:	e002      	b.n	82045b8 <_printf_i+0x1c4>
 82045b2:	0668      	lsls	r0, r5, #25
 82045b4:	d5fb      	bpl.n	82045ae <_printf_i+0x1ba>
 82045b6:	8019      	strh	r1, [r3, #0]
 82045b8:	2300      	movs	r3, #0
 82045ba:	6123      	str	r3, [r4, #16]
 82045bc:	4616      	mov	r6, r2
 82045be:	e7bc      	b.n	820453a <_printf_i+0x146>
 82045c0:	6833      	ldr	r3, [r6, #0]
 82045c2:	1d1a      	adds	r2, r3, #4
 82045c4:	6032      	str	r2, [r6, #0]
 82045c6:	681e      	ldr	r6, [r3, #0]
 82045c8:	6862      	ldr	r2, [r4, #4]
 82045ca:	2100      	movs	r1, #0
 82045cc:	4630      	mov	r0, r6
 82045ce:	f7fb fe8f 	bl	82002f0 <memchr>
 82045d2:	b108      	cbz	r0, 82045d8 <_printf_i+0x1e4>
 82045d4:	1b80      	subs	r0, r0, r6
 82045d6:	6060      	str	r0, [r4, #4]
 82045d8:	6863      	ldr	r3, [r4, #4]
 82045da:	6123      	str	r3, [r4, #16]
 82045dc:	2300      	movs	r3, #0
 82045de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 82045e2:	e7aa      	b.n	820453a <_printf_i+0x146>
 82045e4:	6923      	ldr	r3, [r4, #16]
 82045e6:	4632      	mov	r2, r6
 82045e8:	4649      	mov	r1, r9
 82045ea:	4640      	mov	r0, r8
 82045ec:	47d0      	blx	sl
 82045ee:	3001      	adds	r0, #1
 82045f0:	d0ad      	beq.n	820454e <_printf_i+0x15a>
 82045f2:	6823      	ldr	r3, [r4, #0]
 82045f4:	079b      	lsls	r3, r3, #30
 82045f6:	d413      	bmi.n	8204620 <_printf_i+0x22c>
 82045f8:	68e0      	ldr	r0, [r4, #12]
 82045fa:	9b03      	ldr	r3, [sp, #12]
 82045fc:	4298      	cmp	r0, r3
 82045fe:	bfb8      	it	lt
 8204600:	4618      	movlt	r0, r3
 8204602:	e7a6      	b.n	8204552 <_printf_i+0x15e>
 8204604:	2301      	movs	r3, #1
 8204606:	4632      	mov	r2, r6
 8204608:	4649      	mov	r1, r9
 820460a:	4640      	mov	r0, r8
 820460c:	47d0      	blx	sl
 820460e:	3001      	adds	r0, #1
 8204610:	d09d      	beq.n	820454e <_printf_i+0x15a>
 8204612:	3501      	adds	r5, #1
 8204614:	68e3      	ldr	r3, [r4, #12]
 8204616:	9903      	ldr	r1, [sp, #12]
 8204618:	1a5b      	subs	r3, r3, r1
 820461a:	42ab      	cmp	r3, r5
 820461c:	dcf2      	bgt.n	8204604 <_printf_i+0x210>
 820461e:	e7eb      	b.n	82045f8 <_printf_i+0x204>
 8204620:	2500      	movs	r5, #0
 8204622:	f104 0619 	add.w	r6, r4, #25
 8204626:	e7f5      	b.n	8204614 <_printf_i+0x220>
 8204628:	08204831 	.word	0x08204831
 820462c:	08204842 	.word	0x08204842

08204630 <__malloc_lock>:
 8204630:	4801      	ldr	r0, [pc, #4]	@ (8204638 <__malloc_lock+0x8>)
 8204632:	f7ff bc75 	b.w	8203f20 <__retarget_lock_acquire_recursive>
 8204636:	bf00      	nop
 8204638:	24000318 	.word	0x24000318

0820463c <__malloc_unlock>:
 820463c:	4801      	ldr	r0, [pc, #4]	@ (8204644 <__malloc_unlock+0x8>)
 820463e:	f7ff bc70 	b.w	8203f22 <__retarget_lock_release_recursive>
 8204642:	bf00      	nop
 8204644:	24000318 	.word	0x24000318

08204648 <_realloc_r>:
 8204648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 820464c:	4607      	mov	r7, r0
 820464e:	4614      	mov	r4, r2
 8204650:	460d      	mov	r5, r1
 8204652:	b921      	cbnz	r1, 820465e <_realloc_r+0x16>
 8204654:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8204658:	4611      	mov	r1, r2
 820465a:	f7ff bddd 	b.w	8204218 <_malloc_r>
 820465e:	b92a      	cbnz	r2, 820466c <_realloc_r+0x24>
 8204660:	f000 f858 	bl	8204714 <_free_r>
 8204664:	4625      	mov	r5, r4
 8204666:	4628      	mov	r0, r5
 8204668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 820466c:	f000 f89c 	bl	82047a8 <_malloc_usable_size_r>
 8204670:	4284      	cmp	r4, r0
 8204672:	4606      	mov	r6, r0
 8204674:	d802      	bhi.n	820467c <_realloc_r+0x34>
 8204676:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 820467a:	d8f4      	bhi.n	8204666 <_realloc_r+0x1e>
 820467c:	4621      	mov	r1, r4
 820467e:	4638      	mov	r0, r7
 8204680:	f7ff fdca 	bl	8204218 <_malloc_r>
 8204684:	4680      	mov	r8, r0
 8204686:	b908      	cbnz	r0, 820468c <_realloc_r+0x44>
 8204688:	4645      	mov	r5, r8
 820468a:	e7ec      	b.n	8204666 <_realloc_r+0x1e>
 820468c:	42b4      	cmp	r4, r6
 820468e:	4622      	mov	r2, r4
 8204690:	4629      	mov	r1, r5
 8204692:	bf28      	it	cs
 8204694:	4632      	movcs	r2, r6
 8204696:	f000 f82f 	bl	82046f8 <memcpy>
 820469a:	4629      	mov	r1, r5
 820469c:	4638      	mov	r0, r7
 820469e:	f000 f839 	bl	8204714 <_free_r>
 82046a2:	e7f1      	b.n	8204688 <_realloc_r+0x40>

082046a4 <memmove>:
 82046a4:	4288      	cmp	r0, r1
 82046a6:	b510      	push	{r4, lr}
 82046a8:	eb01 0402 	add.w	r4, r1, r2
 82046ac:	d902      	bls.n	82046b4 <memmove+0x10>
 82046ae:	4284      	cmp	r4, r0
 82046b0:	4623      	mov	r3, r4
 82046b2:	d807      	bhi.n	82046c4 <memmove+0x20>
 82046b4:	1e43      	subs	r3, r0, #1
 82046b6:	42a1      	cmp	r1, r4
 82046b8:	d008      	beq.n	82046cc <memmove+0x28>
 82046ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 82046be:	f803 2f01 	strb.w	r2, [r3, #1]!
 82046c2:	e7f8      	b.n	82046b6 <memmove+0x12>
 82046c4:	4402      	add	r2, r0
 82046c6:	4601      	mov	r1, r0
 82046c8:	428a      	cmp	r2, r1
 82046ca:	d100      	bne.n	82046ce <memmove+0x2a>
 82046cc:	bd10      	pop	{r4, pc}
 82046ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 82046d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 82046d6:	e7f7      	b.n	82046c8 <memmove+0x24>

082046d8 <_sbrk_r>:
 82046d8:	b538      	push	{r3, r4, r5, lr}
 82046da:	4d06      	ldr	r5, [pc, #24]	@ (82046f4 <_sbrk_r+0x1c>)
 82046dc:	2300      	movs	r3, #0
 82046de:	4604      	mov	r4, r0
 82046e0:	4608      	mov	r0, r1
 82046e2:	602b      	str	r3, [r5, #0]
 82046e4:	f7fc f966 	bl	82009b4 <_sbrk>
 82046e8:	1c43      	adds	r3, r0, #1
 82046ea:	d102      	bne.n	82046f2 <_sbrk_r+0x1a>
 82046ec:	682b      	ldr	r3, [r5, #0]
 82046ee:	b103      	cbz	r3, 82046f2 <_sbrk_r+0x1a>
 82046f0:	6023      	str	r3, [r4, #0]
 82046f2:	bd38      	pop	{r3, r4, r5, pc}
 82046f4:	24000324 	.word	0x24000324

082046f8 <memcpy>:
 82046f8:	440a      	add	r2, r1
 82046fa:	4291      	cmp	r1, r2
 82046fc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8204700:	d100      	bne.n	8204704 <memcpy+0xc>
 8204702:	4770      	bx	lr
 8204704:	b510      	push	{r4, lr}
 8204706:	f811 4b01 	ldrb.w	r4, [r1], #1
 820470a:	f803 4f01 	strb.w	r4, [r3, #1]!
 820470e:	4291      	cmp	r1, r2
 8204710:	d1f9      	bne.n	8204706 <memcpy+0xe>
 8204712:	bd10      	pop	{r4, pc}

08204714 <_free_r>:
 8204714:	b538      	push	{r3, r4, r5, lr}
 8204716:	4605      	mov	r5, r0
 8204718:	2900      	cmp	r1, #0
 820471a:	d041      	beq.n	82047a0 <_free_r+0x8c>
 820471c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8204720:	1f0c      	subs	r4, r1, #4
 8204722:	2b00      	cmp	r3, #0
 8204724:	bfb8      	it	lt
 8204726:	18e4      	addlt	r4, r4, r3
 8204728:	f7ff ff82 	bl	8204630 <__malloc_lock>
 820472c:	4a1d      	ldr	r2, [pc, #116]	@ (82047a4 <_free_r+0x90>)
 820472e:	6813      	ldr	r3, [r2, #0]
 8204730:	b933      	cbnz	r3, 8204740 <_free_r+0x2c>
 8204732:	6063      	str	r3, [r4, #4]
 8204734:	6014      	str	r4, [r2, #0]
 8204736:	4628      	mov	r0, r5
 8204738:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 820473c:	f7ff bf7e 	b.w	820463c <__malloc_unlock>
 8204740:	42a3      	cmp	r3, r4
 8204742:	d908      	bls.n	8204756 <_free_r+0x42>
 8204744:	6820      	ldr	r0, [r4, #0]
 8204746:	1821      	adds	r1, r4, r0
 8204748:	428b      	cmp	r3, r1
 820474a:	bf01      	itttt	eq
 820474c:	6819      	ldreq	r1, [r3, #0]
 820474e:	685b      	ldreq	r3, [r3, #4]
 8204750:	1809      	addeq	r1, r1, r0
 8204752:	6021      	streq	r1, [r4, #0]
 8204754:	e7ed      	b.n	8204732 <_free_r+0x1e>
 8204756:	461a      	mov	r2, r3
 8204758:	685b      	ldr	r3, [r3, #4]
 820475a:	b10b      	cbz	r3, 8204760 <_free_r+0x4c>
 820475c:	42a3      	cmp	r3, r4
 820475e:	d9fa      	bls.n	8204756 <_free_r+0x42>
 8204760:	6811      	ldr	r1, [r2, #0]
 8204762:	1850      	adds	r0, r2, r1
 8204764:	42a0      	cmp	r0, r4
 8204766:	d10b      	bne.n	8204780 <_free_r+0x6c>
 8204768:	6820      	ldr	r0, [r4, #0]
 820476a:	4401      	add	r1, r0
 820476c:	1850      	adds	r0, r2, r1
 820476e:	4283      	cmp	r3, r0
 8204770:	6011      	str	r1, [r2, #0]
 8204772:	d1e0      	bne.n	8204736 <_free_r+0x22>
 8204774:	6818      	ldr	r0, [r3, #0]
 8204776:	685b      	ldr	r3, [r3, #4]
 8204778:	6053      	str	r3, [r2, #4]
 820477a:	4408      	add	r0, r1
 820477c:	6010      	str	r0, [r2, #0]
 820477e:	e7da      	b.n	8204736 <_free_r+0x22>
 8204780:	d902      	bls.n	8204788 <_free_r+0x74>
 8204782:	230c      	movs	r3, #12
 8204784:	602b      	str	r3, [r5, #0]
 8204786:	e7d6      	b.n	8204736 <_free_r+0x22>
 8204788:	6820      	ldr	r0, [r4, #0]
 820478a:	1821      	adds	r1, r4, r0
 820478c:	428b      	cmp	r3, r1
 820478e:	bf04      	itt	eq
 8204790:	6819      	ldreq	r1, [r3, #0]
 8204792:	685b      	ldreq	r3, [r3, #4]
 8204794:	6063      	str	r3, [r4, #4]
 8204796:	bf04      	itt	eq
 8204798:	1809      	addeq	r1, r1, r0
 820479a:	6021      	streq	r1, [r4, #0]
 820479c:	6054      	str	r4, [r2, #4]
 820479e:	e7ca      	b.n	8204736 <_free_r+0x22>
 82047a0:	bd38      	pop	{r3, r4, r5, pc}
 82047a2:	bf00      	nop
 82047a4:	24000320 	.word	0x24000320

082047a8 <_malloc_usable_size_r>:
 82047a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 82047ac:	1f18      	subs	r0, r3, #4
 82047ae:	2b00      	cmp	r3, #0
 82047b0:	bfbc      	itt	lt
 82047b2:	580b      	ldrlt	r3, [r1, r0]
 82047b4:	18c0      	addlt	r0, r0, r3
 82047b6:	4770      	bx	lr

082047b8 <_init>:
 82047b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 82047ba:	bf00      	nop
 82047bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 82047be:	bc08      	pop	{r3}
 82047c0:	469e      	mov	lr, r3
 82047c2:	4770      	bx	lr

082047c4 <_fini>:
 82047c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 82047c6:	bf00      	nop
 82047c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 82047ca:	bc08      	pop	{r3}
 82047cc:	469e      	mov	lr, r3
 82047ce:	4770      	bx	lr
