

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_3'
================================================================
* Date:           Tue Dec  6 21:01:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset" [clefia.c:121]   --->   Operation 7 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %rk_offset_read" [clefia.c:121]   --->   Operation 8 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 9 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.91ns)   --->   "%add_ln124 = add i8 %rk_offset_read, i8 1" [clefia.c:124]   --->   Operation 10 'add' 'add_ln124' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124" [clefia.c:124]   --->   Operation 11 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 12 'getelementptr' 'rk_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 13 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_26" [clefia.c:124]   --->   Operation 14 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%src_15_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_15_read" [clefia.c:121]   --->   Operation 15 'read' 'src_15_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%src_14_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_14_read" [clefia.c:121]   --->   Operation 16 'read' 'src_14_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%src_13_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_13_read" [clefia.c:121]   --->   Operation 17 'read' 'src_13_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%src_12_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_12_read" [clefia.c:121]   --->   Operation 18 'read' 'src_12_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%src_11_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_11_read" [clefia.c:121]   --->   Operation 19 'read' 'src_11_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%src_10_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_10_read" [clefia.c:121]   --->   Operation 20 'read' 'src_10_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%src_9_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_9_read" [clefia.c:121]   --->   Operation 21 'read' 'src_9_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%src_8_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %src_8_read" [clefia.c:121]   --->   Operation 22 'read' 'src_8_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 23 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln124_27 = add i8 %rk_offset_read, i8 2" [clefia.c:124]   --->   Operation 24 'add' 'add_ln124_27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln124_30 = zext i8 %add_ln124_27" [clefia.c:124]   --->   Operation 25 'zext' 'zext_ln124_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_30" [clefia.c:124]   --->   Operation 26 'getelementptr' 'rk_addr_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%rk_load_1 = load i8 %rk_addr_26" [clefia.c:124]   --->   Operation 27 'load' 'rk_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%add_ln124_28 = add i8 %rk_offset_read, i8 3" [clefia.c:124]   --->   Operation 28 'add' 'add_ln124_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln124_31 = zext i8 %add_ln124_28" [clefia.c:124]   --->   Operation 29 'zext' 'zext_ln124_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%rk_addr_28 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_31" [clefia.c:124]   --->   Operation 30 'getelementptr' 'rk_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_27" [clefia.c:124]   --->   Operation 31 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_28" [clefia.c:124]   --->   Operation 32 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 33 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_8_read_1" [clefia.c:124]   --->   Operation 33 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%xor_ln124_31 = xor i8 %rk_load_1, i8 %src_9_read_1" [clefia.c:124]   --->   Operation 34 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%rk_load_2 = load i8 %rk_addr_27" [clefia.c:124]   --->   Operation 35 'load' 'rk_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%rk_load_3 = load i8 %rk_addr_28" [clefia.c:124]   --->   Operation 36 'load' 'rk_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 37 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 38 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 39 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_31" [clefia.c:174]   --->   Operation 40 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 41 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 42 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln124_32 = xor i8 %rk_load_2, i8 %src_10_read_1" [clefia.c:124]   --->   Operation 43 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.99ns)   --->   "%xor_ln124_33 = xor i8 %rk_load_3, i8 %src_11_read_1" [clefia.c:124]   --->   Operation 44 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 45 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%z_1 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 46 'load' 'z_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_32" [clefia.c:175]   --->   Operation 47 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 48 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 49 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_33" [clefia.c:176]   --->   Operation 50 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 51 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 52 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_1, i32 7" [clefia.c:131]   --->   Operation 53 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_1, i8 14" [clefia.c:132]   --->   Operation 54 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_1" [clefia.c:131]   --->   Operation 55 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 56 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 57 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_8" [clefia.c:134]   --->   Operation 58 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 59 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_1)   --->   "%xor_ln132_1 = xor i8 %x_assign_3, i8 14" [clefia.c:132]   --->   Operation 60 'xor' 'xor_ln132_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_1 = select i1 %tmp_9, i8 %xor_ln132_1, i8 %x_assign_3" [clefia.c:131]   --->   Operation 61 'select' 'select_ln131_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i8 %select_ln131_1" [clefia.c:134]   --->   Operation 62 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 7" [clefia.c:134]   --->   Operation 63 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_1, i1 %tmp_10" [clefia.c:134]   --->   Operation 64 'bitconcatenate' 'x_assign_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_1, i32 6" [clefia.c:131]   --->   Operation 65 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_2)   --->   "%xor_ln132_2 = xor i8 %x_assign_6, i8 14" [clefia.c:132]   --->   Operation 66 'xor' 'xor_ln132_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_2 = select i1 %tmp_11, i8 %xor_ln132_2, i8 %x_assign_6" [clefia.c:131]   --->   Operation 67 'select' 'select_ln131_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i8 %select_ln131_2" [clefia.c:134]   --->   Operation 68 'trunc' 'trunc_ln134_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_2, i32 7" [clefia.c:134]   --->   Operation 69 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 70 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_7)   --->   "%xor_ln132_7 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 71 'xor' 'xor_ln132_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_7 = select i1 %tmp_21, i8 %xor_ln132_7, i8 %z" [clefia.c:131]   --->   Operation 72 'select' 'select_ln131_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = trunc i8 %select_ln131_7" [clefia.c:134]   --->   Operation 73 'trunc' 'trunc_ln134_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 7" [clefia.c:134]   --->   Operation 74 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_7, i1 %tmp_22" [clefia.c:134]   --->   Operation 75 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_7, i32 6" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_8)   --->   "%xor_ln132_8 = xor i8 %x_assign_4, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_8 = select i1 %tmp_23, i8 %xor_ln132_8, i8 %x_assign_4" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_8' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i8 %select_ln131_8" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_8, i1 %tmp_24" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_8, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_9)   --->   "%xor_ln132_9 = xor i8 %x_assign_5, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_9 = select i1 %tmp_25, i8 %xor_ln132_9, i8 %x_assign_5" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_9' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_9 = trunc i8 %select_ln131_9" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_9, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.99ns)   --->   "%xor_ln124_44 = xor i8 %x_assign_4, i8 %x_assign_3" [clefia.c:124]   --->   Operation 87 'xor' 'xor_ln124_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 88 [1/2] (3.25ns)   --->   "%z_2 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 88 'load' 'z_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%z_3 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 89 'load' 'z_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_2, i32 7" [clefia.c:131]   --->   Operation 90 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_3)   --->   "%xor_ln132_3 = xor i8 %z_2, i8 14" [clefia.c:132]   --->   Operation 91 'xor' 'xor_ln132_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_3 = select i1 %tmp_13, i8 %xor_ln132_3, i8 %z_2" [clefia.c:131]   --->   Operation 92 'select' 'select_ln131_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i8 %select_ln131_3" [clefia.c:134]   --->   Operation 93 'trunc' 'trunc_ln134_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 7" [clefia.c:134]   --->   Operation 94 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_3, i1 %tmp_14" [clefia.c:134]   --->   Operation 95 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_3, i32 7" [clefia.c:131]   --->   Operation 96 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_4)   --->   "%xor_ln132_4 = xor i8 %z_3, i8 14" [clefia.c:132]   --->   Operation 97 'xor' 'xor_ln132_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_4 = select i1 %tmp_15, i8 %xor_ln132_4, i8 %z_3" [clefia.c:131]   --->   Operation 98 'select' 'select_ln131_4' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i8 %select_ln131_4" [clefia.c:134]   --->   Operation 99 'trunc' 'trunc_ln134_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 7" [clefia.c:134]   --->   Operation 100 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_4, i1 %tmp_16" [clefia.c:134]   --->   Operation 101 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_4, i32 6" [clefia.c:131]   --->   Operation 102 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_5)   --->   "%xor_ln132_5 = xor i8 %x_assign_1, i8 14" [clefia.c:132]   --->   Operation 103 'xor' 'xor_ln132_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_5 = select i1 %tmp_17, i8 %xor_ln132_5, i8 %x_assign_1" [clefia.c:131]   --->   Operation 104 'select' 'select_ln131_5' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = trunc i8 %select_ln131_5" [clefia.c:134]   --->   Operation 105 'trunc' 'trunc_ln134_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 7" [clefia.c:134]   --->   Operation 106 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_5, i1 %tmp_18" [clefia.c:134]   --->   Operation 107 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_5, i32 6" [clefia.c:131]   --->   Operation 108 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_6)   --->   "%xor_ln132_6 = xor i8 %x_assign_2, i8 14" [clefia.c:132]   --->   Operation 109 'xor' 'xor_ln132_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_6 = select i1 %tmp_19, i8 %xor_ln132_6, i8 %x_assign_2" [clefia.c:131]   --->   Operation 110 'select' 'select_ln131_6' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i8 %select_ln131_6" [clefia.c:134]   --->   Operation 111 'trunc' 'trunc_ln134_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_6, i32 7" [clefia.c:134]   --->   Operation 112 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_3, i32 6" [clefia.c:131]   --->   Operation 113 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_10)   --->   "%xor_ln132_10 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 114 'xor' 'xor_ln132_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_10 = select i1 %tmp_27, i8 %xor_ln132_10, i8 %x_assign_s" [clefia.c:131]   --->   Operation 115 'select' 'select_ln131_10' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln134_10 = trunc i8 %select_ln131_10" [clefia.c:134]   --->   Operation 116 'trunc' 'trunc_ln134_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 7" [clefia.c:134]   --->   Operation 117 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_10, i1 %tmp_28" [clefia.c:134]   --->   Operation 118 'bitconcatenate' 'x_assign_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_10, i32 6" [clefia.c:131]   --->   Operation 119 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_11)   --->   "%xor_ln132_11 = xor i8 %x_assign_7, i8 14" [clefia.c:132]   --->   Operation 120 'xor' 'xor_ln132_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_11 = select i1 %tmp_29, i8 %xor_ln132_11, i8 %x_assign_7" [clefia.c:131]   --->   Operation 121 'select' 'select_ln131_11' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln134_11 = trunc i8 %select_ln131_11" [clefia.c:134]   --->   Operation 122 'trunc' 'trunc_ln134_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_11, i32 7" [clefia.c:134]   --->   Operation 123 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.98>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_2, i1 %tmp_12" [clefia.c:134]   --->   Operation 124 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_6, i1 %tmp_20" [clefia.c:134]   --->   Operation 125 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_9, i1 %tmp_26" [clefia.c:134]   --->   Operation 126 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_11, i1 %tmp_30" [clefia.c:134]   --->   Operation 127 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_34 = xor i8 %x_assign_s, i8 %src_12_read_1" [clefia.c:124]   --->   Operation 128 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_35 = xor i8 %xor_ln124_34, i8 %z" [clefia.c:124]   --->   Operation 129 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.99ns)   --->   "%xor_ln124_36 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 130 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_38)   --->   "%xor_ln124_37 = xor i8 %xor_ln124_36, i8 %x_assign_1" [clefia.c:124]   --->   Operation 131 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_38 = xor i8 %xor_ln124_37, i8 %xor_ln124_35" [clefia.c:124]   --->   Operation 132 'xor' 'xor_ln124_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_39 = xor i8 %x_assign_s, i8 %x_assign_1" [clefia.c:124]   --->   Operation 133 'xor' 'xor_ln124_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_40 = xor i8 %xor_ln124_39, i8 %z_1" [clefia.c:124]   --->   Operation 134 'xor' 'xor_ln124_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_41 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 135 'xor' 'xor_ln124_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_43)   --->   "%xor_ln124_42 = xor i8 %xor_ln124_41, i8 %src_13_read_1" [clefia.c:124]   --->   Operation 136 'xor' 'xor_ln124_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_43 = xor i8 %xor_ln124_42, i8 %xor_ln124_40" [clefia.c:124]   --->   Operation 137 'xor' 'xor_ln124_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_45 = xor i8 %xor_ln124_44, i8 %z_2" [clefia.c:124]   --->   Operation 138 'xor' 'xor_ln124_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_46 = xor i8 %xor_ln124_36, i8 %src_14_read_1" [clefia.c:124]   --->   Operation 139 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_47 = xor i8 %xor_ln124_46, i8 %xor_ln124_45" [clefia.c:124]   --->   Operation 140 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_51)   --->   "%xor_ln124_48 = xor i8 %xor_ln124_44, i8 %z_3" [clefia.c:124]   --->   Operation 141 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_51)   --->   "%xor_ln124_49 = xor i8 %or_ln134_9, i8 %src_15_read_1" [clefia.c:124]   --->   Operation 142 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_51)   --->   "%xor_ln124_50 = xor i8 %xor_ln124_49, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 143 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_51 = xor i8 %xor_ln124_50, i8 %xor_ln124_48" [clefia.c:124]   --->   Operation 144 'xor' 'xor_ln124_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i8 %src_8_read_1" [clefia.c:186]   --->   Operation 145 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i8 %src_9_read_1" [clefia.c:186]   --->   Operation 146 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i8 %src_10_read_1" [clefia.c:186]   --->   Operation 147 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i8 %src_11_read_1" [clefia.c:186]   --->   Operation 148 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i64 %mrv_3, i8 %xor_ln124_38" [clefia.c:186]   --->   Operation 149 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i64 %mrv_4, i8 %xor_ln124_43" [clefia.c:186]   --->   Operation 150 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i64 %mrv_5, i8 %xor_ln124_47" [clefia.c:186]   --->   Operation 151 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i64 %mrv_6, i8 %xor_ln124_51" [clefia.c:186]   --->   Operation 152 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln186 = ret i64 %mrv_7" [clefia.c:186]   --->   Operation 153 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_8_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_9_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_10_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_11_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_13_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_14_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_15_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000]
zext_ln121       (zext          ) [ 0000000]
rk_addr          (getelementptr ) [ 0010000]
add_ln124        (add           ) [ 0000000]
zext_ln124       (zext          ) [ 0000000]
rk_addr_26       (getelementptr ) [ 0010000]
src_15_read_1    (read          ) [ 0111111]
src_14_read_1    (read          ) [ 0111111]
src_13_read_1    (read          ) [ 0111111]
src_12_read_1    (read          ) [ 0111111]
src_11_read_1    (read          ) [ 0111111]
src_10_read_1    (read          ) [ 0111111]
src_9_read_1     (read          ) [ 0111111]
src_8_read_1     (read          ) [ 0111111]
rk_load          (load          ) [ 0101000]
add_ln124_27     (add           ) [ 0000000]
zext_ln124_30    (zext          ) [ 0000000]
rk_addr_27       (getelementptr ) [ 0101000]
rk_load_1        (load          ) [ 0101000]
add_ln124_28     (add           ) [ 0000000]
zext_ln124_31    (zext          ) [ 0000000]
rk_addr_28       (getelementptr ) [ 0101000]
xor_ln124        (xor           ) [ 0000000]
xor_ln124_31     (xor           ) [ 0000000]
rk_load_2        (load          ) [ 0010100]
rk_load_3        (load          ) [ 0010100]
zext_ln173       (zext          ) [ 0000000]
clefia_s1_addr   (getelementptr ) [ 0010100]
zext_ln174       (zext          ) [ 0000000]
clefia_s0_addr   (getelementptr ) [ 0010100]
xor_ln124_32     (xor           ) [ 0000000]
xor_ln124_33     (xor           ) [ 0000000]
z                (load          ) [ 0110011]
z_1              (load          ) [ 0110011]
zext_ln175       (zext          ) [ 0000000]
clefia_s1_addr_1 (getelementptr ) [ 0100010]
zext_ln176       (zext          ) [ 0000000]
clefia_s0_addr_1 (getelementptr ) [ 0100010]
tmp              (bitselect     ) [ 0000000]
xor_ln132        (xor           ) [ 0000000]
select_ln131     (select        ) [ 0000000]
trunc_ln134      (trunc         ) [ 0000000]
tmp_8            (bitselect     ) [ 0000000]
x_assign_3       (bitconcatenate) [ 0000000]
tmp_9            (bitselect     ) [ 0000000]
xor_ln132_1      (xor           ) [ 0000000]
select_ln131_1   (select        ) [ 0000000]
trunc_ln134_1    (trunc         ) [ 0000000]
tmp_10           (bitselect     ) [ 0000000]
x_assign_6       (bitconcatenate) [ 0000000]
tmp_11           (bitselect     ) [ 0000000]
xor_ln132_2      (xor           ) [ 0000000]
select_ln131_2   (select        ) [ 0000000]
trunc_ln134_2    (trunc         ) [ 0110011]
tmp_12           (bitselect     ) [ 0110011]
tmp_21           (bitselect     ) [ 0000000]
xor_ln132_7      (xor           ) [ 0000000]
select_ln131_7   (select        ) [ 0000000]
trunc_ln134_7    (trunc         ) [ 0000000]
tmp_22           (bitselect     ) [ 0000000]
x_assign_4       (bitconcatenate) [ 0000000]
tmp_23           (bitselect     ) [ 0000000]
xor_ln132_8      (xor           ) [ 0000000]
select_ln131_8   (select        ) [ 0000000]
trunc_ln134_8    (trunc         ) [ 0000000]
tmp_24           (bitselect     ) [ 0000000]
x_assign_5       (bitconcatenate) [ 0000000]
tmp_25           (bitselect     ) [ 0000000]
xor_ln132_9      (xor           ) [ 0000000]
select_ln131_9   (select        ) [ 0000000]
trunc_ln134_9    (trunc         ) [ 0110011]
tmp_26           (bitselect     ) [ 0110011]
xor_ln124_44     (xor           ) [ 0110011]
z_2              (load          ) [ 0010001]
z_3              (load          ) [ 0010001]
tmp_13           (bitselect     ) [ 0000000]
xor_ln132_3      (xor           ) [ 0000000]
select_ln131_3   (select        ) [ 0000000]
trunc_ln134_3    (trunc         ) [ 0000000]
tmp_14           (bitselect     ) [ 0000000]
x_assign_s       (bitconcatenate) [ 0010001]
tmp_15           (bitselect     ) [ 0000000]
xor_ln132_4      (xor           ) [ 0000000]
select_ln131_4   (select        ) [ 0000000]
trunc_ln134_4    (trunc         ) [ 0000000]
tmp_16           (bitselect     ) [ 0000000]
x_assign_1       (bitconcatenate) [ 0010001]
tmp_17           (bitselect     ) [ 0000000]
xor_ln132_5      (xor           ) [ 0000000]
select_ln131_5   (select        ) [ 0000000]
trunc_ln134_5    (trunc         ) [ 0000000]
tmp_18           (bitselect     ) [ 0000000]
x_assign_2       (bitconcatenate) [ 0000000]
tmp_19           (bitselect     ) [ 0000000]
xor_ln132_6      (xor           ) [ 0000000]
select_ln131_6   (select        ) [ 0000000]
trunc_ln134_6    (trunc         ) [ 0010001]
tmp_20           (bitselect     ) [ 0010001]
tmp_27           (bitselect     ) [ 0000000]
xor_ln132_10     (xor           ) [ 0000000]
select_ln131_10  (select        ) [ 0000000]
trunc_ln134_10   (trunc         ) [ 0000000]
tmp_28           (bitselect     ) [ 0000000]
x_assign_7       (bitconcatenate) [ 0000000]
tmp_29           (bitselect     ) [ 0000000]
xor_ln132_11     (xor           ) [ 0000000]
select_ln131_11  (select        ) [ 0000000]
trunc_ln134_11   (trunc         ) [ 0010001]
tmp_30           (bitselect     ) [ 0010001]
or_ln            (bitconcatenate) [ 0000000]
or_ln134_4       (bitconcatenate) [ 0000000]
or_ln134_7       (bitconcatenate) [ 0000000]
or_ln134_9       (bitconcatenate) [ 0000000]
xor_ln124_34     (xor           ) [ 0000000]
xor_ln124_35     (xor           ) [ 0000000]
xor_ln124_36     (xor           ) [ 0000000]
xor_ln124_37     (xor           ) [ 0000000]
xor_ln124_38     (xor           ) [ 0000000]
xor_ln124_39     (xor           ) [ 0000000]
xor_ln124_40     (xor           ) [ 0000000]
xor_ln124_41     (xor           ) [ 0000000]
xor_ln124_42     (xor           ) [ 0000000]
xor_ln124_43     (xor           ) [ 0000000]
xor_ln124_45     (xor           ) [ 0000000]
xor_ln124_46     (xor           ) [ 0000000]
xor_ln124_47     (xor           ) [ 0000000]
xor_ln124_48     (xor           ) [ 0000000]
xor_ln124_49     (xor           ) [ 0000000]
xor_ln124_50     (xor           ) [ 0000000]
xor_ln124_51     (xor           ) [ 0000000]
mrv              (insertvalue   ) [ 0000000]
mrv_1            (insertvalue   ) [ 0000000]
mrv_2            (insertvalue   ) [ 0000000]
mrv_3            (insertvalue   ) [ 0000000]
mrv_4            (insertvalue   ) [ 0000000]
mrv_5            (insertvalue   ) [ 0000000]
mrv_6            (insertvalue   ) [ 0000000]
mrv_7            (insertvalue   ) [ 0000000]
ret_ln186        (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_8_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_8_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_9_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_9_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_10_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_10_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_11_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_11_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_12_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_12_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_13_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_13_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_14_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_14_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_15_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_15_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rk">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rk_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="clefia_s1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="clefia_s0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="rk_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="src_15_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_15_read_1/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="src_14_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_14_read_1/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="src_13_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_13_read_1/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="src_12_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_12_read_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="src_11_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_11_read_1/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="src_10_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_10_read_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="src_9_read_1_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_9_read_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="src_8_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_8_read_1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rk_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="rk_addr_26_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_26/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="1"/>
<pin id="122" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_1/1 rk_load_2/2 rk_load_3/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="rk_addr_27_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_27/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="rk_addr_28_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_28/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="clefia_s1_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_2/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="clefia_s0_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_1/3 z_3/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s1_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="clefia_s0_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_1/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load rk_load_2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_load_1 rk_load_3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln121_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln124_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln124_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln124_27_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_27/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln124_30_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_30/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln124_28_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_28/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln124_31_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_31/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="xor_ln124_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="1"/>
<pin id="229" dir="0" index="1" bw="8" slack="1"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln124_31_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_31/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln173_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln174_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xor_ln124_32_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="0" index="1" bw="8" slack="2"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_32/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln124_33_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="0" index="1" bw="8" slack="2"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_33/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln175_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln176_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln132_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln131_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln134_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_assign_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_3/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln132_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln131_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln134_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_1/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_10_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="x_assign_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_6/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_11_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xor_ln132_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_2/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln131_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="0"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln134_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_2/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_21_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="xor_ln132_7_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_7/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln131_7_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_7/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="trunc_ln134_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_7/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_22_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="x_assign_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="7" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_4/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_23_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="xor_ln132_8_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_8/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln131_8_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_8/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln134_8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_8/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_24_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="x_assign_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_5/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_25_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="xor_ln132_9_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="0"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_9/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln131_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="0"/>
<pin id="486" dir="0" index="2" bw="8" slack="0"/>
<pin id="487" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_9/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln134_9_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_9/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_26_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="xor_ln124_44_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="0"/>
<pin id="506" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_44/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_13_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="0" index="2" bw="4" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="xor_ln132_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_3/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln131_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="0" index="2" bw="8" slack="0"/>
<pin id="527" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_3/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln134_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_3/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_14_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="4" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="x_assign_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_15_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="4" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln132_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="5" slack="0"/>
<pin id="562" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_4/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln131_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="0" index="2" bw="8" slack="0"/>
<pin id="569" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_4/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln134_4_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_4/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_16_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="0" index="2" bw="4" slack="0"/>
<pin id="581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="x_assign_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="7" slack="0"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_1/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_17_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="4" slack="0"/>
<pin id="597" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="xor_ln132_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_5/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln131_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="0" index="2" bw="8" slack="0"/>
<pin id="611" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_5/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln134_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_5/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_18_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="0" index="2" bw="4" slack="0"/>
<pin id="623" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="x_assign_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_2/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_19_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="4" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="xor_ln132_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_6/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln131_6_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="0" index="2" bw="8" slack="0"/>
<pin id="653" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_6/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln134_6_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_6/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_20_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_27_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="0" index="2" bw="4" slack="0"/>
<pin id="673" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="677" class="1004" name="xor_ln132_10_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="5" slack="0"/>
<pin id="680" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_10/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="select_ln131_10_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="0" index="2" bw="8" slack="0"/>
<pin id="687" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_10/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln134_10_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="0"/>
<pin id="693" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_10/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_28_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="4" slack="0"/>
<pin id="699" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="x_assign_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="7" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_7/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_29_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="xor_ln132_11_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="0"/>
<pin id="721" dir="0" index="1" bw="5" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_11/5 "/>
</bind>
</comp>

<comp id="725" class="1004" name="select_ln131_11_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="8" slack="0"/>
<pin id="729" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_11/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln134_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_11/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_30_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="0" index="2" bw="4" slack="0"/>
<pin id="741" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="or_ln_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="2"/>
<pin id="748" dir="0" index="2" bw="1" slack="2"/>
<pin id="749" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_ln134_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="7" slack="1"/>
<pin id="754" dir="0" index="2" bw="1" slack="1"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln134_7_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="0" index="1" bw="7" slack="2"/>
<pin id="760" dir="0" index="2" bw="1" slack="2"/>
<pin id="761" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="or_ln134_9_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="7" slack="1"/>
<pin id="766" dir="0" index="2" bw="1" slack="1"/>
<pin id="767" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_9/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="xor_ln124_34_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="1"/>
<pin id="771" dir="0" index="1" bw="8" slack="4"/>
<pin id="772" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_34/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln124_35_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="2"/>
<pin id="776" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_35/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="xor_ln124_36_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_36/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="xor_ln124_37_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="8" slack="0"/>
<pin id="786" dir="0" index="1" bw="8" slack="1"/>
<pin id="787" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_37/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="xor_ln124_38_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_38/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="xor_ln124_39_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="8" slack="1"/>
<pin id="797" dir="0" index="1" bw="8" slack="1"/>
<pin id="798" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_39/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="xor_ln124_40_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="8" slack="2"/>
<pin id="802" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_40/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="xor_ln124_41_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_41/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="xor_ln124_42_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="0"/>
<pin id="812" dir="0" index="1" bw="8" slack="4"/>
<pin id="813" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_42/6 "/>
</bind>
</comp>

<comp id="815" class="1004" name="xor_ln124_43_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_43/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="xor_ln124_45_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="2"/>
<pin id="823" dir="0" index="1" bw="8" slack="1"/>
<pin id="824" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_45/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln124_46_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="4"/>
<pin id="828" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_46/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="xor_ln124_47_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_47/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="xor_ln124_48_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="2"/>
<pin id="838" dir="0" index="1" bw="8" slack="1"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_48/6 "/>
</bind>
</comp>

<comp id="840" class="1004" name="xor_ln124_49_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="4"/>
<pin id="843" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_49/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="xor_ln124_50_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_50/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="xor_ln124_51_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_51/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="mrv_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="64" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="4"/>
<pin id="860" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="mrv_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="4"/>
<pin id="865" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="mrv_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="64" slack="0"/>
<pin id="869" dir="0" index="1" bw="8" slack="4"/>
<pin id="870" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="mrv_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="64" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="4"/>
<pin id="875" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="mrv_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="mrv_5_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="mrv_6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="0"/>
<pin id="892" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="mrv_7_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/6 "/>
</bind>
</comp>

<comp id="901" class="1005" name="rk_offset_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="907" class="1005" name="rk_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="1"/>
<pin id="909" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="rk_addr_26_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_26 "/>
</bind>
</comp>

<comp id="917" class="1005" name="src_15_read_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="4"/>
<pin id="919" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_15_read_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="src_14_read_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="4"/>
<pin id="924" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_14_read_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="src_13_read_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="4"/>
<pin id="929" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_13_read_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="src_12_read_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="4"/>
<pin id="934" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_12_read_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="src_11_read_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="2"/>
<pin id="939" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_11_read_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="src_10_read_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="2"/>
<pin id="945" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_10_read_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="src_9_read_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_9_read_1 "/>
</bind>
</comp>

<comp id="955" class="1005" name="src_8_read_1_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="1"/>
<pin id="957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_8_read_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="rk_addr_27_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="1"/>
<pin id="963" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_27 "/>
</bind>
</comp>

<comp id="966" class="1005" name="rk_addr_28_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="8" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_28 "/>
</bind>
</comp>

<comp id="971" class="1005" name="clefia_s1_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="clefia_s0_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="1"/>
<pin id="978" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="z_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="2"/>
<pin id="983" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="986" class="1005" name="z_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="8" slack="2"/>
<pin id="988" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="clefia_s1_addr_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="clefia_s0_addr_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="1"/>
<pin id="998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="trunc_ln134_2_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="7" slack="2"/>
<pin id="1003" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_2 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_12_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="2"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="trunc_ln134_9_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="2"/>
<pin id="1013" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln134_9 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_26_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="2"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="xor_ln124_44_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="2"/>
<pin id="1023" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln124_44 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="z_2_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="1"/>
<pin id="1029" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_2 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="z_3_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="1"/>
<pin id="1034" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_3 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="x_assign_s_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="1"/>
<pin id="1039" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="1043" class="1005" name="x_assign_1_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="1"/>
<pin id="1045" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="trunc_ln134_6_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="1"/>
<pin id="1051" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_6 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_20_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="trunc_ln134_11_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="7" slack="1"/>
<pin id="1061" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_11 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_30_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="100" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="125" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="186"><net_src comp="114" pin="7"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="114" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="46" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="200"><net_src comp="46" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="217" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="231"><net_src comp="183" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="187" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="251"><net_src comp="183" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="187" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="161" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="161" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="267" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="161" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="281" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="289" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="293" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="281" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="301" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="309" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="301" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="323" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="331" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="335" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="323" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="343" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="38" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="351" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="343" pin="3"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="365" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="148" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="148" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="385" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="148" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="34" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="399" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="40" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="407" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="411" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="399" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="419" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="427" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="419" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="34" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="441" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="449" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="453" pin="3"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="34" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="441" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="461" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="38" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="469" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="477" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="461" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="483" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="36" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="419" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="301" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="148" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="36" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="148" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="38" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="509" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="148" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="34" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="523" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="36" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="40" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="531" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="535" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="34" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="161" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="36" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="161" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="38" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="551" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="161" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="34" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="565" pin="3"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="36" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="40" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="573" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="577" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="34" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="565" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="42" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="585" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="38" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="593" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="585" pin="3"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="34" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="607" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="36" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="40" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="615" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="619" pin="3"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="34" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="607" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="42" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="627" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="38" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="635" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="627" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="34" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="649" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="36" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="34" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="523" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="42" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="543" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="38" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="669" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="677" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="543" pin="3"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="34" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="701"><net_src comp="683" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="702"><net_src comp="36" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="708"><net_src comp="40" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="691" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="695" pin="3"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="34" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="683" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="42" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="703" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="38" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="711" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="703" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="34" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="725" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="36" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="40" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="756"><net_src comp="40" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="762"><net_src comp="40" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="768"><net_src comp="40" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="777"><net_src comp="769" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="745" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="751" pin="3"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="773" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="803"><net_src comp="795" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="757" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="763" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="804" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="810" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="799" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="829"><net_src comp="778" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="825" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="821" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="844"><net_src comp="763" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="757" pin="3"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="836" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="44" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="872" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="789" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="815" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="830" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="851" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="46" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="910"><net_src comp="100" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="915"><net_src comp="107" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="920"><net_src comp="52" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="925"><net_src comp="58" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="930"><net_src comp="64" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="935"><net_src comp="70" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="940"><net_src comp="76" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="946"><net_src comp="82" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="952"><net_src comp="88" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="958"><net_src comp="94" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="964"><net_src comp="125" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="969"><net_src comp="132" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="974"><net_src comp="141" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="979"><net_src comp="154" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="984"><net_src comp="148" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="989"><net_src comp="161" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="994"><net_src comp="167" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="999"><net_src comp="175" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1004"><net_src comp="373" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1009"><net_src comp="377" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1014"><net_src comp="491" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1019"><net_src comp="495" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="1024"><net_src comp="503" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1030"><net_src comp="148" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1035"><net_src comp="161" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1040"><net_src comp="543" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="1046"><net_src comp="585" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1052"><net_src comp="657" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1057"><net_src comp="661" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="1062"><net_src comp="733" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1067"><net_src comp="737" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="763" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ClefiaF1Xor.3 : src_8_read | {2 }
	Port: ClefiaF1Xor.3 : src_9_read | {2 }
	Port: ClefiaF1Xor.3 : src_10_read | {2 }
	Port: ClefiaF1Xor.3 : src_11_read | {2 }
	Port: ClefiaF1Xor.3 : src_12_read | {2 }
	Port: ClefiaF1Xor.3 : src_13_read | {2 }
	Port: ClefiaF1Xor.3 : src_14_read | {2 }
	Port: ClefiaF1Xor.3 : src_15_read | {2 }
	Port: ClefiaF1Xor.3 : rk | {1 2 3 }
	Port: ClefiaF1Xor.3 : rk_offset | {1 }
	Port: ClefiaF1Xor.3 : clefia_s1 | {3 4 5 }
	Port: ClefiaF1Xor.3 : clefia_s0 | {3 4 5 }
  - Chain level:
	State 1
		rk_addr : 1
		zext_ln124 : 1
		rk_addr_26 : 2
		rk_load : 2
		rk_load_1 : 3
	State 2
		zext_ln124_30 : 1
		rk_addr_27 : 2
		zext_ln124_31 : 1
		rk_addr_28 : 2
		rk_load_2 : 3
		rk_load_3 : 3
	State 3
		clefia_s1_addr : 1
		z : 2
		clefia_s0_addr : 1
		z_1 : 2
	State 4
		clefia_s1_addr_1 : 1
		z_2 : 2
		clefia_s0_addr_1 : 1
		z_3 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_8 : 2
		x_assign_3 : 3
		tmp_9 : 2
		xor_ln132_1 : 4
		select_ln131_1 : 4
		trunc_ln134_1 : 5
		tmp_10 : 5
		x_assign_6 : 6
		tmp_11 : 5
		xor_ln132_2 : 7
		select_ln131_2 : 7
		trunc_ln134_2 : 8
		tmp_12 : 8
		tmp_21 : 1
		xor_ln132_7 : 1
		select_ln131_7 : 1
		trunc_ln134_7 : 2
		tmp_22 : 2
		x_assign_4 : 3
		tmp_23 : 2
		xor_ln132_8 : 4
		select_ln131_8 : 4
		trunc_ln134_8 : 5
		tmp_24 : 5
		x_assign_5 : 6
		tmp_25 : 5
		xor_ln132_9 : 7
		select_ln131_9 : 7
		trunc_ln134_9 : 8
		tmp_26 : 8
		xor_ln124_44 : 4
	State 5
		tmp_13 : 1
		xor_ln132_3 : 1
		select_ln131_3 : 1
		trunc_ln134_3 : 2
		tmp_14 : 2
		x_assign_s : 3
		tmp_15 : 1
		xor_ln132_4 : 1
		select_ln131_4 : 1
		trunc_ln134_4 : 2
		tmp_16 : 2
		x_assign_1 : 3
		tmp_17 : 2
		xor_ln132_5 : 4
		select_ln131_5 : 4
		trunc_ln134_5 : 5
		tmp_18 : 5
		x_assign_2 : 6
		tmp_19 : 5
		xor_ln132_6 : 7
		select_ln131_6 : 7
		trunc_ln134_6 : 8
		tmp_20 : 8
		tmp_27 : 2
		xor_ln132_10 : 4
		select_ln131_10 : 4
		trunc_ln134_10 : 5
		tmp_28 : 5
		x_assign_7 : 6
		tmp_29 : 5
		xor_ln132_11 : 7
		select_ln131_11 : 7
		trunc_ln134_11 : 8
		tmp_30 : 8
	State 6
		xor_ln124_36 : 1
		xor_ln124_37 : 1
		xor_ln124_38 : 1
		xor_ln124_41 : 1
		xor_ln124_42 : 1
		xor_ln124_43 : 1
		xor_ln124_46 : 1
		xor_ln124_47 : 1
		xor_ln124_49 : 1
		xor_ln124_50 : 1
		xor_ln124_51 : 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		mrv_5 : 5
		mrv_6 : 6
		mrv_7 : 7
		ret_ln186 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln124_fu_227     |    0    |    8    |
|          |    xor_ln124_31_fu_232    |    0    |    8    |
|          |    xor_ln124_32_fu_247    |    0    |    8    |
|          |    xor_ln124_33_fu_252    |    0    |    8    |
|          |      xor_ln132_fu_275     |    0    |    8    |
|          |     xor_ln132_1_fu_317    |    0    |    8    |
|          |     xor_ln132_2_fu_359    |    0    |    8    |
|          |     xor_ln132_7_fu_393    |    0    |    8    |
|          |     xor_ln132_8_fu_435    |    0    |    8    |
|          |     xor_ln132_9_fu_477    |    0    |    8    |
|          |    xor_ln124_44_fu_503    |    0    |    8    |
|          |     xor_ln132_3_fu_517    |    0    |    8    |
|          |     xor_ln132_4_fu_559    |    0    |    8    |
|          |     xor_ln132_5_fu_601    |    0    |    8    |
|          |     xor_ln132_6_fu_643    |    0    |    8    |
|          |    xor_ln132_10_fu_677    |    0    |    8    |
|    xor   |    xor_ln132_11_fu_719    |    0    |    8    |
|          |    xor_ln124_34_fu_769    |    0    |    8    |
|          |    xor_ln124_35_fu_773    |    0    |    8    |
|          |    xor_ln124_36_fu_778    |    0    |    8    |
|          |    xor_ln124_37_fu_784    |    0    |    8    |
|          |    xor_ln124_38_fu_789    |    0    |    8    |
|          |    xor_ln124_39_fu_795    |    0    |    8    |
|          |    xor_ln124_40_fu_799    |    0    |    8    |
|          |    xor_ln124_41_fu_804    |    0    |    8    |
|          |    xor_ln124_42_fu_810    |    0    |    8    |
|          |    xor_ln124_43_fu_815    |    0    |    8    |
|          |    xor_ln124_45_fu_821    |    0    |    8    |
|          |    xor_ln124_46_fu_825    |    0    |    8    |
|          |    xor_ln124_47_fu_830    |    0    |    8    |
|          |    xor_ln124_48_fu_836    |    0    |    8    |
|          |    xor_ln124_49_fu_840    |    0    |    8    |
|          |    xor_ln124_50_fu_845    |    0    |    8    |
|          |    xor_ln124_51_fu_851    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |    select_ln131_fu_281    |    0    |    8    |
|          |   select_ln131_1_fu_323   |    0    |    8    |
|          |   select_ln131_2_fu_365   |    0    |    8    |
|          |   select_ln131_7_fu_399   |    0    |    8    |
|          |   select_ln131_8_fu_441   |    0    |    8    |
|  select  |   select_ln131_9_fu_483   |    0    |    8    |
|          |   select_ln131_3_fu_523   |    0    |    8    |
|          |   select_ln131_4_fu_565   |    0    |    8    |
|          |   select_ln131_5_fu_607   |    0    |    8    |
|          |   select_ln131_6_fu_649   |    0    |    8    |
|          |   select_ln131_10_fu_683  |    0    |    8    |
|          |   select_ln131_11_fu_725  |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      add_ln124_fu_196     |    0    |    15   |
|    add   |    add_ln124_27_fu_207    |    0    |    15   |
|          |    add_ln124_28_fu_217    |    0    |    15   |
|----------|---------------------------|---------|---------|
|          | rk_offset_read_read_fu_46 |    0    |    0    |
|          |  src_15_read_1_read_fu_52 |    0    |    0    |
|          |  src_14_read_1_read_fu_58 |    0    |    0    |
|          |  src_13_read_1_read_fu_64 |    0    |    0    |
|   read   |  src_12_read_1_read_fu_70 |    0    |    0    |
|          |  src_11_read_1_read_fu_76 |    0    |    0    |
|          |  src_10_read_1_read_fu_82 |    0    |    0    |
|          |  src_9_read_1_read_fu_88  |    0    |    0    |
|          |  src_8_read_1_read_fu_94  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln121_fu_191     |    0    |    0    |
|          |     zext_ln124_fu_202     |    0    |    0    |
|          |    zext_ln124_30_fu_212   |    0    |    0    |
|   zext   |    zext_ln124_31_fu_222   |    0    |    0    |
|          |     zext_ln173_fu_237     |    0    |    0    |
|          |     zext_ln174_fu_242     |    0    |    0    |
|          |     zext_ln175_fu_257     |    0    |    0    |
|          |     zext_ln176_fu_262     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_267        |    0    |    0    |
|          |        tmp_8_fu_293       |    0    |    0    |
|          |        tmp_9_fu_309       |    0    |    0    |
|          |       tmp_10_fu_335       |    0    |    0    |
|          |       tmp_11_fu_351       |    0    |    0    |
|          |       tmp_12_fu_377       |    0    |    0    |
|          |       tmp_21_fu_385       |    0    |    0    |
|          |       tmp_22_fu_411       |    0    |    0    |
|          |       tmp_23_fu_427       |    0    |    0    |
|          |       tmp_24_fu_453       |    0    |    0    |
|          |       tmp_25_fu_469       |    0    |    0    |
| bitselect|       tmp_26_fu_495       |    0    |    0    |
|          |       tmp_13_fu_509       |    0    |    0    |
|          |       tmp_14_fu_535       |    0    |    0    |
|          |       tmp_15_fu_551       |    0    |    0    |
|          |       tmp_16_fu_577       |    0    |    0    |
|          |       tmp_17_fu_593       |    0    |    0    |
|          |       tmp_18_fu_619       |    0    |    0    |
|          |       tmp_19_fu_635       |    0    |    0    |
|          |       tmp_20_fu_661       |    0    |    0    |
|          |       tmp_27_fu_669       |    0    |    0    |
|          |       tmp_28_fu_695       |    0    |    0    |
|          |       tmp_29_fu_711       |    0    |    0    |
|          |       tmp_30_fu_737       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln134_fu_289    |    0    |    0    |
|          |    trunc_ln134_1_fu_331   |    0    |    0    |
|          |    trunc_ln134_2_fu_373   |    0    |    0    |
|          |    trunc_ln134_7_fu_407   |    0    |    0    |
|          |    trunc_ln134_8_fu_449   |    0    |    0    |
|   trunc  |    trunc_ln134_9_fu_491   |    0    |    0    |
|          |    trunc_ln134_3_fu_531   |    0    |    0    |
|          |    trunc_ln134_4_fu_573   |    0    |    0    |
|          |    trunc_ln134_5_fu_615   |    0    |    0    |
|          |    trunc_ln134_6_fu_657   |    0    |    0    |
|          |   trunc_ln134_10_fu_691   |    0    |    0    |
|          |   trunc_ln134_11_fu_733   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     x_assign_3_fu_301     |    0    |    0    |
|          |     x_assign_6_fu_343     |    0    |    0    |
|          |     x_assign_4_fu_419     |    0    |    0    |
|          |     x_assign_5_fu_461     |    0    |    0    |
|          |     x_assign_s_fu_543     |    0    |    0    |
|bitconcatenate|     x_assign_1_fu_585     |    0    |    0    |
|          |     x_assign_2_fu_627     |    0    |    0    |
|          |     x_assign_7_fu_703     |    0    |    0    |
|          |        or_ln_fu_745       |    0    |    0    |
|          |     or_ln134_4_fu_751     |    0    |    0    |
|          |     or_ln134_7_fu_757     |    0    |    0    |
|          |     or_ln134_9_fu_763     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         mrv_fu_857        |    0    |    0    |
|          |        mrv_1_fu_862       |    0    |    0    |
|          |        mrv_2_fu_867       |    0    |    0    |
|insertvalue|        mrv_3_fu_872       |    0    |    0    |
|          |        mrv_4_fu_877       |    0    |    0    |
|          |        mrv_5_fu_883       |    0    |    0    |
|          |        mrv_6_fu_889       |    0    |    0    |
|          |        mrv_7_fu_895       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   413   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|clefia_s0_addr_1_reg_996|    8   |
| clefia_s0_addr_reg_976 |    8   |
|clefia_s1_addr_1_reg_991|    8   |
| clefia_s1_addr_reg_971 |    8   |
|         reg_183        |    8   |
|         reg_187        |    8   |
|   rk_addr_26_reg_912   |    8   |
|   rk_addr_27_reg_961   |    8   |
|   rk_addr_28_reg_966   |    8   |
|     rk_addr_reg_907    |    8   |
| rk_offset_read_reg_901 |    8   |
|  src_10_read_1_reg_943 |    8   |
|  src_11_read_1_reg_937 |    8   |
|  src_12_read_1_reg_932 |    8   |
|  src_13_read_1_reg_927 |    8   |
|  src_14_read_1_reg_922 |    8   |
|  src_15_read_1_reg_917 |    8   |
|  src_8_read_1_reg_955  |    8   |
|  src_9_read_1_reg_949  |    8   |
|     tmp_12_reg_1006    |    1   |
|     tmp_20_reg_1054    |    1   |
|     tmp_26_reg_1016    |    1   |
|     tmp_30_reg_1064    |    1   |
| trunc_ln134_11_reg_1059|    7   |
| trunc_ln134_2_reg_1001 |    7   |
| trunc_ln134_6_reg_1049 |    7   |
| trunc_ln134_9_reg_1011 |    7   |
|   x_assign_1_reg_1043  |    8   |
|   x_assign_s_reg_1037  |    8   |
|  xor_ln124_44_reg_1021 |    8   |
|       z_1_reg_986      |    8   |
|      z_2_reg_1027      |    8   |
|      z_3_reg_1032      |    8   |
|        z_reg_981       |    8   |
+------------------------+--------+
|          Total         |   240  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_114 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_148 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_161 |  p0  |   4  |   8  |   32   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  7.3064 ||    80   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   413  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   80   |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   240  |   493  |
+-----------+--------+--------+--------+
