open main
pred idjAfcwyoGJuuBgGnZc_prop6 {
	
	always one s : Signal | always s' != s
}
pred __repair { idjAfcwyoGJuuBgGnZc_prop6 }
check __repair { idjAfcwyoGJuuBgGnZc_prop6 <=> prop6o }