============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 19:36:37 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.823278s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (99.4%)

RUN-1004 : used memory is 288 MB, reserved memory is 263 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13489 instances
RUN-0007 : 7618 luts, 4353 seqs, 1042 mslices, 310 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 14697 nets
RUN-1001 : 8724 nets have 2 pins
RUN-1001 : 4118 nets have [3 - 5] pins
RUN-1001 : 1251 nets have [6 - 10] pins
RUN-1001 : 372 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1415     
RUN-1001 :   No   |  No   |  Yes  |    1659     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     397     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13485 instances, 7618 luts, 4353 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Huge net cpuresetn with 1393 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61150, tnet num: 14649, tinst num: 13485, tnode num: 73424, tedge num: 98128.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312478s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 427 MB, reserved memory is 407 MB, peak memory is 427 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14649 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.794456s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.55711e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13485.
PHY-3001 : Level 1 #clusters 1830.
PHY-3001 : End clustering;  0.089874s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.03309e+06, overlap = 522.562
PHY-3002 : Step(2): len = 865784, overlap = 584.625
PHY-3002 : Step(3): len = 647339, overlap = 671.25
PHY-3002 : Step(4): len = 569339, overlap = 750.031
PHY-3002 : Step(5): len = 454482, overlap = 850.406
PHY-3002 : Step(6): len = 394301, overlap = 917.531
PHY-3002 : Step(7): len = 327269, overlap = 981.562
PHY-3002 : Step(8): len = 288216, overlap = 1025.56
PHY-3002 : Step(9): len = 251227, overlap = 1090.47
PHY-3002 : Step(10): len = 223798, overlap = 1161.47
PHY-3002 : Step(11): len = 207270, overlap = 1185.56
PHY-3002 : Step(12): len = 189761, overlap = 1219.5
PHY-3002 : Step(13): len = 170518, overlap = 1242.69
PHY-3002 : Step(14): len = 159107, overlap = 1260.66
PHY-3002 : Step(15): len = 146666, overlap = 1270.69
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.33102e-06
PHY-3002 : Step(16): len = 145912, overlap = 1238.41
PHY-3002 : Step(17): len = 171765, overlap = 1145.72
PHY-3002 : Step(18): len = 181104, overlap = 1060.62
PHY-3002 : Step(19): len = 190721, overlap = 1039.41
PHY-3002 : Step(20): len = 187215, overlap = 989.969
PHY-3002 : Step(21): len = 187993, overlap = 952.406
PHY-3002 : Step(22): len = 181956, overlap = 924.344
PHY-3002 : Step(23): len = 182450, overlap = 910.719
PHY-3002 : Step(24): len = 180089, overlap = 891.031
PHY-3002 : Step(25): len = 182088, overlap = 882.312
PHY-3002 : Step(26): len = 181007, overlap = 902.656
PHY-3002 : Step(27): len = 183023, overlap = 921.781
PHY-3002 : Step(28): len = 183624, overlap = 901.5
PHY-3002 : Step(29): len = 184858, overlap = 904.969
PHY-3002 : Step(30): len = 183251, overlap = 911
PHY-3002 : Step(31): len = 181495, overlap = 895.469
PHY-3002 : Step(32): len = 179964, overlap = 895.438
PHY-3002 : Step(33): len = 178406, overlap = 894.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.66203e-06
PHY-3002 : Step(34): len = 187279, overlap = 876.75
PHY-3002 : Step(35): len = 201006, overlap = 844.125
PHY-3002 : Step(36): len = 206562, overlap = 803.375
PHY-3002 : Step(37): len = 210177, overlap = 776.438
PHY-3002 : Step(38): len = 208920, overlap = 752.062
PHY-3002 : Step(39): len = 208925, overlap = 745.281
PHY-3002 : Step(40): len = 207344, overlap = 755.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.32407e-06
PHY-3002 : Step(41): len = 223988, overlap = 733.938
PHY-3002 : Step(42): len = 241833, overlap = 705.438
PHY-3002 : Step(43): len = 250323, overlap = 680.438
PHY-3002 : Step(44): len = 253605, overlap = 647.875
PHY-3002 : Step(45): len = 252333, overlap = 618.969
PHY-3002 : Step(46): len = 251376, overlap = 615.25
PHY-3002 : Step(47): len = 248294, overlap = 630.719
PHY-3002 : Step(48): len = 247815, overlap = 629.75
PHY-3002 : Step(49): len = 246867, overlap = 616.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.06481e-05
PHY-3002 : Step(50): len = 267179, overlap = 562.281
PHY-3002 : Step(51): len = 280910, overlap = 524.469
PHY-3002 : Step(52): len = 289569, overlap = 481.062
PHY-3002 : Step(53): len = 292506, overlap = 467.688
PHY-3002 : Step(54): len = 291359, overlap = 460.906
PHY-3002 : Step(55): len = 290735, overlap = 461.688
PHY-3002 : Step(56): len = 289004, overlap = 473.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.12963e-05
PHY-3002 : Step(57): len = 309700, overlap = 455.906
PHY-3002 : Step(58): len = 329850, overlap = 420.469
PHY-3002 : Step(59): len = 340111, overlap = 386.938
PHY-3002 : Step(60): len = 344408, overlap = 377.594
PHY-3002 : Step(61): len = 344166, overlap = 366.031
PHY-3002 : Step(62): len = 343835, overlap = 385.375
PHY-3002 : Step(63): len = 341521, overlap = 370.156
PHY-3002 : Step(64): len = 341406, overlap = 368.188
PHY-3002 : Step(65): len = 341906, overlap = 367.594
PHY-3002 : Step(66): len = 342352, overlap = 339.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.25925e-05
PHY-3002 : Step(67): len = 368421, overlap = 297.312
PHY-3002 : Step(68): len = 386344, overlap = 262.281
PHY-3002 : Step(69): len = 389306, overlap = 258.906
PHY-3002 : Step(70): len = 389903, overlap = 262.031
PHY-3002 : Step(71): len = 389187, overlap = 254.062
PHY-3002 : Step(72): len = 389869, overlap = 259.844
PHY-3002 : Step(73): len = 387239, overlap = 271.875
PHY-3002 : Step(74): len = 386261, overlap = 286.344
PHY-3002 : Step(75): len = 385406, overlap = 275.094
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.51851e-05
PHY-3002 : Step(76): len = 407582, overlap = 253.094
PHY-3002 : Step(77): len = 419134, overlap = 254.656
PHY-3002 : Step(78): len = 420603, overlap = 251.531
PHY-3002 : Step(79): len = 421843, overlap = 245.688
PHY-3002 : Step(80): len = 421917, overlap = 226.656
PHY-3002 : Step(81): len = 422016, overlap = 226.438
PHY-3002 : Step(82): len = 419239, overlap = 236.312
PHY-3002 : Step(83): len = 419268, overlap = 243.062
PHY-3002 : Step(84): len = 420864, overlap = 243.969
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00017037
PHY-3002 : Step(85): len = 435099, overlap = 233.562
PHY-3002 : Step(86): len = 445720, overlap = 228.094
PHY-3002 : Step(87): len = 447502, overlap = 235.406
PHY-3002 : Step(88): len = 448332, overlap = 230.469
PHY-3002 : Step(89): len = 449694, overlap = 225.438
PHY-3002 : Step(90): len = 450182, overlap = 222.25
PHY-3002 : Step(91): len = 448818, overlap = 217.344
PHY-3002 : Step(92): len = 448525, overlap = 215.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000318932
PHY-3002 : Step(93): len = 457836, overlap = 202.094
PHY-3002 : Step(94): len = 464257, overlap = 197.312
PHY-3002 : Step(95): len = 465388, overlap = 188.188
PHY-3002 : Step(96): len = 467379, overlap = 176.312
PHY-3002 : Step(97): len = 471321, overlap = 161.094
PHY-3002 : Step(98): len = 473661, overlap = 158.438
PHY-3002 : Step(99): len = 472522, overlap = 164.156
PHY-3002 : Step(100): len = 472383, overlap = 158.812
PHY-3002 : Step(101): len = 473841, overlap = 155.406
PHY-3002 : Step(102): len = 474560, overlap = 145
PHY-3002 : Step(103): len = 473878, overlap = 139.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00062419
PHY-3002 : Step(104): len = 480156, overlap = 144.344
PHY-3002 : Step(105): len = 484898, overlap = 151.906
PHY-3002 : Step(106): len = 485973, overlap = 155.5
PHY-3002 : Step(107): len = 486849, overlap = 145.969
PHY-3002 : Step(108): len = 489217, overlap = 139.656
PHY-3002 : Step(109): len = 490769, overlap = 139.75
PHY-3002 : Step(110): len = 490634, overlap = 142.938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00106419
PHY-3002 : Step(111): len = 493640, overlap = 142.906
PHY-3002 : Step(112): len = 496528, overlap = 140.438
PHY-3002 : Step(113): len = 497993, overlap = 140.75
PHY-3002 : Step(114): len = 499267, overlap = 134.938
PHY-3002 : Step(115): len = 500616, overlap = 138.281
PHY-3002 : Step(116): len = 501844, overlap = 134.031
PHY-3002 : Step(117): len = 502322, overlap = 125.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023462s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14697.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 641504, over cnt = 1698(4%), over = 8809, worst = 37
PHY-1001 : End global iterations;  0.639656s wall, 1.015625s user + 0.125000s system = 1.140625s CPU (178.3%)

PHY-1001 : Congestion index: top1 = 100.75, top5 = 73.05, top10 = 60.07, top15 = 52.20.
PHY-3001 : End congestion estimation;  0.825327s wall, 1.203125s user + 0.125000s system = 1.328125s CPU (160.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14649 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.546961s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000189239
PHY-3002 : Step(118): len = 544004, overlap = 96.2188
PHY-3002 : Step(119): len = 545752, overlap = 83.25
PHY-3002 : Step(120): len = 547565, overlap = 76.6875
PHY-3002 : Step(121): len = 547932, overlap = 67.2188
PHY-3002 : Step(122): len = 549684, overlap = 56.5
PHY-3002 : Step(123): len = 548778, overlap = 52.9375
PHY-3002 : Step(124): len = 546467, overlap = 55.2812
PHY-3002 : Step(125): len = 541577, overlap = 53.5938
PHY-3002 : Step(126): len = 536074, overlap = 49.5312
PHY-3002 : Step(127): len = 532998, overlap = 49.2812
PHY-3002 : Step(128): len = 529809, overlap = 48.0312
PHY-3002 : Step(129): len = 526964, overlap = 51.4375
PHY-3002 : Step(130): len = 524402, overlap = 56.5
PHY-3002 : Step(131): len = 522001, overlap = 54.25
PHY-3002 : Step(132): len = 519293, overlap = 62.7188
PHY-3002 : Step(133): len = 517013, overlap = 65.25
PHY-3002 : Step(134): len = 515391, overlap = 62.5
PHY-3002 : Step(135): len = 513333, overlap = 61.9062
PHY-3002 : Step(136): len = 511390, overlap = 59.3438
PHY-3002 : Step(137): len = 509451, overlap = 57.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000378479
PHY-3002 : Step(138): len = 510947, overlap = 53.9375
PHY-3002 : Step(139): len = 512692, overlap = 55.0625
PHY-3002 : Step(140): len = 512800, overlap = 52.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000744548
PHY-3002 : Step(141): len = 516418, overlap = 50.5
PHY-3002 : Step(142): len = 525497, overlap = 52.6562
PHY-3002 : Step(143): len = 530458, overlap = 44.875
PHY-3002 : Step(144): len = 533913, overlap = 43.4688
PHY-3002 : Step(145): len = 535881, overlap = 40.875
PHY-3002 : Step(146): len = 535431, overlap = 42.1562
PHY-3002 : Step(147): len = 535378, overlap = 42.0312
PHY-3002 : Step(148): len = 534223, overlap = 46.375
PHY-3002 : Step(149): len = 533616, overlap = 45.8125
PHY-3002 : Step(150): len = 532374, overlap = 41.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0014891
PHY-3002 : Step(151): len = 532953, overlap = 41.4375
PHY-3002 : Step(152): len = 535112, overlap = 39.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00244952
PHY-3002 : Step(153): len = 535527, overlap = 38.125
PHY-3002 : Step(154): len = 537014, overlap = 39.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 120/14697.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 641760, over cnt = 2373(6%), over = 9566, worst = 41
PHY-1001 : End global iterations;  0.917821s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (183.9%)

PHY-1001 : Congestion index: top1 = 75.95, top5 = 59.65, top10 = 51.93, top15 = 47.39.
PHY-3001 : End congestion estimation;  1.120595s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (167.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14649 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.550147s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000247783
PHY-3002 : Step(155): len = 542825, overlap = 204.938
PHY-3002 : Step(156): len = 544363, overlap = 168.281
PHY-3002 : Step(157): len = 544273, overlap = 164.344
PHY-3002 : Step(158): len = 544671, overlap = 153.844
PHY-3002 : Step(159): len = 545052, overlap = 132.562
PHY-3002 : Step(160): len = 545318, overlap = 121.656
PHY-3002 : Step(161): len = 545473, overlap = 121.312
PHY-3002 : Step(162): len = 544378, overlap = 125.125
PHY-3002 : Step(163): len = 542781, overlap = 128.219
PHY-3002 : Step(164): len = 541566, overlap = 127.938
PHY-3002 : Step(165): len = 539952, overlap = 128.125
PHY-3002 : Step(166): len = 538034, overlap = 128.344
PHY-3002 : Step(167): len = 535685, overlap = 128.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000495565
PHY-3002 : Step(168): len = 538870, overlap = 120.125
PHY-3002 : Step(169): len = 542226, overlap = 109
PHY-3002 : Step(170): len = 544463, overlap = 105.188
PHY-3002 : Step(171): len = 546715, overlap = 103.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00099113
PHY-3002 : Step(172): len = 548692, overlap = 102.25
PHY-3002 : Step(173): len = 551139, overlap = 96.0312
PHY-3002 : Step(174): len = 555455, overlap = 93.2188
PHY-3002 : Step(175): len = 558973, overlap = 93.5312
PHY-3002 : Step(176): len = 561437, overlap = 87.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61150, tnet num: 14649, tinst num: 13485, tnode num: 73424, tedge num: 98128.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.475627s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (99.5%)

RUN-1004 : used memory is 474 MB, reserved memory is 460 MB, peak memory is 559 MB
OPT-1001 : Total overflow 378.84 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 733/14697.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 676464, over cnt = 2566(7%), over = 9247, worst = 27
PHY-1001 : End global iterations;  0.884965s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (171.3%)

PHY-1001 : Congestion index: top1 = 70.09, top5 = 57.61, top10 = 51.42, top15 = 47.36.
PHY-1001 : End incremental global routing;  1.082792s wall, 1.640625s user + 0.062500s system = 1.703125s CPU (157.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14649 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.685507s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.3%)

OPT-1001 : 13 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13347 has valid locations, 103 needs to be replaced
PHY-3001 : design contains 13575 instances, 7623 luts, 4438 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 569699
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12268/14787.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 681888, over cnt = 2585(7%), over = 9284, worst = 27
PHY-1001 : End global iterations;  0.123097s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (165.0%)

PHY-1001 : Congestion index: top1 = 70.50, top5 = 57.81, top10 = 51.61, top15 = 47.53.
PHY-3001 : End congestion estimation;  0.319959s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (127.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61511, tnet num: 14739, tinst num: 13575, tnode num: 74040, tedge num: 98670.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.504851s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (99.8%)

RUN-1004 : used memory is 518 MB, reserved memory is 512 MB, peak memory is 568 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  3.176074s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(177): len = 569271, overlap = 0.75
PHY-3002 : Step(178): len = 568859, overlap = 0.75
PHY-3002 : Step(179): len = 568730, overlap = 0.75
PHY-3002 : Step(180): len = 568721, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12315/14787.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 680808, over cnt = 2586(7%), over = 9292, worst = 27
PHY-1001 : End global iterations;  0.122993s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 70.09, top5 = 57.60, top10 = 51.48, top15 = 47.48.
PHY-3001 : End congestion estimation;  0.319749s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (122.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.923503s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0018323
PHY-3002 : Step(181): len = 568631, overlap = 87.5
PHY-3002 : Step(182): len = 568777, overlap = 87.6875
PHY-3001 : Final: Len = 568777, Over = 87.6875
PHY-3001 : End incremental placement;  5.241525s wall, 5.453125s user + 0.156250s system = 5.609375s CPU (107.0%)

OPT-1001 : Total overflow 380.22 peak overflow 3.25
OPT-1001 : End high-fanout net optimization;  7.374719s wall, 8.312500s user + 0.218750s system = 8.531250s CPU (115.7%)

OPT-1001 : Current memory(MB): used = 566, reserve = 553, peak = 579.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12325/14787.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 680936, over cnt = 2591(7%), over = 9156, worst = 27
PHY-1002 : len = 725472, over cnt = 1779(5%), over = 4597, worst = 26
PHY-1002 : len = 754032, over cnt = 935(2%), over = 2296, worst = 26
PHY-1002 : len = 772872, over cnt = 357(1%), over = 851, worst = 13
PHY-1002 : len = 782800, over cnt = 6(0%), over = 10, worst = 3
PHY-1001 : End global iterations;  1.450692s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 56.77, top5 = 50.55, top10 = 46.94, top15 = 44.45.
OPT-1001 : End congestion update;  1.652180s wall, 2.187500s user + 0.031250s system = 2.218750s CPU (134.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14739 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.498774s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.2%)

OPT-0007 : Start: WNS 1762 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1862 TNS 0 NUM_FEPS 0 with 21 cells processed and 2050 slack improved
OPT-0007 : Iter 2: improved WNS 1862 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.170642s wall, 2.703125s user + 0.031250s system = 2.734375s CPU (126.0%)

OPT-1001 : Current memory(MB): used = 565, reserve = 552, peak = 579.
OPT-1001 : End physical optimization;  11.284954s wall, 12.781250s user + 0.343750s system = 13.125000s CPU (116.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7623 LUT to BLE ...
SYN-4008 : Packed 7623 LUT and 2361 SEQ to BLE.
SYN-4003 : Packing 2077 remaining SEQ's ...
SYN-4005 : Packed 1546 SEQ with LUT/SLICE
SYN-4006 : 3961 single LUT's are left
SYN-4006 : 531 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8154/9830 primitive instances ...
PHY-3001 : End packing;  0.975315s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5924 instances
RUN-1001 : 2879 mslices, 2879 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 12693 nets
RUN-1001 : 6493 nets have 2 pins
RUN-1001 : 4171 nets have [3 - 5] pins
RUN-1001 : 1340 nets have [6 - 10] pins
RUN-1001 : 406 nets have [11 - 20] pins
RUN-1001 : 277 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5920 instances, 5758 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 584841, Over = 196.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6236/12693.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 755792, over cnt = 1706(4%), over = 2727, worst = 7
PHY-1002 : len = 762440, over cnt = 960(2%), over = 1390, worst = 7
PHY-1002 : len = 773608, over cnt = 340(0%), over = 450, worst = 5
PHY-1002 : len = 777512, over cnt = 156(0%), over = 199, worst = 5
PHY-1002 : len = 781328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.377602s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (153.1%)

PHY-1001 : Congestion index: top1 = 59.61, top5 = 51.47, top10 = 47.26, top15 = 44.54.
PHY-3001 : End congestion estimation;  1.675149s wall, 2.375000s user + 0.031250s system = 2.406250s CPU (143.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55670, tnet num: 12645, tinst num: 5920, tnode num: 65656, tedge num: 93552.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.820549s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (99.6%)

RUN-1004 : used memory is 511 MB, reserved memory is 504 MB, peak memory is 579 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.406051s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.91542e-05
PHY-3002 : Step(183): len = 568512, overlap = 190.25
PHY-3002 : Step(184): len = 560367, overlap = 206
PHY-3002 : Step(185): len = 555373, overlap = 222.25
PHY-3002 : Step(186): len = 552273, overlap = 228.5
PHY-3002 : Step(187): len = 549265, overlap = 238.25
PHY-3002 : Step(188): len = 547673, overlap = 246.75
PHY-3002 : Step(189): len = 547123, overlap = 250
PHY-3002 : Step(190): len = 546036, overlap = 251
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000138308
PHY-3002 : Step(191): len = 556948, overlap = 230.5
PHY-3002 : Step(192): len = 560684, overlap = 220.5
PHY-3002 : Step(193): len = 562375, overlap = 214.75
PHY-3002 : Step(194): len = 564865, overlap = 212.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000263454
PHY-3002 : Step(195): len = 574616, overlap = 198
PHY-3002 : Step(196): len = 586521, overlap = 183.75
PHY-3002 : Step(197): len = 593697, overlap = 177
PHY-3002 : Step(198): len = 593500, overlap = 176.25
PHY-3002 : Step(199): len = 591928, overlap = 176.25
PHY-3002 : Step(200): len = 591702, overlap = 179.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.894481s wall, 0.875000s user + 1.656250s system = 2.531250s CPU (283.0%)

PHY-3001 : Trial Legalized: Len = 649023
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 655/12693.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 783600, over cnt = 2208(6%), over = 3762, worst = 7
PHY-1002 : len = 798376, over cnt = 1365(3%), over = 2027, worst = 7
PHY-1002 : len = 817968, over cnt = 473(1%), over = 629, worst = 6
PHY-1002 : len = 822200, over cnt = 247(0%), over = 321, worst = 4
PHY-1002 : len = 827392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.974487s wall, 2.984375s user + 0.062500s system = 3.046875s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 57.44, top5 = 51.78, top10 = 48.03, top15 = 45.43.
PHY-3001 : End congestion estimation;  2.277046s wall, 3.296875s user + 0.062500s system = 3.359375s CPU (147.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.575982s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000164274
PHY-3002 : Step(201): len = 626404, overlap = 26.25
PHY-3002 : Step(202): len = 614758, overlap = 45
PHY-3002 : Step(203): len = 604920, overlap = 67.75
PHY-3002 : Step(204): len = 598547, overlap = 84
PHY-3002 : Step(205): len = 594714, overlap = 97.75
PHY-3002 : Step(206): len = 592559, overlap = 102.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000328548
PHY-3002 : Step(207): len = 602449, overlap = 89.75
PHY-3002 : Step(208): len = 607799, overlap = 84
PHY-3002 : Step(209): len = 609931, overlap = 83.75
PHY-3002 : Step(210): len = 610994, overlap = 87.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022146s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.6%)

PHY-3001 : Legalized: Len = 629337, Over = 0
PHY-3001 : Spreading special nets. 87 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046589s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.6%)

PHY-3001 : 124 instances has been re-located, deltaX = 23, deltaY = 88, maxDist = 2.
PHY-3001 : Final: Len = 631275, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55670, tnet num: 12645, tinst num: 5921, tnode num: 65656, tedge num: 93552.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.965977s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (100.1%)

RUN-1004 : used memory is 511 MB, reserved memory is 499 MB, peak memory is 585 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3738/12693.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 781680, over cnt = 2000(5%), over = 3255, worst = 7
PHY-1002 : len = 791536, over cnt = 1248(3%), over = 1811, worst = 7
PHY-1002 : len = 810744, over cnt = 244(0%), over = 307, worst = 6
PHY-1002 : len = 814640, over cnt = 41(0%), over = 52, worst = 6
PHY-1002 : len = 816008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.592512s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (164.8%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 50.37, top10 = 46.95, top15 = 44.43.
PHY-1001 : End incremental global routing;  1.857439s wall, 2.828125s user + 0.062500s system = 2.890625s CPU (155.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.592774s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.792214s wall, 3.734375s user + 0.093750s system = 3.828125s CPU (137.1%)

OPT-1001 : Current memory(MB): used = 566, reserve = 560, peak = 585.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11550/12693.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 816008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100155s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (93.6%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 50.37, top10 = 46.95, top15 = 44.43.
OPT-1001 : End congestion update;  0.347430s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447415s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.8%)

OPT-0007 : Start: WNS 1937 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5795 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5921 instances, 5758 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 632943, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035131s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.0%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 632997, Over = 0
PHY-3001 : End incremental legalization;  0.296809s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (100.0%)

OPT-0007 : Iter 1: improved WNS 2624 TNS 0 NUM_FEPS 0 with 19 cells processed and 4557 slack improved
OPT-0007 : Iter 2: improved WNS 2624 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.170340s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (110.8%)

OPT-1001 : Current memory(MB): used = 587, reserve = 580, peak = 589.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447236s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11484/12693.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 817752, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 817832, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 817864, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 817928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.426428s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (117.3%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 50.37, top10 = 46.95, top15 = 44.43.
PHY-1001 : End incremental global routing;  0.672231s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (109.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.553316s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11559/12693.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 817928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101796s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.1%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 50.37, top10 = 46.95, top15 = 44.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.556310s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2624 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.241379
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2624ps with logic level 1 
RUN-1001 :       #2 path slack 2631ps with logic level 1 
RUN-1001 :       #3 path slack 2695ps with logic level 1 
OPT-1001 : End physical optimization;  8.671084s wall, 9.718750s user + 0.140625s system = 9.859375s CPU (113.7%)

RUN-1003 : finish command "place" in  41.545413s wall, 63.625000s user + 7.515625s system = 71.140625s CPU (171.2%)

RUN-1004 : used memory is 511 MB, reserved memory is 503 MB, peak memory is 589 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.477433s wall, 2.578125s user + 0.015625s system = 2.593750s CPU (175.6%)

RUN-1004 : used memory is 511 MB, reserved memory is 504 MB, peak memory is 589 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5925 instances
RUN-1001 : 2879 mslices, 2879 lslices, 115 pads, 34 brams, 3 dsps
RUN-1001 : There are total 12693 nets
RUN-1001 : 6493 nets have 2 pins
RUN-1001 : 4171 nets have [3 - 5] pins
RUN-1001 : 1340 nets have [6 - 10] pins
RUN-1001 : 406 nets have [11 - 20] pins
RUN-1001 : 277 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55670, tnet num: 12645, tinst num: 5921, tnode num: 65656, tedge num: 93552.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.744668s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (100.3%)

RUN-1004 : used memory is 522 MB, reserved memory is 519 MB, peak memory is 589 MB
PHY-1001 : 2879 mslices, 2879 lslices, 115 pads, 34 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 758480, over cnt = 2160(6%), over = 3720, worst = 7
PHY-1002 : len = 774856, over cnt = 1195(3%), over = 1787, worst = 6
PHY-1002 : len = 790656, over cnt = 468(1%), over = 673, worst = 6
PHY-1002 : len = 799992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 800056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.865775s wall, 2.984375s user + 0.078125s system = 3.062500s CPU (164.1%)

PHY-1001 : Congestion index: top1 = 55.43, top5 = 50.29, top10 = 46.45, top15 = 43.85.
PHY-1001 : End global routing;  2.145256s wall, 3.281250s user + 0.078125s system = 3.359375s CPU (156.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 588, reserve = 577, peak = 589.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 848, reserve = 840, peak = 848.
PHY-1001 : End build detailed router design. 4.514249s wall, 4.421875s user + 0.062500s system = 4.484375s CPU (99.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 166016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.875091s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 883, reserve = 876, peak = 883.
PHY-1001 : End phase 1; 2.880881s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6622 net; 22.864654s wall, 22.843750s user + 0.015625s system = 22.859375s CPU (100.0%)

PHY-1022 : len = 1.65109e+06, over cnt = 2028(0%), over = 2049, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 892, reserve = 886, peak = 892.
PHY-1001 : End initial routed; 39.548773s wall, 55.921875s user + 0.109375s system = 56.031250s CPU (141.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11532(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.310   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.879576s wall, 2.875000s user + 0.000000s system = 2.875000s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 899, reserve = 893, peak = 899.
PHY-1001 : End phase 2; 42.428442s wall, 58.796875s user + 0.109375s system = 58.906250s CPU (138.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.65109e+06, over cnt = 2028(0%), over = 2049, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.136228s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.62758e+06, over cnt = 932(0%), over = 933, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.909270s wall, 3.562500s user + 0.000000s system = 3.562500s CPU (122.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.62362e+06, over cnt = 200(0%), over = 200, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.182185s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (119.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.62466e+06, over cnt = 47(0%), over = 47, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.547170s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.6255e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.292072s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.202116s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.226039s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.391814s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.7%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.62586e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.133380s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.140108s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.4%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.164677s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.173781s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.9%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.62585e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.298999s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.3%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.62587e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.126855s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.5%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.62583e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.123631s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11532(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.305   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.850559s wall, 2.843750s user + 0.000000s system = 2.843750s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 670 feed throughs used by 453 nets
PHY-1001 : End commit to database; 2.035906s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 974, reserve = 971, peak = 974.
PHY-1001 : End phase 3; 12.342148s wall, 13.203125s user + 0.000000s system = 13.203125s CPU (107.0%)

PHY-1003 : Routed, final wirelength = 1.62583e+06
PHY-1001 : Current memory(MB): used = 978, reserve = 974, peak = 978.
PHY-1001 : End export database. 0.045103s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-1001 : End detail routing;  62.569143s wall, 79.687500s user + 0.171875s system = 79.859375s CPU (127.6%)

RUN-1003 : finish command "route" in  67.189465s wall, 85.406250s user + 0.265625s system = 85.671875s CPU (127.5%)

RUN-1004 : used memory is 975 MB, reserved memory is 972 MB, peak memory is 978 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10616   out of  19600   54.16%
#reg                     4440   out of  19600   22.65%
#le                     11146
  #lut only              6706   out of  11146   60.17%
  #reg only               530   out of  11146    4.76%
  #lut&reg               3910   out of  11146   35.08%
#dsp                        3   out of     29   10.34%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1506
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1084
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             196
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            81
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   56
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             41
#7        LED_Interface/light_clk                                                                     GCLK               lslice             LED_Interface/light_clk_reg_syn_9.q0      15
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_125.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11146  |9276    |1340    |4444    |34      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |619    |511     |75      |328     |0       |0       |
|    SD_top_inst                   |SD_top                                             |594    |486     |75      |305     |0       |0       |
|      sd_init_inst                |sd_init                                            |148    |110     |18      |75      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |187    |158     |17      |102     |0       |0       |
|      sd_read_inst                |sd_read                                            |259    |218     |40      |128     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |4      |4       |0       |3       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |414    |236     |71      |309     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |147    |89      |3       |143     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |65     |18      |3       |61      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |16     |16      |0       |14      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |14     |14      |0       |14      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |98     |81      |9       |61      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |2      |2       |0       |2       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |3      |3       |0       |1       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |4      |4       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1155   |703     |269     |668     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |309    |213     |3       |305     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |99     |20      |3       |95      |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |16     |16      |0       |14      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |30     |25      |0       |19      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |1      |1       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |2      |2       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |41     |30      |5       |30      |0       |0       |
|    smg_inst                      |smg                                                |30     |25      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |90     |72      |18      |52      |0       |0       |
|  UART1_RX                        |UART_RX                                            |18     |18      |0       |17      |0       |0       |
|  UART1_TX                        |UART_TX                                            |73     |73      |0       |26      |0       |0       |
|    FIFO                          |FIFO                                               |46     |46      |0       |15      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |10     |10      |0       |4       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |15     |12      |3       |11      |0       |0       |
|  kb                              |Keyboard                                           |273    |225     |48      |135     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |688    |419     |193     |331     |10      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |158    |95      |3       |153     |10      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |67     |15      |3       |62      |10      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |5       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |5       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |619    |422     |190     |242     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |83     |83      |0       |83      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |16     |16      |0       |16      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |499    |305     |190     |144     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |43     |43      |0       |43      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |9      |9       |0       |9       |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |641    |476     |101     |366     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |641    |476     |101     |366     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |261    |213     |40      |122     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |56     |56      |0       |24      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |165    |119     |40      |59      |0       |0       |
|        u_sdram_data              |sdram_data                                         |40     |38      |0       |39      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |380    |263     |61      |244     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |131    |98      |17      |99      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |4      |2       |0       |4       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |36     |30      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |31     |31      |0       |30      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |137    |79      |18      |110     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |19     |11      |0       |19      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |29      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |32     |17      |0       |32      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |314    |247     |54      |162     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |314    |247     |54      |162     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |92     |70      |18      |34      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |73     |54      |18      |46      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |104    |86      |18      |40      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |20     |12      |0       |19      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |4      |4       |0       |2       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |11     |11      |0       |11      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |10     |10      |0       |10      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5300   |5246    |46      |1455    |0       |3       |
|  video_driver_inst               |video_driver                                       |159    |91      |68      |19      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6433  
    #2          2       2594  
    #3          3       784   
    #4          4       760   
    #5        5-10      1427  
    #6        11-50     580   
    #7       51-100      12   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.912970s wall, 3.281250s user + 0.000000s system = 3.281250s CPU (171.5%)

RUN-1004 : used memory is 976 MB, reserved memory is 972 MB, peak memory is 1031 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55670, tnet num: 12645, tinst num: 5921, tnode num: 65656, tedge num: 93552.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.741026s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (99.6%)

RUN-1004 : used memory is 973 MB, reserved memory is 969 MB, peak memory is 1031 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12645 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5921
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12693, pip num: 132165
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 670
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3155 valid insts, and 385031 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100100000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.450382s wall, 125.171875s user + 0.296875s system = 125.468750s CPU (1007.8%)

RUN-1004 : used memory is 997 MB, reserved memory is 1001 MB, peak memory is 1173 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_193637.log"
