{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 21:08:08 2017 " "Info: Processing started: Sun Jun 11 21:08:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "F:/quartus/digital_clock/digital_clock.vwf " "Info: Using vector source file \"F:/quartus/digital_clock/digital_clock.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour0\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour0\[3\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour0\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour0\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour0\[2\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour0\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour0\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour0\[1\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour0\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour0\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour0\[0\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour0\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour1\[3\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour1\[2\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour1\[1\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "hour1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"hour1\[0\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "hour1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min0\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min0\[3\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min0\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min0\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min0\[2\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min0\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min0\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min0\[1\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min0\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min0\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min0\[0\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min0\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min1\[3\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min1\[2\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min1\[1\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "min1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"min1\[0\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "min1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec0\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec0\[3\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec0\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec0\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec0\[2\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec0\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec0\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec0\[1\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec0\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec0\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec0\[0\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec0\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec1\[3\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec1\[3\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec1\[3\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec1\[2\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec1\[2\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec1\[2\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec1\[1\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec1\[1\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec1\[1\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_INAME_FOR_CHANNEL" "sec1\[0\] " "Warning: Ignored node in vector source file. Can't find corresponding node name \"sec1\[0\]\" in design." {  } { { "F:/quartus/digital_clock/digital_clock.vwf" "" { Waveform "F:/quartus/digital_clock/digital_clock.vwf" "sec1\[0\]" "0 ps" "0 ps" "" } }  } 0 0 "Ignored node in vector source file. Can't find corresponding node name \"%1!s!\" in design." 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|digital_clock\|CLK_HIGH " "Warning: Can't find signal in vector source file for input pin \"\|digital_clock\|CLK_HIGH\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|digital_clock\|clk_quad " "Warning: Can't find signal in vector source file for input pin \"\|digital_clock\|clk_quad\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|digital_clock\|CLK_32768 " "Warning: Can't find signal in vector source file for input pin \"\|digital_clock\|CLK_32768\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|timer:inst\|ALARM_HOUR\[2\] " "Info: Register: \|digital_clock\|timer:inst\|ALARM_HOUR\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|timer:inst\|ALARM_HOUR\[3\] " "Info: Register: \|digital_clock\|timer:inst\|ALARM_HOUR\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|timer:inst\|CLK11 " "Info: Register: \|digital_clock\|timer:inst\|CLK11" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|debounce:inst3\|d3 " "Info: Register: \|digital_clock\|debounce:inst3\|d3" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|debounce:inst3\|d2 " "Info: Register: \|digital_clock\|debounce:inst3\|d2" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|debounce:inst3\|d1 " "Info: Register: \|digital_clock\|debounce:inst3\|d1" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|debounce:inst2\|d2 " "Info: Register: \|digital_clock\|debounce:inst2\|d2" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|debounce:inst2\|d1 " "Info: Register: \|digital_clock\|debounce:inst2\|d1" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|digital_clock\|debounce:inst2\|d3 " "Info: Register: \|digital_clock\|debounce:inst2\|d3" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      4.22 % " "Info: Simulation coverage is       4.22 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "303340 " "Info: Number of transitions in simulation is 303340" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 27 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 21:08:10 2017 " "Info: Processing ended: Sun Jun 11 21:08:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
