#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 26 19:21:59 2018
# Process ID: 4384
# Current directory: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.runs/synth_1
# Command line: vivado.exe -log Testing_IP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testing_IP.tcl
# Log file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.runs/synth_1/Testing_IP.vds
# Journal file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Testing_IP.tcl -notrace
Command: synth_design -top Testing_IP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 394.148 ; gain = 99.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testing_IP' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:27]
	Parameter Datapath bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Simon_64_128_parallel' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:11' bound to instance 'Simon_DUT' of component 'Simon_64_128_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Simon_64_128_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:25]
	Parameter Datapath bound to: 32 - type: integer 
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/mux.vhd:4' bound to instance 'INST_INMUX' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/mux.vhd:16]
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'MUX' (1#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/mux.vhd:16]
	Parameter width bound to: 32 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'parallel_tapped_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:4' bound to instance 'INST_IS_REG' of component 'parallel_tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:180]
INFO: [Synth 8-638] synthesizing module 'parallel_tapped_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:19]
	Parameter width bound to: 32 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parallel_tapped_shift_reg' (2#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd:19]
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RND_FUNCTION_parallel' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/rnd_function_parallel.vhd:4' bound to instance 'INST_RND_FUNCTION' of component 'Rnd_function_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:194]
INFO: [Synth 8-638] synthesizing module 'RND_FUNCTION_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/rnd_function_parallel.vhd:17]
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RND_FUNCTION_parallel' (3#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/rnd_function_parallel.vhd:17]
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/mux.vhd:4' bound to instance 'INST_KEY_MUX_IN' of component 'MUX' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:206]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/reg.vhd:4' bound to instance 'INST_Ki3' of component 'reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:216]
INFO: [Synth 8-638] synthesizing module '\reg ' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/reg.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (4#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/reg.vhd:16]
	Parameter width bound to: 32 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'normal_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd:6' bound to instance 'INST_Ki2_Ki1' of component 'normal_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:227]
INFO: [Synth 8-638] synthesizing module 'normal_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd:23]
	Parameter width bound to: 32 - type: integer 
	Parameter length bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'normal_shift_reg' (5#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/reg.vhd:4' bound to instance 'INST_Ki0' of component 'reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:240]
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'key_schedule_FUNCTION_parallel' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/key_schedule_function.vhd:4' bound to instance 'INST_KEY_SCHEDULE_FUNCTION' of component 'Key_schedule_function_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:250]
INFO: [Synth 8-638] synthesizing module 'key_schedule_FUNCTION_parallel' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/key_schedule_function.vhd:18]
	Parameter datapath bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'key_schedule_FUNCTION_parallel' (6#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/key_schedule_function.vhd:18]
INFO: [Synth 8-3491] module 'end_encrypt_shift_reg' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/end_encrypt_shift_reg.vhd:4' bound to instance 'INST_END_ENCRYPT_SHIFT_REG' of component 'end_encrypt_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:262]
INFO: [Synth 8-638] synthesizing module 'end_encrypt_shift_reg' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/end_encrypt_shift_reg.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element feedback_reg was removed.  [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/end_encrypt_shift_reg.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'end_encrypt_shift_reg' (7#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/end_encrypt_shift_reg.vhd:15]
INFO: [Synth 8-3491] module 'lfsr' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/lfsr.vhd:3' bound to instance 'INST_LFSR' of component 'lfsr' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:271]
INFO: [Synth 8-638] synthesizing module 'lfsr' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/lfsr.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element lfsr_feedback_reg was removed.  [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/lfsr.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element t_sequence_feedback_reg was removed.  [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/lfsr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (8#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/lfsr.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Simon_64_128_parallel' (9#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Simon_64_128.vhd:25]
	Parameter size bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'CNT' declared at 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/src/cnt.vhd:4' bound to instance 'INST_CNT' of component 'cnt' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:91]
INFO: [Synth 8-638] synthesizing module 'CNT' [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/src/cnt.vhd:17]
	Parameter size bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CNT' (10#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/src/cnt.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Testing_IP' (11#1) [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/sources_1/imports/new/Testing_IP.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 449.469 ; gain = 154.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 449.469 ; gain = 154.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 449.469 ; gain = 154.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Testing_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Testing_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 790.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 790.359 ; gain = 495.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 790.359 ; gain = 495.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 790.359 ; gain = 495.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Simon_64_128_parallel'
INFO: [Synth 8-5546] ROM "IS_CE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_encrypt_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_IN" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfsr_rst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfsr_ce" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 loading |                               00 |                               00
                    idle |                               01 |                               01
              processing |                               10 |                               10
             end_encrypt |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Simon_64_128_parallel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 790.359 ; gain = 495.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   4 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Testing_IP 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module parallel_tapped_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module RND_FUNCTION_parallel 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     32 Bit         XORs := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module normal_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module key_schedule_FUNCTION_parallel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input     32 Bit         XORs := 1     
Module end_encrypt_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module lfsr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module Simon_64_128_parallel 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
Module CNT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 790.359 ; gain = 495.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 790.359 ; gain = 495.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 808.602 ; gain = 513.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    11|
|4     |LUT3 |    16|
|5     |LUT4 |     6|
|6     |LUT5 |    72|
|7     |LUT6 |    39|
|8     |FDCE |     9|
|9     |FDPE |     3|
|10    |FDRE |   184|
|11    |FDSE |    13|
|12    |IBUF |     3|
|13    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------+------+
|      |Instance                       |Module                    |Cells |
+------+-------------------------------+--------------------------+------+
|1     |top                            |                          |   359|
|2     |  INST_CNT                     |CNT                       |    13|
|3     |  Simon_DUT                    |Simon_64_128_parallel     |   336|
|4     |    INST_END_ENCRYPT_SHIFT_REG |end_encrypt_shift_reg     |     2|
|5     |    INST_IS_REG                |parallel_tapped_shift_reg |   133|
|6     |    INST_Ki0                   |\reg                      |    32|
|7     |    INST_Ki2_Ki1               |normal_shift_reg          |   108|
|8     |    INST_Ki3                   |reg_0                     |    32|
|9     |    INST_LFSR                  |lfsr                      |    25|
+------+-------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 812.750 ; gain = 517.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 812.750 ; gain = 176.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 812.750 ; gain = 517.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 812.750 ; gain = 529.145
INFO: [Common 17-1381] The checkpoint 'F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_64_128_parallel/Simon_64_128_parallel.runs/synth_1/Testing_IP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_synth.rpt -pb Testing_IP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 812.750 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 26 19:23:20 2018...
