Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep 24 14:00:59 2022
| Host         : DESKTOP-7MQ3KNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file q2_timing_summary_routed.rpt -pb q2_timing_summary_routed.pb -rpx q2_timing_summary_routed.rpx -warn_on_violation
| Design       : q2
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 5.319ns (48.214%)  route 5.713ns (51.786%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.694     5.143    sw_IBUF[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.152     5.295 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.019     7.314    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    11.032 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.032    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.692ns  (logic 5.322ns (49.781%)  route 5.369ns (50.219%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.695     5.144    sw_IBUF[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152     5.296 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     6.970    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    10.692 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.692    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.689ns  (logic 5.314ns (49.715%)  route 5.375ns (50.285%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.706     5.159    sw_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.154     5.313 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     6.982    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    10.689 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.689    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 5.102ns (47.871%)  route 5.555ns (52.129%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.695     5.144    sw_IBUF[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.268 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     7.128    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.657 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.657    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.531ns  (logic 5.112ns (48.545%)  route 5.419ns (51.455%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           3.706     5.159    sw_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     5.283 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.712     6.996    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.531 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.531    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.515ns  (logic 5.108ns (48.573%)  route 5.408ns (51.427%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.694     5.143    sw_IBUF[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     5.267 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713     6.980    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.515 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.515    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 5.104ns (50.563%)  route 4.990ns (49.437%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=7, routed)           3.326     4.774    sw_IBUF[3]
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.124     4.898 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.664     6.563    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.094 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.094    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.498ns (47.879%)  route 1.631ns (52.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.300     1.521    sw_IBUF[0]
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.566 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.897    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.129 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.129    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.313ns  (logic 1.502ns (45.330%)  route 1.811ns (54.670%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.454     1.675    sw_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.720 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.077    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.313 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.333ns  (logic 1.552ns (46.564%)  route 1.781ns (53.436%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.453     1.674    sw_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.048     1.722 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.050    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.333 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.333    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 1.511ns (45.296%)  route 1.825ns (54.704%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.470     1.700    sw_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.745 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     2.099    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.335 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.335    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.542ns (46.058%)  route 1.806ns (53.942%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.470     1.700    sw_IBUF[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.042     1.742 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.077    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.348 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.348    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.363ns  (logic 1.496ns (44.485%)  route 1.867ns (55.515%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.453     1.674    sw_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.719 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.133    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.363 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.363    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.468ns  (logic 1.549ns (44.664%)  route 1.919ns (55.336%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.454     1.675    sw_IBUF[0]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.049     1.724 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.465     2.189    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.468 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





