/data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
/home/capstone9/capstone/lab4_front-end_ver5/SIM/PRE/fp_mac.mapped.v
/home/capstone9/capstone/lab4_front-end_ver5/SIM/TESTBENCH/tb_fp_mac.v
