
*** Running vivado
    with args -log sinewave_gen_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sinewave_gen_top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sinewave_gen_top.tcl -notrace
Command: synth_design -top sinewave_gen_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 781584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1306.656 ; gain = 81.000 ; free physical = 13571 ; free virtual = 20755
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sinewave_gen_top' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/sine_gen_top.vhd:12]
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-781559-lorsi-ThinkPad-T490/realtime/ila_0_stub.vhdl:5' bound to instance 'sine_ila' of component 'ila_0' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/sine_gen_top.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-781559-lorsi-ThinkPad-T490/realtime/ila_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'buttons_vio' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-781559-lorsi-ThinkPad-T490/realtime/buttons_vio_stub.vhdl:5' bound to instance 'vio_buttons' of component 'buttons_vio' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/sine_gen_top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'buttons_vio' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/.Xil/Vivado-781559-lorsi-ThinkPad-T490/realtime/buttons_vio_stub.vhdl:15]
INFO: [Synth 8-3491] module 'sine_gen' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/components/sine_gen.vhd:6' bound to instance 'sine_gen_inst' of component 'sine_gen' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/sine_gen_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'sine_gen' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/components/sine_gen.vhd:15]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'button_counter' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/components/button_counter.vhd:6' bound to instance 'buttons_counter' of component 'button_counter' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/components/sine_gen.vhd:55]
INFO: [Synth 8-638] synthesizing module 'button_counter' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/components/button_counter.vhd:19]
	Parameter N bound to: 5 - type: integer 
	Parameter N_BITS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_counter' (1#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/components/button_counter.vhd:19]
	Parameter OUTPUT_WIDTH bound to: 10 - type: integer 
	Parameter COUNT_OFFSET_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'generic_counter' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/generic_counter.vhd:5' bound to instance 'counter' of component 'generic_counter' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/components/sine_gen.vhd:63]
INFO: [Synth 8-638] synthesizing module 'generic_counter' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/generic_counter.vhd:19]
	Parameter OUTPUT_WIDTH bound to: 10 - type: integer 
	Parameter COUNT_OFFSET_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_counter' (2#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/generic_counter.vhd:19]
INFO: [Synth 8-3491] module 'sine_lut' declared at '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_lut.vhd:5' bound to instance 'sine' of component 'sine_lut' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/components/sine_gen.vhd:73]
INFO: [Synth 8-638] synthesizing module 'sine_lut' [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_lut.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_lut.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sine_lut' (3#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_lut.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sine_gen' (4#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/components/sine_gen.vhd:15]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sine_gen_inst'. This will prevent further optimization [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/sine_gen_top.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'sinewave_gen_top' (5#1) [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/imports/src/sine_gen_top.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.266 ; gain = 126.609 ; free physical = 13582 ; free virtual = 20767
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.266 ; gain = 126.609 ; free physical = 13580 ; free virtual = 20765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1352.266 ; gain = 126.609 ; free physical = 13580 ; free virtual = 20765
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/buttons_vio/buttons_vio/buttons_vio_in_context.xdc] for cell 'vio_buttons'
Finished Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/buttons_vio/buttons_vio/buttons_vio_in_context.xdc] for cell 'vio_buttons'
Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'sine_ila'
Finished Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'sine_ila'
Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/contraints/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/contraints/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/contraints/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sinewave_gen_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sinewave_gen_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1668.367 ; gain = 0.000 ; free physical = 13338 ; free virtual = 20523
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13409 ; free virtual = 20594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13409 ; free virtual = 20593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_buttons. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sine_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13408 ; free virtual = 20593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13400 ; free virtual = 20585
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module button_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13366 ; free virtual = 20552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|sine_lut    | data_out      | 1024x8        | LUT            | 
|sine_gen    | sine/data_out | 1024x8        | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13239 ; free virtual = 20425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13239 ; free virtual = 20425
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13236 ; free virtual = 20423
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13235 ; free virtual = 20421
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13234 ; free virtual = 20421
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13234 ; free virtual = 20421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13234 ; free virtual = 20420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13234 ; free virtual = 20420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13233 ; free virtual = 20420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |buttons_vio   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |buttons_vio_bbox_1 |     1|
|2     |ila_0_bbox_0       |     1|
|3     |BUFG               |     1|
|4     |CARRY4             |     3|
|5     |LUT1               |    11|
|6     |LUT2               |     4|
|7     |LUT3               |     4|
|8     |LUT5               |     1|
|9     |LUT6               |   112|
|10    |MUXF7              |    38|
|11    |MUXF8              |    19|
|12    |FDRE               |    25|
|13    |IBUF               |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |   221|
|2     |  sine_gen_inst     |sine_gen        |   206|
|3     |    buttons_counter |button_counter  |     9|
|4     |    counter         |generic_counter |    26|
|5     |    sine            |sine_lut        |   171|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13233 ; free virtual = 20420
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1668.367 ; gain = 126.609 ; free physical = 13292 ; free virtual = 20478
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1668.367 ; gain = 442.711 ; free physical = 13292 ; free virtual = 20478
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1682.375 ; gain = 472.727 ; free physical = 13285 ; free virtual = 20472
INFO: [Common 17-1381] The checkpoint '/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.runs/synth_1/sinewave_gen_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sinewave_gen_top_utilization_synth.rpt -pb sinewave_gen_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1706.387 ; gain = 0.000 ; free physical = 13288 ; free virtual = 20475
INFO: [Common 17-206] Exiting Vivado at Sun Oct 10 23:51:21 2021...
