LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY ShiftLeft IS
    PORT (
        PC : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
        X : OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
END ShiftLeft;

ARCHITECTURE SL OF ShiftLeft IS
BEGIN
    X <= PC + "00000000000000000000000000000100";
END;