#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 27 09:24:14 2023
# Process ID: 9036
# Current directory: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9476 D:\Oscar\TEC\Octavo_Semestre\FPGA\Unidad 2\EJE_TEST\EJE_TEST.xpr
# Log file: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/vivado.log
# Journal file: D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.ADC_CONVERSION_RATE {39}] [get_bd_cells xadc_wiz_0]
endgroup
make_wrapper -files [get_files {{D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}}] -top
reset_run synth_1
reset_run design_1_xadc_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {15} CONFIG.DIN_FROM {15} CONFIG.DOUT_WIDTH {12}] [get_bd_cells xlslice_0]
endgroup
update_module_reference design_1_Cuantificador_0_0
make_wrapper -files [get_files {{D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}}] -top
make_wrapper -files [get_files {{D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}}] -top
update_module_reference design_1_Cuantificador_0_0
update_module_reference design_1_Cuantificador_0_0
delete_bd_objs [get_bd_nets xadc_wiz_0_do_out]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din]
undo
undo
set_property location {1 334 685} [get_bd_cells xlslice_1]
delete_bd_objs [get_bd_cells xlslice_1]
make_wrapper -files [get_files {{D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}}] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
startgroup
set_property -dict [list CONFIG.ACQUISITION_TIME {10} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {VP_VN} CONFIG.SINGLE_CHANNEL_ACQUISITION_TIME {true}] [get_bd_cells xadc_wiz_0]
endgroup
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.srcs/sources_1/bd/design_1/design_1.bd}}]
synth_design -rtl -name rtl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {D:/Oscar/TEC/Octavo_Semestre/FPGA/Unidad 2/EJE_TEST/EJE_TEST.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
