C:/ECAD/lscc/diamond/3.14/bin/nt64/moduleparser.exe -PROJ tb_apb_wb_bridge_questa -pf C:/ECAD/lscc/diamond/3.14/cae_library/synthesis/vhdl/machxo2.vhd -lib machxo2 -pf C:/ECAD/lscc/diamond/3.14/cae_library/synthesis/verilog/machxo2.v -pkg C:/ECAD/lscc/diamond/3.14/cae_library/vhdl_packages/vdbs -lst C:/ECAD/FPGA_Designs/IP Cores/apb_wb_bridge/tb_apb_wb_bridge_questa/source_files.lst