module wideexpr_00462(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {4{6'sb100101}};
  assign y1 = 3'sb100;
  assign y2 = ({4{$signed({2{$signed(u6)}})}})^~(({4{($signed(2'sb00))^~(s1)}})>((5'b01110)-((ctrl[6]?(u4)|(5'sb01111):(5'sb01111)>=(s7)))));
  assign y3 = +(((ctrl[0]?(-(+(s3)))<<(((4'sb0110)<<((ctrl[3]?s0:s3)))<<<(6'b000011)):s1))>>>(&(!($signed(((s0)==(s1))&((2'sb10)-(s0)))))));
  assign y4 = s3;
  assign y5 = ~|(~^((ctrl[0]?s5:(((ctrl[5]?$signed((3'sb101)>>>(5'sb10111)):s6))!=(+((ctrl[4]?(s2)^~(s7):$signed(5'sb10100)))))>>>((ctrl[4]?((ctrl[6]?-(3'sb110):$signed(s2)))>>(~^($unsigned(u0))):(ctrl[2]?((ctrl[5]?s5:s3))>>(s0):s3))))));
  assign y6 = $signed(2'sb01);
  assign y7 = ((s1)<<((({1{u4}})<($signed(1'sb1)))<({$signed(s4)})))|(3'sb101);
endmodule
