INSN_EMULATE	,	V_24
pr_debug	,	F_25
__user_swp_asm	,	F_27
prev	,	V_21
"CPU[%u] cannot support the emulation of %s"	,	L_3
extra2	,	V_47
extra1	,	V_46
remove_emulation_hooks	,	F_5
INSN_UNDEF	,	V_23
raw_spin_unlock_irqrestore	,	F_15
hook	,	V_4
insn_emulation_mode	,	V_20
enable	,	V_12
pr_warn	,	F_14
instr	,	V_67
INSN_HW	,	V_19
pr_notice	,	F_4
setend_set_hw_mode	,	F_47
write	,	V_35
"\"%s\" (%ld) uses deprecated CP15 Barrier instruction at 0x%llx\n"	,	L_16
likely	,	F_28
comm	,	V_80
current_mode	,	V_18
"SWP instruction on unaligned pointer!\n"	,	L_6
"mcr p15, 0, Rt, c7, c10, 4 ; dsb"	,	L_14
__user	,	T_2
run_all_insn_set_hw_mode	,	F_11
"swp"	,	L_10
CONFIG_SETEND_EMULATION	,	V_91
INSN_DEPRECATED	,	V_28
loff_t	,	T_4
register_insn_emulation_sysctl	,	F_22
rc	,	V_15
node	,	V_31
rt2	,	V_70
sysctl	,	V_42
aarch32_insn_extract_reg_num	,	F_35
CONFIG_CP15_BARRIER_EMULATION	,	V_89
GFP_KERNEL	,	V_25
"swpb"	,	L_9
swp_handler	,	F_33
rn	,	V_69
"Enabled %s support\n"	,	L_5
status	,	V_27
register_undef_hook	,	F_3
trace_instruction_emulation	,	F_37
"SWP{B} emulation: access to 0x%08x not allowed!\n"	,	L_8
flags	,	V_16
ARM_OPCODE_CONDITION_UNCOND	,	V_61
emulate_swpX	,	F_24
temp2	,	V_55
cp15_barrier_set_hw_mode	,	F_45
"setend instruction emulation is not supported on the system"	,	L_20
cpu_supports_mixed_endian_el0	,	F_48
current	,	V_57
"addr in r%d-&gt;0x%08x, dest is r%d, source in r%d-&gt;0x%08x)\n"	,	L_7
min	,	V_26
cp15barrier_handler	,	F_40
hooks	,	V_5
ctl_abi	,	V_94
insn_emulation	,	V_9
table	,	V_34
cond_resched	,	F_30
"SWP{B} emulation: access caused memory abort!\n"	,	L_12
destreg	,	V_68
ARM_OPCODE_CONDTEST_UNCOND	,	V_64
pr_warn_ratelimited	,	F_38
address	,	V_50
"\"%s\" (%ld) uses obsolete SWP{B} instruction at 0x%llx\n"	,	L_11
compat_setend_handler	,	F_49
"Disabled %s support\n"	,	L_4
max	,	V_29
"\"%s\" (%ld) uses deprecated setend instruction at 0x%llx\n"	,	L_19
pr_info	,	F_55
update_insn_emulation_mode	,	F_16
sy	,	V_82
EAGAIN	,	V_56
user_regs	,	V_76
i	,	V_40
EFAULT	,	V_53
regs	,	V_66
run_all_cpu_set_hw_mode	,	F_9
perf_sw_event	,	F_34
disable_insn_hw_mode	,	F_8
EINVAL	,	V_13
insn	,	V_10
big_endian	,	V_85
__init	,	T_1
access_ok	,	F_36
"mcr p15, 0, Rt, c7, c5, 4 ; isb"	,	L_15
register_sysctl_table	,	F_23
VERIFY_WRITE	,	V_78
emulation_proc_handler	,	F_20
cp15_barrier_ops	,	V_90
insns_sysctl	,	V_41
A32_RN_OFFSET	,	V_74
aarch32_insn_mcr_extract_opc2	,	F_42
data	,	V_8
insn_emulation_lock	,	V_17
insn_emulation_ops	,	V_1
"setend le"	,	L_18
armv8_deprecated_init	,	F_52
IS_ENABLED	,	F_53
pstate	,	V_73
pid	,	V_81
config_sctlr_el1	,	F_46
undef_hook	,	V_3
size_t	,	T_3
opcode	,	V_58
A32_RT_OFFSET	,	V_77
mode	,	V_43
setend_ops	,	V_92
arm64_notify_segfault	,	F_39
CONFIG_SWP_EMULATION	,	V_87
u32	,	T_6
buffer	,	V_36
cpuhp_setup_state_nocalls	,	F_56
unregister_undef_hook	,	F_6
ret	,	V_22
res	,	V_51
aarch32_check_condition	,	F_31
nr_insn_emulated	,	V_32
ARM_OPCODE_CONDTEST_PASS	,	V_62
register_insn_emulation	,	F_17
pt_regs	,	V_65
instr_mask	,	V_6
cpu	,	V_14
"Removed %s emulation handler\n"	,	L_2
t16_setend_handler	,	F_51
swp_ops	,	V_88
CPUHP_AP_ARM64_ISNDEP_STARTING	,	V_93
signal_pending	,	F_29
dsb	,	F_44
ops	,	V_2
ARM_OPCODE_CONDTEST_FAIL	,	V_63
PERF_COUNT_SW_EMULATION_FAULTS	,	V_71
raw_spin_lock_irqsave	,	F_12
aarch32_opcode_cond_checks	,	F_32
name	,	V_7
set_hw_mode	,	V_11
system_supports_mixed_endian_el0	,	F_54
list_add	,	F_19
__user_swpb_asm	,	F_26
"Registered %s emulation handler\n"	,	L_1
list_for_each_entry	,	F_13
maxlen	,	V_44
child	,	V_49
SCTLR_EL1_SED	,	V_84
BUG_ON	,	F_2
__kprobes	,	T_5
lenp	,	V_37
on_each_cpu	,	F_10
psr	,	V_59
COMPAT_PSR_E_BIT	,	V_86
ppos	,	V_38
kzalloc	,	F_18
proc_dointvec_minmax	,	F_21
SCTLR_EL1_CP15BEN	,	V_83
INSN_OBSOLETE	,	V_30
proc_handler	,	V_48
a32_setend_handler	,	F_50
register_emulation_hooks	,	F_1
temp	,	V_54
aarch32_insn_mcr_extract_crm	,	F_41
cc_bits	,	V_60
ctl_table	,	V_33
fault	,	V_79
A32_RT2_OFFSET	,	V_75
pc	,	V_72
TYPE_SWPB	,	V_52
dmb	,	F_43
"mcr p15, 0, Rt, c7, c10, 5 ; dmb"	,	L_13
enable_insn_hw_mode	,	F_7
prev_mode	,	V_39
procname	,	V_45
"setend be"	,	L_17
"arm64/isndep:starting"	,	L_21
