data_out_mem.v,verilog,xil_defaultlib,../../../../MCU_Acceptance.srcs/sources_1/ip/data_out_mem/sim/data_out_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
