#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep  4 12:50:27 2025
# Process ID         : 128562
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1
# Command line       : vivado -log fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga.vdi
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 2021.512 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 14000 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: link_design -top fpga -part xc7vx690tffg1761-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/pcie3_7x_0.dcp' for cell 'pcie3_7x_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1894.273 ; gain = 0.000 ; free physical = 7357 ; free virtual = 12521
INFO: [Netlist 29-17] Analyzing 1794 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc] for cell 'pcie3_7x_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc:128]
INFO: [Timing 38-2] Deriving generated clocks [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc:128]
create_generated_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.004 ; gain = 760.453 ; free physical = 6526 ; free virtual = 11692
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.gen/sources_1/ip/pcie3_7x_0/source/pcie3_7x_0-PCIE_X0Y0.xdc] for cell 'pcie3_7x_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.OVERTEMPSHUTDOWN' because the property does not exist. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:9]
Resolution: Create this property using create_property command before setting it.
WARNING: [Vivado 12-584] No ports matched 'clk_200mhz_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_200mhz_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_200mhz_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_200mhz_p]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_led[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_mgt_refclk_p'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_mgt_refclk_n'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_clk_rst'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[0]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[1]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_fault'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sfp_clk_rst'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:104]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports sfp_clk_rst]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:104]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_clk_rst'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports sfp_clk_rst]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:108]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_mod_detect'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {sfp_1_mod_detect sfp_2_mod_detect sfp_3_mod_detect sfp_4_mod_detect}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:110]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sfp_1_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_rs[*]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {{sfp_1_rs[*]} {sfp_2_rs[*]} {sfp_3_rs[*]} {sfp_4_rs[*]}}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_los'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {get_ports sfp_1_los sfp_2_los sfp_3_los sfp_4_los}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'sfp_1_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'sfp_2_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'sfp_3_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'sfp_4_tx_disable'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {get_ports sfp_1_tx_disable sfp_2_tx_disable sfp_3_tx_disable sfp_4_tx_disable}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:116]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {get_ports sfp_1_tx_fault sfp_2_tx_fault sfp_3_tx_fault get_ports sfp_4_tx_fault}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports {i2c_sda i2c_scl i2c_mux_reset}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:124]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {i2c_sda i2c_scl i2c_mux_reset}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports {i2c_sda i2c_scl}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:126]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {i2c_sda i2c_scl}]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.004 ; gain = 0.000 ; free physical = 6516 ; free virtual = 11682
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 781 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 207 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E(x4)): 536 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

15 Infos, 100 Warnings, 74 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2927.004 ; gain = 1455.926 ; free physical = 6516 ; free virtual = 11682
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2935.008 ; gain = 0.000 ; free physical = 6472 ; free virtual = 11638

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2922ff2f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2937.977 ; gain = 2.969 ; free physical = 6473 ; free virtual = 11639

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2922ff2f8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6158 ; free virtual = 11324

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2922ff2f8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6158 ; free virtual = 11324
Phase 1 Initialization | Checksum: 2922ff2f8

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6158 ; free virtual = 11324

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2922ff2f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6158 ; free virtual = 11324

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2922ff2f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6150 ; free virtual = 11316
Phase 2 Timer Update And Timing Data Collection | Checksum: 2922ff2f8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6150 ; free virtual = 11316

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 139 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22d8345b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6151 ; free virtual = 11317
Retarget | Checksum: 22d8345b7
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2179262c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6151 ; free virtual = 11317
Constant propagation | Checksum: 2179262c8
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6151 ; free virtual = 11317
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6144 ; free virtual = 11310
Phase 5 Sweep | Checksum: 1803c73fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3249.875 ; gain = 0.000 ; free physical = 6144 ; free virtual = 11310
Sweep | Checksum: 1803c73fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1827 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20113e903

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311
BUFG optimization | Checksum: 20113e903
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20113e903

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311
Shift Register Optimization | Checksum: 20113e903
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1803c73fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311
Post Processing Netlist | Checksum: 1803c73fb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1df00a1ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3281.891 ; gain = 0.000 ; free physical = 6145 ; free virtual = 11311
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1df00a1ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311
Phase 9 Finalization | Checksum: 1df00a1ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              8  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |            1827  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1df00a1ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3281.891 ; gain = 32.016 ; free physical = 6145 ; free virtual = 11311

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 45 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 30 newly gated: 1 Total Ports: 90
Ending PowerOpt Patch Enables Task | Checksum: 16caa0231

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5785 ; free virtual = 10954
Ending Power Optimization Task | Checksum: 16caa0231

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3708.930 ; gain = 427.039 ; free physical = 5785 ; free virtual = 10954

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2c9e15050

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5797 ; free virtual = 10966
Ending Final Cleanup Task | Checksum: 2c9e15050

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5797 ; free virtual = 10967

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5797 ; free virtual = 10967
Ending Netlist Obfuscation Task | Checksum: 2c9e15050

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5797 ; free virtual = 10967
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 100 Warnings, 74 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3708.930 ; gain = 781.926 ; free physical = 5797 ; free virtual = 10967
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5803 ; free virtual = 10976
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5803 ; free virtual = 10976
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5801 ; free virtual = 10975
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10976
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10977
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10979
Write Physdb Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10980
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5777 ; free virtual = 10956
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f390a72f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5777 ; free virtual = 10956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5777 ; free virtual = 10956

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa5e9c87

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5785 ; free virtual = 10964

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2199c7b97

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5776 ; free virtual = 10955

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2199c7b97

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5776 ; free virtual = 10955
Phase 1 Placer Initialization | Checksum: 2199c7b97

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5776 ; free virtual = 10955

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24ff43f1e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5793 ; free virtual = 10973

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 237d5748b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5817 ; free virtual = 10994

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 237d5748b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5817 ; free virtual = 10994

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 284a73073

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10982

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21bf929d1

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10982

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 152 LUTNM shape to break, 1402 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 108, two critical 44, total 152, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 784 nets or LUTs. Breaked 152 LUTs, combined 632 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1408] Pass 1. Identified 1 candidate net for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10982
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 14 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_0. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_1. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_3. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_2. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_3. 40 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_fifo_out_tlp_data_reg_2. 72 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_0. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_0. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_3. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_11. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/axi_ram_inst/mem_reg_7. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_2. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[0].mem_reg_reg_1. 64 registers were pushed out.
INFO: [Physopt 32-665] Processed cell core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_ram_inst/genblk1[1].mem_reg_reg_1. 64 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 800 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10982
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10982

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          152  |            632  |                   784  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          800  |              0  |                    14  |           0  |           1  |  00:00:02  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          952  |            632  |                   798  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 17463ee47

Time (s): cpu = 00:01:35 ; elapsed = 00:00:45 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5807 ; free virtual = 10984
Phase 2.5 Global Place Phase2 | Checksum: 1b7c10b6f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5808 ; free virtual = 10985
Phase 2 Global Placement | Checksum: 1b7c10b6f

Time (s): cpu = 00:01:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5808 ; free virtual = 10985

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 171ce69dc

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5808 ; free virtual = 10986

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f982956b

Time (s): cpu = 00:01:58 ; elapsed = 00:00:55 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5811 ; free virtual = 10987

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2176d67d7

Time (s): cpu = 00:01:59 ; elapsed = 00:00:56 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5811 ; free virtual = 10987

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2382108cf

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5811 ; free virtual = 10987

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20e32b3a5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:03 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5800 ; free virtual = 10978

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2c7359db3

Time (s): cpu = 00:02:27 ; elapsed = 00:01:12 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5773 ; free virtual = 10951

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2856acbbc

Time (s): cpu = 00:02:29 ; elapsed = 00:01:13 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5774 ; free virtual = 10951

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20de7f775

Time (s): cpu = 00:02:29 ; elapsed = 00:01:14 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5774 ; free virtual = 10951

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2b1ff0c70

Time (s): cpu = 00:02:53 ; elapsed = 00:01:23 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5781 ; free virtual = 10958
Phase 3 Detail Placement | Checksum: 2b1ff0c70

Time (s): cpu = 00:02:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3708.930 ; gain = 0.000 ; free physical = 5781 ; free virtual = 10958

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2d0fb67be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.923 | TNS=-313.697 |
Phase 1 Physical Synthesis Initialization | Checksum: 24bb40454

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5756 ; free virtual = 10934
INFO: [Place 46-33] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2ad3ccc93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5756 ; free virtual = 10934
Phase 4.1.1.1 BUFG Insertion | Checksum: 2d0fb67be

Time (s): cpu = 00:03:16 ; elapsed = 00:01:31 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5756 ; free virtual = 10934

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.866. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b783a587

Time (s): cpu = 00:03:38 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928

Time (s): cpu = 00:03:38 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928
Phase 4.1 Post Commit Optimization | Checksum: 1b783a587

Time (s): cpu = 00:03:39 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b783a587

Time (s): cpu = 00:03:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b783a587

Time (s): cpu = 00:03:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928
Phase 4.3 Placer Reporting | Checksum: 1b783a587

Time (s): cpu = 00:03:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5750 ; free virtual = 10928

Time (s): cpu = 00:03:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16fe34773

Time (s): cpu = 00:03:40 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928
Ending Placer Task | Checksum: 1431ff5b8

Time (s): cpu = 00:03:41 ; elapsed = 00:01:54 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928
119 Infos, 100 Warnings, 74 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:49 ; elapsed = 00:01:56 . Memory (MB): peak = 3738.496 ; gain = 29.566 ; free physical = 5750 ; free virtual = 10928
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10924
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5709 ; free virtual = 10888
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5730 ; free virtual = 10916
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5702 ; free virtual = 10922
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5702 ; free virtual = 10922
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5694 ; free virtual = 10915
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5694 ; free virtual = 10918
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5694 ; free virtual = 10920
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5694 ; free virtual = 10920
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5720 ; free virtual = 10910
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 18.33s |  WALL: 5.58s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5720 ; free virtual = 10910

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.942 |
Phase 1 Physical Synthesis Initialization | Checksum: 172966d4b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5723 ; free virtual = 10913
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.942 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 172966d4b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5723 ; free virtual = 10913

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.942 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.934 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.875 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata_reg[2]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.564 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[6]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.504 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_7_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.501 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.496 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg_reg[105]_0[64]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.366 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.354 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.306 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/tlp_state_reg_reg[0]_1.  Re-placed instance core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/op_count_reg[3]_i_13
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/tlp_state_reg_reg[0]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-278.104 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-278.062 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-278.065 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_5_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_5_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-278.062 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-278.051 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_5_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.957 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_tlp_hdr_reg_reg[32]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.528 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.525 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.521 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.515 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.508 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[0]_i_15_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_16_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.307 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[6]_i_5_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[6]_i_5_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.305 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.289 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_6_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.281 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/tx_rd_req_tlp_hdr_reg[70]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.790 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_7_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_7_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.714 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata_reg[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.665 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_8_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.656 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.552 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_16_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.522 |
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.010 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/tlp_state_reg_reg[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/tlp_state_reg_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.129 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[7]_i_3_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[7]_i_3
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-277.052 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-276.459 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/tlp_state_reg_reg[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-275.136 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg_reg[5]_i_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_last_tlp2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg_reg_n_0_[1].  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg_reg[1]
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_pcie_addr_reg_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-275.088 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-275.088 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5731 ; free virtual = 10921
Phase 3 Critical Path Optimization | Checksum: 1adf8ef52

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5731 ; free virtual = 10921

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-275.088 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_9_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_9_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-275.087 |
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_9_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_9_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-275.083 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cplh_fc_count_reg[3]_i_4_comp_2.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_next[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-274.876 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-274.856 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[511]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[511]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_54.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[503]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_3_54. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-274.714 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata_reg[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata_reg[4]_i_8_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata_reg[4]_i_8
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata_reg[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-274.655 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[439]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_2_102.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/ram_wr_cmd_data_pipe_reg[463]_i_2
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/out_fifo_out_tlp_data_reg_2_102. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-273.992 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[0]_i_15_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg[0]_i_20_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-272.792 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_count_reg[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/in12[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_count_next0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/op_count_next0_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[2]_i_1_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[2]_i_1
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axi_master_isnt/pcie_axi_master_rd_inst/tlp_cmd_dword_len_reg[2]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-272.213 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/addr_reg[3]_i_3_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/pcie_us_if_inst/pcie_us_if_rc_inst/pcie_tlp_fifo_inst/out_tlp_hdr_reg_reg[32]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.635 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_ram_stride_reg_reg[8]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.513 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.512 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.510 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_2_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.508 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_5_comp_1.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.504 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/pcie_axil_master_inst/axil_ctrl_rdata_reg[21]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.369 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_7_n_0. Critical path length was reduced through logic transformation on cell core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_7_comp.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.368 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/axil_ctrl_rdata[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/core_inst/dma_write_block_ram_stride_reg_reg[13]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.244 |
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gt_txsyncout_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pipe_tx_rcvr_det. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0.  Re-placed instance core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15
INFO: [Physopt 32-735] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[3]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.240 |
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_count_reg[7]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cpld_fc_reg[8]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg_reg[5]_i_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_last_tlp2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/pcie_tag_table_start_cplh_fc_reg[5]_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/active_cpld_fc_av_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net core_inst/example_core_pcie_us_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/req_op_count_reg_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.866 | TNS=-271.240 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10926
Phase 4 Critical Path Optimization | Checksum: 1c443720e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10926
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.866 | TNS=-271.240 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          5.702  |            1  |              0  |                    55  |           0  |           2  |  00:00:11  |
|  Total          |          0.000  |          5.702  |            1  |              0  |                    55  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5736 ; free virtual = 10926
Ending Physical Synthesis Task | Checksum: 22057dc1e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10925
INFO: [Common 17-83] Releasing license: Implementation
424 Infos, 100 Warnings, 74 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10925
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5730 ; free virtual = 10927
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10922
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10922
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10922
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10926
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10928
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3738.496 ; gain = 0.000 ; free physical = 5692 ; free virtual = 10928
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 24 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6e36d984 ConstDB: 0 ShapeSum: 98f0ab41 RouteDB: 3f19ac85
Post Restoration Checksum: NetGraph: cb87aa79 | NumContArr: 16990df3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26772ada6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:59 . Memory (MB): peak = 4043.184 ; gain = 304.688 ; free physical = 5392 ; free virtual = 10594

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26772ada6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 4043.184 ; gain = 304.688 ; free physical = 5393 ; free virtual = 10594

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26772ada6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 4043.184 ; gain = 304.688 ; free physical = 5393 ; free virtual = 10594
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 164a3481e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:09 . Memory (MB): peak = 4251.824 ; gain = 513.328 ; free physical = 5179 ; free virtual = 10380
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.858 | TNS=-251.009| WHS=-0.460 | THS=-4795.314|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000939442 %
  Global Horizontal Routing Utilization  = 0.000579978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 35945
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 35944
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2441c36f6

Time (s): cpu = 00:02:22 ; elapsed = 00:01:12 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5163 ; free virtual = 10365

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2441c36f6

Time (s): cpu = 00:02:23 ; elapsed = 00:01:12 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5163 ; free virtual = 10365

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2ae39a6ae

Time (s): cpu = 00:03:05 ; elapsed = 00:01:20 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5165 ; free virtual = 10367
Phase 4 Initial Routing | Checksum: 2ae39a6ae

Time (s): cpu = 00:03:05 ; elapsed = 00:01:20 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5165 ; free virtual = 10367
INFO: [Route 35-580] Design has 942 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=====================+=========================================================================================================================================================+
| Launch Setup Clock  | Launch Hold Clock   | Pin                                                                                                                                                     |
+=====================+=====================+=========================================================================================================================================================+
| clk_250mhz_mux_x0y0 | clk_250mhz_mux_x0y0 | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[4]                                                                                      |
| userclk1            | userclk1            | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DIADI[14] |
| userclk1            | userclk1            | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[9]  |
| userclk1            | userclk1            | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[0].u_fifo/DIADI[7]  |
| userclk1            | userclk1            | pcie3_7x_inst/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_500MHz_OR_NO_DECODE_LOGIC.RAMB18E1[1].u_fifo/DIADI[4]  |
+---------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7303
 Number of Nodes with overlaps = 893
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.025 | TNS=-749.080| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21cd2fb53

Time (s): cpu = 00:07:22 ; elapsed = 00:03:52 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5167 ; free virtual = 10371

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.735 | TNS=-660.928| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 27bdd6b8f

Time (s): cpu = 00:08:35 ; elapsed = 00:04:44 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5172 ; free virtual = 10376

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 455
Phase 5.3 Global Iteration 2 | Checksum: 28aab03a5

Time (s): cpu = 00:10:34 ; elapsed = 00:05:51 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
Phase 5 Rip-up And Reroute | Checksum: 28aab03a5

Time (s): cpu = 00:10:34 ; elapsed = 00:05:51 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e2fa9574

Time (s): cpu = 00:10:40 ; elapsed = 00:05:52 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.724 | TNS=-637.896| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2a7e2b01c

Time (s): cpu = 00:11:26 ; elapsed = 00:05:58 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a7e2b01c

Time (s): cpu = 00:11:27 ; elapsed = 00:05:58 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
Phase 6 Delay and Skew Optimization | Checksum: 2a7e2b01c

Time (s): cpu = 00:11:27 ; elapsed = 00:05:58 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.723 | TNS=-630.771| WHS=0.025  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 279b09fa5

Time (s): cpu = 00:11:34 ; elapsed = 00:05:59 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
Phase 7 Post Hold Fix | Checksum: 279b09fa5

Time (s): cpu = 00:11:34 ; elapsed = 00:06:00 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.63232 %
  Global Horizontal Routing Utilization  = 1.90507 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X142Y101 -> INT_L_X142Y101
   INT_L_X140Y98 -> INT_L_X140Y98
   INT_R_X135Y93 -> INT_R_X135Y93
   INT_L_X142Y79 -> INT_L_X142Y79
   INT_L_X134Y75 -> INT_L_X134Y75
South Dir 1x1 Area, Max Cong = 89.1892%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X132Y89 -> INT_L_X132Y89
   INT_R_X135Y82 -> INT_R_X135Y82
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X108Y82 -> INT_L_X108Y82
   INT_R_X107Y80 -> INT_R_X107Y80
   INT_L_X140Y74 -> INT_L_X140Y74
   INT_L_X108Y68 -> INT_L_X108Y68
   INT_R_X109Y67 -> INT_R_X109Y67
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X134Y93 -> INT_L_X134Y93
   INT_R_X135Y93 -> INT_R_X135Y93
   INT_L_X142Y92 -> INT_L_X142Y92

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 8 Route finalize | Checksum: 279b09fa5

Time (s): cpu = 00:11:35 ; elapsed = 00:06:00 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 279b09fa5

Time (s): cpu = 00:11:35 ; elapsed = 00:06:00 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y23/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y5/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y22/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y21/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y20/GTREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y19/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y4/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y18/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y17/GTSOUTHREFCLK0
INFO: [Route 35-467] Router swapped GT pin pcie3_7x_inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0 to physical pin GTHE2_CHANNEL_X1Y16/GTSOUTHREFCLK0
Phase 10 Depositing Routes | Checksum: 1b839b384

Time (s): cpu = 00:11:40 ; elapsed = 00:06:02 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b839b384

Time (s): cpu = 00:11:40 ; elapsed = 00:06:02 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.723 | TNS=-630.771| WHS=0.025  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1b839b384

Time (s): cpu = 00:11:40 ; elapsed = 00:06:02 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
Total Elapsed time in route_design: 361.84 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 11392b985

Time (s): cpu = 00:11:40 ; elapsed = 00:06:02 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11392b985

Time (s): cpu = 00:11:41 ; elapsed = 00:06:02 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
451 Infos, 101 Warnings, 74 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:44 ; elapsed = 00:06:03 . Memory (MB): peak = 4274.543 ; gain = 536.047 ; free physical = 5162 ; free virtual = 10367
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:57 ; elapsed = 00:00:10 . Memory (MB): peak = 4274.543 ; gain = 0.000 ; free physical = 5160 ; free virtual = 10365
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga.xdc:170]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4274.543 ; gain = 0.000 ; free physical = 5157 ; free virtual = 10366
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
477 Infos, 102 Warnings, 75 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4330.570 ; gain = 56.027 ; free physical = 5141 ; free virtual = 10361
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:56 ; elapsed = 00:00:31 . Memory (MB): peak = 4330.570 ; gain = 56.027 ; free physical = 5126 ; free virtual = 10346
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5122 ; free virtual = 10349
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5079 ; free virtual = 10339
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5079 ; free virtual = 10339
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5073 ; free virtual = 10339
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5073 ; free virtual = 10343
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5072 ; free virtual = 10343
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4330.570 ; gain = 0.000 ; free physical = 5072 ; free virtual = 10343
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DAQ_System/firmware/NetFPGA_SUME/fpga/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 13:00:34 2025...
