/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [15:0] _02_;
  reg [13:0] _03_;
  reg [8:0] _04_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_13z[6] ? celloutsig_0_16z[6] : in_data[92];
  assign celloutsig_0_38z = celloutsig_0_27z ? celloutsig_0_37z : _00_;
  assign celloutsig_1_13z = celloutsig_1_1z[6] ? celloutsig_1_2z : celloutsig_1_9z;
  assign celloutsig_0_10z = celloutsig_0_6z[3] ? celloutsig_0_7z[3] : celloutsig_0_7z[1];
  assign celloutsig_1_15z = ~celloutsig_1_0z;
  assign celloutsig_0_9z = ~celloutsig_0_7z[1];
  assign celloutsig_1_11z = celloutsig_1_2z ^ celloutsig_1_10z;
  assign celloutsig_0_17z = celloutsig_0_13z[0] ^ celloutsig_0_12z[14];
  assign celloutsig_0_2z = celloutsig_0_0z[8] ^ in_data[83];
  assign celloutsig_0_36z = ~(celloutsig_0_4z[1] ^ celloutsig_0_31z);
  assign celloutsig_1_14z = ~(celloutsig_1_13z ^ celloutsig_1_9z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z ^ celloutsig_0_0z[4]);
  reg [6:0] _17_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 7'h00;
    else _17_ <= celloutsig_0_26z[6:0];
  assign { _01_[6:4], _00_, _01_[2:0] } = _17_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 16'h0000;
    else _02_ <= { in_data[187:176], celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_12z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 9'h000;
    else _04_ <= celloutsig_0_12z[20:12];
  assign celloutsig_0_5z = in_data[48:45] / { 1'h1, in_data[40], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_0z } > { celloutsig_1_1z[6:4], celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[163:161], celloutsig_1_4z, celloutsig_1_4z } > { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_0z = ! in_data[168:154];
  assign celloutsig_0_19z = ! celloutsig_0_16z[6:3];
  assign celloutsig_1_10z = in_data[152:147] || { celloutsig_1_1z[2:1], celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_7z[5:1] || celloutsig_0_3z[6:2];
  assign celloutsig_0_45z = celloutsig_0_24z[4] & ~(_04_[2]);
  assign celloutsig_1_12z = celloutsig_1_5z[1] & ~(celloutsig_1_10z);
  assign celloutsig_0_8z = celloutsig_0_4z[1] & ~(celloutsig_0_7z[5]);
  assign celloutsig_0_1z = celloutsig_0_0z[9] & ~(in_data[12]);
  assign celloutsig_0_31z = celloutsig_0_10z & ~(celloutsig_0_19z);
  assign celloutsig_0_3z = { celloutsig_0_0z[7:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[9:0] };
  assign celloutsig_1_5z = celloutsig_1_3z[6:2] % { 1'h1, celloutsig_1_1z[4:1] };
  assign celloutsig_1_8z = celloutsig_1_1z[4:2] % { 1'h1, _02_[4:3] };
  assign celloutsig_0_13z = in_data[90:83] % { 1'h1, celloutsig_0_3z[7:1] };
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_12z[9:3], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_15z[7:5], celloutsig_0_3z } % { 1'h1, celloutsig_0_16z[2], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } * in_data[82:80];
  assign celloutsig_1_18z = { _03_[11:5], celloutsig_1_15z } * { _02_[14:8], celloutsig_1_9z };
  assign celloutsig_0_15z = { in_data[93:90], celloutsig_0_6z } * { celloutsig_0_3z[10:3], celloutsig_0_8z };
  assign celloutsig_1_19z = { celloutsig_1_3z[7:6], celloutsig_1_13z, celloutsig_1_4z } !== in_data[168:162];
  assign celloutsig_0_27z = { celloutsig_0_22z[7:3], celloutsig_0_0z, celloutsig_0_16z[2], celloutsig_0_17z, celloutsig_0_4z } !== { celloutsig_0_24z[6:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_1_1z = in_data[189:182] | in_data[122:115];
  assign celloutsig_1_3z = { celloutsig_1_1z[6:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } | celloutsig_1_1z;
  assign celloutsig_0_6z = celloutsig_0_0z[5:1] | in_data[53:49];
  assign celloutsig_1_4z = in_data[191:188] >> { in_data[136:134], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[46:40], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z } >> { celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_0z[7:3], celloutsig_0_5z } >> { celloutsig_0_16z[2], celloutsig_0_13z };
  assign celloutsig_0_44z = { celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_1z } >> { _01_[5], celloutsig_0_36z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[89:79] ~^ in_data[37:27];
  assign celloutsig_0_7z = { in_data[92], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z } ~^ { celloutsig_0_3z[9:3], celloutsig_0_2z };
  assign celloutsig_0_24z = { _04_[8:2], celloutsig_0_1z } ~^ celloutsig_0_13z;
  assign _01_[3] = _00_;
  assign { out_data[135:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
