# n_tap_fir_filter

Design, simulation, testing, synthesis, and hardware verification of an N-tap FIR filter. The circuit is described in Verilog and targets the DE1-SoC board, which has an ARM-HPS and Cyclone V FGPA.
