diff --git a/arch/arm64/boot/dts/freescale/imx8mp-ab2.dts b/arch/arm64/boot/dts/freescale/imx8mp-ab2.dts
index 91c68876362f..6ad19feabd93 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-ab2.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-ab2.dts
@@ -13,7 +13,7 @@ / {
 	compatible = "fsl,imx8mp-ab2", "fsl,imx8mp";
 
 	chosen {
-		stdout-path = &uart2;
+		stdout-path = &uart4;
 	};
 
 	gpio-leds {
@@ -78,7 +78,7 @@ reg_ab2_vdd_pwr_5v0: regulator-ab2-vdd-pwr-5v0 {
 
 	sound-micfil {
 		compatible = "fsl,imx-audio-card";
-		model = "micfil-audio";
+		model = "imx-audio-micfil";
 		pri-dai-link {
 			link-name = "micfil hifi";
 			format = "i2s";
@@ -201,6 +201,7 @@ mdio {
 		ethphy0: ethernet-phy@1 {
 			compatible = "ethernet-phy-ieee802.3-c22";
 			reg = <1>;
+			eee-broken-1000t;
 		};
 	};
 };
@@ -449,8 +450,7 @@ &sai1 {
 		<&clk IMX8MP_AUDIO_PLL2_OUT>;
 	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 	fsl,sai-multi-lane;
-	fsl,dataline = <2 0xff 0xff>;
-	fsl,sai-mclk-direction-output;
+	fsl,dataline,dsd = <0 0xff 0xff>;
 	dmas = <&sdma2 0 25 0>, <&sdma2 1 25 0>;
 	status = "okay";
 };
@@ -468,7 +468,6 @@ &sai3 {
 		<&clk IMX8MP_AUDIO_PLL2_OUT>;
 	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3", "pll8k", "pll11k";
 	fsl,sai-asynchronous;
-	fsl,sai-mclk-direction-output;
 	status = "okay";
 };
 
@@ -496,10 +495,10 @@ &uart1 { /* BT */
 	status = "okay";
 };
 
-&uart2 {
+&uart4 {
 	/* console */
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart2>;
+	pinctrl-0 = <&pinctrl_uart4>;
 	status = "okay";
 };
 
@@ -735,10 +734,10 @@ MX8MP_IOMUXC_UART3_TXD__UART1_DCE_RTS	0x140
 		>;
 	};
 
-	pinctrl_uart2: uart2grp {
+	pinctrl_uart4: uart4grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX	0x140
-			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX	0x140
+			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX	0x140
+			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX	0x140
 		>;
 	};
 
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts
index 800cdbafc6f2..9230c4f96a49 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-ecspi-slave.dts
@@ -4,7 +4,7 @@
 
 #include "imx8mp-evk.dts"
 
-/delete-node/&spidev1;
+// /delete-node/&spidev1;
 
 &ecspi2 {
 	#address-cells = <0>;
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts
index 69fe4aefd953..f6851310800d 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-it6263-lvds-dual-channel.dts
@@ -4,11 +4,11 @@
  */
 
 #include "imx8mp-evk.dts"
-
+/*
 &lvds_bridge {
 	split-mode;
 };
-
+*/
 &ldb {
 	fsl,dual-channel;
 };
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts
index da71d94dfe6a..8b783d82a259 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-jdi-wuxga-lvds-panel.dts
@@ -18,13 +18,14 @@ panel_lvds_in: endpoint {
 	};
 };
 
-/delete-node/ &lvds_bridge;
+
 
 &ldb {
 	status = "okay";
 	fsl,dual-channel;
 
 	lvds-channel@0 {
+		//fsl,data-mapping = "spwg";
 		/delete-node/ port@1;
 
 		port@1 {
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts
index ddf5f76adc3b..04874cb54a5e 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk-rpmsg.dts
@@ -159,6 +159,18 @@ pca6416: gpio@20 {
 		#gpio-cells = <2>;
 	};
 
+	pcf85063: pcf85063@51 {
+		compatible = "nxp,pcf85063";
+		reg = <0x51>;
+	};
+
+	tlv320aic3106: audio-codec@1b {
+		#sound-dai-cells = <0>;
+		compatible = "ti,tlv320aic3106";
+		reg = <0x1b>;
+		ai3x-micbias-vg = <1>;	/* 2.0V */
+	};
+
 	ov5640_1: ov5640_mipi@3c {
 		compatible = "ovti,ov5640";
 		reg = <0x3c>;
@@ -191,6 +203,7 @@ codec: wm8960@1a {
 		reg = <0x1a>;
 		wlf,shared-lrclk;
 		SPKVDD1-supply = <&reg_audio_pwr>;
+		status = "disabled";
 	};
 };
 
@@ -199,7 +212,7 @@ &pwm4{
 };
 
 &sai3 {
-	status = "disabled";
+	status = "okay";
 };
 
 &micfil {
@@ -210,9 +223,6 @@ &sdma3{
 	status = "disabled";
 };
 
-&uart3 {
-    status = "disabled";
-};
 
 &uart4 {
 	status = "disabled";
diff --git a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
index 695d76afdfaf..c0ba471350d5 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-evk.dts
@@ -14,7 +14,11 @@ / {
 	compatible = "fsl,imx8mp-evk", "fsl,imx8mp";
 
 	chosen {
-		stdout-path = &uart2;
+		stdout-path = &uart4;
+	};
+
+	aliases {
+		rtc0 = &pcf85063;
 	};
 
 	gpio-leds {
@@ -48,8 +52,8 @@ reg_can1_stby: regulator-can1-stby {
 		pinctrl-0 = <&pinctrl_flexcan1_reg>;
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio5 5 GPIO_ACTIVE_HIGH>;
-		enable-active-high;
+		gpio = <&gpio5 5 GPIO_ACTIVE_LOW>;
+		enable-active-low;
 	};
 
 	reg_can2_stby: regulator-can2-stby {
@@ -59,8 +63,8 @@ reg_can2_stby: regulator-can2-stby {
 		pinctrl-0 = <&pinctrl_flexcan2_reg>;
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio4 27 GPIO_ACTIVE_HIGH>;
-		enable-active-high;
+		gpio = <&gpio4 27 GPIO_ACTIVE_LOW>;
+		enable-active-low;
 	};
 
 	reg_pcie0: regulator-pcie {
@@ -70,19 +74,7 @@ reg_pcie0: regulator-pcie {
 		regulator-name = "MPCIE_3V3";
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio2 6 GPIO_ACTIVE_HIGH>;
-		enable-active-high;
-		regulator-always-on;
-	};
-
-	reg_usb_vbus: regulator-vbus {
-		compatible = "regulator-fixed";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_usb1_vbus>;
-		regulator-name = "USB_VBUS";
-		regulator-min-microvolt = <5000000>;
-		regulator-max-microvolt = <5000000>;
-		gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		gpio = <&gpio5 21 GPIO_ACTIVE_HIGH>; //PCIe_nWAKE_3V3
 		enable-active-high;
 		regulator-always-on;
 	};
@@ -97,14 +89,49 @@ reg_usdhc2_vmmc: regulator-usdhc2 {
 		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
 		enable-active-high;
 	};
+/*
+	reg_usb1_vbus: regulator-usb1 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usb1_vbus>;
+		regulator-name = "USB1_VBUS";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio1 05 GPIO_ACTIVE_LOW>;
+		enable-active-low;
+		startup-delay-us = <100000>;
+		regulator-always-on;
 
+	};
+
+	reg_usb2_vbus: regulator-usb2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usb2_vbus>;
+		regulator-name = "USB2_VBUS";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio1 06 GPIO_ACTIVE_LOW>;
+		enable-active-low;
+		startup-delay-us = <100000>;
+		regulator-always-on;
+	};
+*/
 	reg_audio_pwr: regulator-audio-pwr {
 		compatible = "regulator-fixed";
 		regulator-name = "audio-pwr";
 		regulator-min-microvolt = <3300000>;
 		regulator-max-microvolt = <3300000>;
-		gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;
-		enable-active-high;
+		/*gpio = <&gpio4 29 GPIO_ACTIVE_HIGH>;*/
+		/*enable-active-high;*/
+		regulator-always-on;
+	};
+
+	reg_audio_1v8: regulator-1p8v {
+		compatible = "regulator-fixed";
+		regulator-name = "1P8V";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
 		regulator-always-on;
 	};
 
@@ -112,7 +139,7 @@ bt_sco_codec: bt_sco_codec {
 		#sound-dai-cells = <1>;
 		compatible = "linux,bt-sco";
 	};
-
+/*
 	sound-bt-sco {
 		compatible = "simple-audio-card";
 		simple-audio-card,name = "bt-sco-audio";
@@ -131,7 +158,7 @@ simple-audio-card,codec {
 			sound-dai = <&bt_sco_codec 1>;
 		};
 	};
-
+*/
 	sound-hdmi {
 		compatible = "fsl,imx-audio-hdmi";
 		model = "audio-hdmi";
@@ -147,6 +174,7 @@ sound-hdmi {
 		status = "okay";
 	};
 
+/*
 	sound-wm8960 {
 		compatible = "fsl,imx-audio-wm8960";
 		model = "wm8960-audio";
@@ -165,62 +193,157 @@ sound-wm8960 {
 			"LINPUT3", "Mic Jack",
 			"Mic Jack", "MICB";
 	};
+*/
+
+	tlv320_mclk: clk-0 {
+		#clock-cells = <0>;
+		compatible = "fixed-clock";
+		clock-frequency = <12288000>;
+	};
+
+	sound-tlv320 {
+		compatible = "simple-audio-card";
+                simple-audio-card,name = "tlv320-audio";
+                simple-audio-card,widgets =
+                        "Line",    "Line Out",
+                        "Line",    "Line In",
+                        "Microphone",    "Microphone Jack";
+                simple-audio-card,routing =
+                        "Line Out", "LLOUT",
+                        "Line Out", "RLOUT",
+                        "LINE1L",   "Line In",
+                        "LINE1R",   "Line In",
+                        "MIC3L",    "Microphone Jack",
+                        "MIC3R",    "Microphone Jack",
+                        "Microphone Jack",  "Mic Bias";
+                simple-audio-card,format = "dsp_b";
+                /*simple-audio-card,format = "i2s";*/
+	        simple-audio-card,mclk-fs = <256>;
+                simple-audio-card,bitclock-master = <&sound_master>;
+                simple-audio-card,frame-master = <&sound_master>;
+                simple-audio-card,bitclock-inversion;
+                sound_master: simple-audio-card,cpu {
+                        sound-dai = <&sai3>;
+                };
+                simple-audio-card,codec {
+                        sound-dai = <&tlv320aic3106>;
+	                clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>;
+                        /*clocks = <&tlv320_mclk>;*/
+                };
+	};
 
 	sound-micfil {
-		compatible = "fsl,imx-audio-card";
-		model = "micfil-audio";
-		pri-dai-link {
-			link-name = "micfil hifi";
-			format = "i2s";
-			cpu {
-				sound-dai = <&micfil>;
-			};
-		};
+                compatible = "fsl,imx-audio-card";
+                model = "micfil-audio";
+                pri-dai-link {
+                link-name = "micfil hifi";
+                        format = "i2s";
+                        cpu {
+                             sound-dai = <&micfil>;
+                        };
+               };
+        };
+
+        sound-xcvr {
+                compatible = "fsl,imx-audio-card";
+                model = "imx-audio-xcvr";
+                pri-dai-link {
+                        link-name = "XCVR PCM";
+                        cpu {
+                             sound-dai = <&xcvr>;
+                        };
+                };
+        };
+
+	cbtl04gp {
+                compatible = "nxp,cbtl04gp";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_typec_mux>;
+                switch-gpios = <&gpio4 20 GPIO_ACTIVE_LOW>;
+                orientation-switch;
+
+        //      port {
+        //              usb3_data_ss: endpoint {
+        //                      remote-endpoint = <&typec_con_ss>;
+        //              };
+        //      };
+        };
+
+	reg_lvds_pwr: regulator_lvdspwr {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_lvds0_pwr>;
+		compatible = "regulator-fixed";
+		regulator-name = "lvds0_vdden";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
 	};
 
-	sound-xcvr {
-		compatible = "fsl,imx-audio-card";
-		model = "imx-audio-xcvr";
-		pri-dai-link {
-			link-name = "XCVR PCM";
-			cpu {
-				sound-dai = <&xcvr>;
-			};
-		};
+	reg_lvds_backlight_pwr: regulator_lvdsblpwr {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_lvds0_backlight_pwr>;
+		compatible = "regulator-fixed";
+		regulator-name = "lvds0_bl_en";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
 	};
 
 	lvds_backlight: lvds_backlight {
 		compatible = "pwm-backlight";
 		pwms = <&pwm2 0 100000 0>;
+		power-supply = <&reg_lvds_backlight_pwr>;
 		status = "okay";
 
-		brightness-levels = < 0  1  2  3  4  5  6  7  8  9
-				     10 11 12 13 14 15 16 17 18 19
-				     20 21 22 23 24 25 26 27 28 29
-				     30 31 32 33 34 35 36 37 38 39
-				     40 41 42 43 44 45 46 47 48 49
-				     50 51 52 53 54 55 56 57 58 59
-				     60 61 62 63 64 65 66 67 68 69
-				     70 71 72 73 74 75 76 77 78 79
-				     80 81 82 83 84 85 86 87 88 89
-				     90 91 92 93 94 95 96 97 98 99
-				    100>;
-		default-brightness-level = <80>;
-	};
-
-	cbtl04gp {
-		compatible = "nxp,cbtl04gp";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_typec_mux>;
-		switch-gpios = <&gpio4 20 GPIO_ACTIVE_LOW>;
-		orientation-switch;
-
-		port {
-			usb3_data_ss: endpoint {
-				remote-endpoint = <&typec_con_ss>;
-			};
-		};
-	};
+		brightness-levels = < 0   1   2   3   4   5   6   7   8   9
+				     10  11  12  13  14  15  16  17  18  19
+				     20  21  22  23  24  25  26  27  28  29
+				     30  31  32  33  34  35  36  37  38  39
+				     40  41  42  43  44  45  46  47  48  49
+				     50  51  52  53  54  55  56  57  58  59
+				     60  61  62  63  64  65  66  67  68  69
+				     70  71  72  73  74  75  76  77  78  79
+				     80  81  82  83  84  85  86  87  88  89
+				     90  91  92  93  94  95  96  97  98  99
+				     100 101 102 103 104 105 106 107 108 109
+				     110 111 112 113 114 115 116 117 118 119
+				     120 121 122 123 124 125 126 127 128 129
+				     130 131 132 133 134 135 136 137 138 139
+				     140 141 142 143 144 145 146 147 148 149
+				     150 151 152 153 154 155 156 157 158 159
+				     160 161 162 163 164 165 166 167 168 169
+				     170 171 172 173 174 175 176 177 178 179
+				     180 181 182 183 184 185 186 187 188 189
+				     190 191 192 193 194 195 196 197 198 199
+				     200 201 202 203 204 205 206 207 208 209
+				     210 211 212 213 214 215 216 217 218 219
+				     220 221 222 223 224 225 226 227 228 229
+				     230 231 232 233 234 235 236 237 238 239
+				     240 241 242 243 244 245 246 247 248 249
+				     250 251 252 253 254 255>;
+
+		default-brightness-level = <128>;
+		max-brightness = <255>;
+	};
+
+	lvds0_panel {
+		compatible = "auo,g101evn010";
+		//compatible = "auo,G101STN01";
+		//compatible = "panel-lvds";
+		//pinctrl-names = "default";
+		backlight = <&lvds_backlight>;
+                power-supply = <&reg_lvds_pwr>;
+                data-mapping = "vesa-24";
+                port {
+                        panel_lvds_in: endpoint {
+                              remote-endpoint = <&lvds_out>;
+                        };
+                };
+        };
 };
 
 &flexspi {
@@ -228,9 +351,11 @@ &flexspi {
 	pinctrl-0 = <&pinctrl_flexspi0>;
 	status = "okay";
 
-	flash@0 {
-		compatible = "jedec,spi-nor";
+	flash0: mt25qu256aba@0 {
 		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
 		spi-max-frequency = <80000000>;
 		spi-tx-bus-width = <1>;
 		spi-rx-bus-width = <4>;
@@ -257,23 +382,27 @@ &dsp {
 	status = "okay";
 };
 
+/*
 &pwm1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm1>;
 	status = "okay";
 };
+*/
 
 &pwm2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm2>;
 	status = "okay";
 };
-
+/*
 &pwm4 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm4>;
 	status = "okay";
 };
+*/
+
 
 &aud2htx {
 	status = "okay";
@@ -288,10 +417,11 @@ &ecspi2 {
 	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
 	status = "okay";
 
-	spidev1: spi@0 {
+	tpm2:npct750@0 {
+		compatible = "tcg,tpm_tis-spi";
+		spi-max-frequency = <1000000>;
 		reg = <0>;
-		compatible = "rohm,dh2228fv";
-		spi-max-frequency = <500000>;
+		status = "okay";
 	};
 };
 
@@ -313,7 +443,7 @@ mdio {
 		ethphy0: ethernet-phy@1 {
 			compatible = "ethernet-phy-ieee802.3-c22";
 			reg = <1>;
-			reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
+			reset-gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
 			reset-assert-us = <10000>;
 			reset-deassert-us = <80000>;
 			realtek,clkout-disable;
@@ -398,9 +528,9 @@ mdio {
 		#address-cells = <1>;
 		#size-cells = <0>;
 
-		ethphy1: ethernet-phy@1 {
+		ethphy1: ethernet-phy@2 {
 			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <1>;
+			reg = <2>;
 			eee-broken-1000t;
 			reset-gpios = <&gpio4 2 GPIO_ACTIVE_LOW>;
 			reset-assert-us = <10000>;
@@ -422,8 +552,7 @@ &flexcan2 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_flexcan2>;
 	xceiver-supply = <&reg_can2_stby>;
-	pinctrl-assert-gpios = <&pca6416 3 GPIO_ACTIVE_HIGH>;
-	status = "disabled";/* can2 pin conflict with pdm */
+	status = "okay";
 };
 
 &i2c1 {
@@ -529,7 +658,7 @@ ldo5: LDO5 {
 };
 
 &i2c2 {
-	clock-frequency = <400000>;
+	clock-frequency = <100000>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_i2c2>;
 	status = "okay";
@@ -548,17 +677,16 @@ adv7535_from_dsim: endpoint {
 		};
 	};
 
-	lvds_bridge: lvds-to-hdmi-bridge@4c {
-		compatible = "ite,it6263";
-		reg = <0x4c>;
-		reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
-
-		port {
-			it6263_in: endpoint {
-				remote-endpoint = <&lvds_out>;
-			};
-		};
-	};
+	baseboard_eeprom: baseboard_eeprom@57 {
+                compatible = "atmel,24c02";
+                reg = <0x57>;
+                /* read-only; */
+                #address-cells = <1>;
+                #size-cells = <1>;
+                baseboard_data: baseboard_data@0 {
+                        reg = <0 0x100>;
+                };
+        };
 
 	ov5640_0: ov5640_mipi@3c {
 		compatible = "ovti,ov5640";
@@ -571,7 +699,7 @@ ov5640_0: ov5640_mipi@3c {
 		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
 		assigned-clock-rates = <24000000>;
 		powerdown-gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
-		reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
+		//reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
 		status = "okay";
 
 		port {
@@ -582,46 +710,6 @@ ov5640_mipi_0_ep: endpoint {
 			};
 		};
 	};
-
-	ptn5110: tcpc@50 {
-		compatible = "nxp,ptn5110";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_typec>;
-		reg = <0x50>;
-		interrupt-parent = <&gpio4>;
-		interrupts = <19 8>;
-
-		port {
-			typec_dr_sw: endpoint {
-				remote-endpoint = <&usb3_drd_sw>;
-			};
-		};
-
-		usb_con: connector {
-			compatible = "usb-c-connector";
-			label = "USB-C";
-			power-role = "dual";
-			data-role = "dual";
-			try-power-role = "sink";
-			source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
-			sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)
-				     PDO_VAR(5000, 20000, 3000)>;
-			op-sink-microwatt = <15000000>;
-			self-powered;
-
-			ports {
-				#address-cells = <1>;
-				#size-cells = <0>;
-
-				port@1 {
-					reg = <1>;
-					typec_con_ss: endpoint {
-						remote-endpoint = <&usb3_data_ss>;
-					};
-				};
-			};
-		};
-	};
 };
 
 &i2c3 {
@@ -668,8 +756,30 @@ codec: wm8960@1a {
 		wlf,hp-cfg = <3 2 3>;
 		wlf,gpio-cfg = <1 3>;
 		SPKVDD1-supply = <&reg_audio_pwr>;
+		status = "disabled";
+	};
+
+	pcf85063: pcf85063@51{
+		compatible = "nxp,pcf85063";
+		reg = <0x51>;
+		status = "okay";
 	};
 
+	tlv320aic3106: audio-codec@1b {
+                #sound-dai-cells = <0>;
+                compatible = "ti,tlv320aic3106";
+                pinctrl-names = "default";
+                pinctrl-0 = <&pinctrl_tlv320>;
+                reg = <0x1b>;
+                ai3x-micbias-vg = <1>;
+                reset-gpios = <&gpio2 9 GPIO_ACTIVE_LOW>;
+                IOVDD-supply = <&reg_audio_pwr>;
+                DVDD-supply = <&reg_audio_1v8>;
+                AVDD-supply = <&reg_audio_pwr>;
+                DRVDD-supply = <&reg_audio_pwr>;
+                status = "okay";
+        };
+
 	ov5640_1: ov5640_mipi@3c {
 		compatible = "ovti,ov5640";
 		reg = <0x3c>;
@@ -748,28 +858,38 @@ &lcdif3 {
 	thres-high = <3 4>;             /* (FIFO * 3 / 4) */
 };
 
+
 &ldb {
-	status = "okay";
+        //status = "okay";
+        status = "disabled";
+	fsl,dual-channel;
 
-	lvds-channel@0 {
-		status = "okay";
+        lvds-channel@0 {
+                fsl,data-mapping = "spwg";
+                fsl,data-width = <24>;
+                status = "okay";
+                /delete-node/ port@1;
 
-		port@1 {
-			reg = <1>;
+                port@1 {
+                        reg = <1>;
 
-			lvds_out: endpoint {
-				remote-endpoint = <&it6263_in>;
-			};
-		};
-	};
+                        lvds_out: endpoint {
+                                remote-endpoint = <&panel_lvds_in>;
+                        };
+                };
+        };
 };
 
+
 &ldb_phy {
-	status = "okay";
+	//status = "okay";
+	status = "disabled";
 };
 
+
+
 &mipi_dsi {
-	status = "okay";
+	status = "disabled";
 
 	port@1 {
 		dsim_to_adv7535: endpoint {
@@ -780,17 +900,25 @@ dsim_to_adv7535: endpoint {
 };
 
 &pcie_phy {
-	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
-	clocks = <&pcie0_refclk>;
+    fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+    clocks = <&hsio_blk_ctrl>;
 	clock-names = "ref";
+	ext_osc = <0>;
 	status = "okay";
 };
 
 &pcie {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pcie0>;
-	reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
-	host-wake-gpio = <&gpio5 21 GPIO_ACTIVE_LOW>;
+	reset-gpio = <&gpio4 19 GPIO_ACTIVE_LOW>;
+	ext_osc = <0>;
+	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
+    <&clk IMX8MP_CLK_PCIE_ROOT>,
+    <&clk IMX8MP_CLK_HSIO_AXI>;
+    clock-names = "pcie", "pcie_aux", "pcie_bus";
+	//host-wake-gpio = <&gpio5 21 GPIO_ACTIVE_LOW>;
+	assigned-clock-rates = <10000000>;
+    assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
 	vpcie-supply = <&reg_pcie0>;
 	status = "okay";
 };
@@ -806,13 +934,13 @@ &pwm2 {
 	pinctrl-0 = <&pinctrl_pwm2>;
 	status = "okay";
 };
-
+/*
 &pwm4 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm4>;
 	status = "okay";
 };
-
+*/
 &sai2 {
 	#sound-dai-cells = <0>;
 	pinctrl-names = "default";
@@ -824,6 +952,10 @@ &sai2 {
 	status = "okay";
 };
 
+&snvs_rtc {
+	status = "disabled";
+};
+
 &snvs_pwrkey {
 	status = "okay";
 };
@@ -844,6 +976,7 @@ &micfil {
 };
 
 &sai3 {
+	#sound-dai-cells = <0>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_sai3>;
 	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
@@ -871,12 +1004,34 @@ &uart1 { /* BT */
 	pinctrl-0 = <&pinctrl_uart1>;
 	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
 	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
 	uart-has-rtscts;
+	fsl,dce-mode;
 	status = "okay";
+};
 
-	bluetooth {
-		compatible = "nxp,88w8997-bt";
-	};
+
+&uart4 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	/delete-property/ dmas;
+	/delete-property/ dmas-names;
+	status = "okay";
+};
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	fsl,uart-has-rtscts;
+	fsl,dce-mode;
+	status = "okay";
 };
 
 
@@ -884,6 +1039,9 @@ &uart2 {
 	/* console */
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_uart2>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART2>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	fsl,uart-has-rtscts;
 	status = "okay";
 };
 
@@ -898,25 +1056,14 @@ &usb3_phy0 {
 };
 
 &usb3_0 {
+	pinctrl-name = "default";
+	pinctrl-0 = <&pinctrl_reg_usb1_vbus>;
 	status = "okay";
 };
 
 &usb_dwc3_0 {
-	dr_mode = "otg";
-	hnp-disable;
-	srp-disable;
-	adp-disable;
-	usb-role-switch;
-	role-switch-default-mode = "none";
-	snps,dis-u1-entry-quirk;
-	snps,dis-u2-entry-quirk;
+	dr_mode = "host";
 	status = "okay";
-
-	port {
-		usb3_drd_sw: endpoint {
-			remote-endpoint = <&typec_dr_sw>;
-		};
-	};
 };
 
 &usb3_phy1 {
@@ -926,24 +1073,16 @@ &usb3_phy1 {
 };
 
 &usb3_1 {
+	pinctrl-name = "default";
+	pinctrl-0 = <&pinctrl_reg_usb2_vbus>;
 	status = "okay";
 };
 
 &usb_dwc3_1 {
-	vbus-supply = <&reg_usb_vbus>;
 	dr_mode = "host";
 	status = "okay";
 };
 
-&uart3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart3>;
-	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
-	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
-	uart-has-rtscts;
-	status = "okay";
-};
-
 &usdhc2 {
 	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
 	assigned-clock-rates = <400000000>;
@@ -990,39 +1129,51 @@ MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000010
 			 * M.2 pin20 & pin21 need to be set to 11 for 88W9098 to select the
 			 * default Reference Clock Frequency
 			 */
-			MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09		0x1c4
+			//MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09		0x1c4
 		>;
 	};
-
+/*
 	pinctrl_pwm1: pwm1grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_GPIO1_IO01__PWM1_OUT	0x116
 		>;
 	};
-
+*/
 	pinctrl_pwm2: pwm2grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_GPIO1_IO11__PWM2_OUT	0x116
 		>;
 	};
-
+/*
 	pinctrl_pwm4: pwm4grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI5_RXFS__PWM4_OUT	0x116
 		>;
 	};
+*/
+	pinctrl_lvds0_pwr: lvds0_pwr {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
+		>;
+	};
 
+	pinctrl_lvds0_backlight_pwr: lvds0_backlight_pwr {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10	0x16
+		>;
+	};
 	pinctrl_ecspi2: ecspi2grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x82
-			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x82
-			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x82
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x00001916
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x00000116
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x00000116
+			MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15 		0x00000146    //TPM_RST PULL HIGH
 		>;
 	};
 
 	pinctrl_ecspi2_cs: ecspi2cs {
 		fsl,pins = <
-			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x40000
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x00000116
 		>;
 	};
 
@@ -1063,6 +1214,7 @@ MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x16
 			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x16
 			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x16
 			MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02		0x10
+			MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18		0x1c4
 		>;
 	};
 
@@ -1146,28 +1298,34 @@ MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08	0x16
 	pinctrl_pcie0: pcie0grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B	0x60 /* open drain, pull up */
-			MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07	0x40
-			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21	0x1c4
+			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19         0x106 //0x146 //pcie reset
+			MX8MP_IOMUXC_SD1_CLK__GPIO2_IO00	0x00000046 // WIFI power
 		>;
 	};
 
 	pinctrl_pcie0_reg: pcie0reggrp {
 		fsl,pins = <
-			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06	0x40
+			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21	0x1c4  ///PCIe_nWAKE_3V3
 		>;
 	};
 
+	pinctrl_tlv320: tlv320grp {
+                fsl,pins = <
+                        MX8MP_IOMUXC_SD1_DATA7__GPIO2_IO09         0x00000106  //Audio reset
+                >;
+        };
+
 	pinctrl_pmic: pmicgrp {
-		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x000001c0
-		>;
+	        fsl,pins = <
+		        MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x000001c0
+	        >;
 	};
 
 	pinctrl_pca6416_int: pca6416_int_grp {
-		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12	0x146 /* Input pull-up. */
-		>;
-	};
+                fsl,pins = <
+                        MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12	0x146 /* Input pull-up. */
+                >;
+        };
 
 	pinctrl_pwm1: pwm1grp {
 		fsl,pins = <
@@ -1180,13 +1338,13 @@ pinctrl_pwm2: pwm2grp {
 			MX8MP_IOMUXC_GPIO1_IO11__PWM2_OUT	0x116
 		>;
 	};
-
+/*
 	pinctrl_pwm4: pwm4grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SAI5_RXFS__PWM4_OUT	0x116
 		>;
 	};
-
+*/
 	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x40
@@ -1195,11 +1353,12 @@ MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x40
 
 	pinctrl_pdm: pdmgrp {
 		fsl,pins = <
-			MX8MP_IOMUXC_SAI5_RXC__AUDIOMIX_PDM_CLK		0xd6
-			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_PDM_BIT_STREAM00	0xd6
-			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_PDM_BIT_STREAM01	0xd6
-			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_PDM_BIT_STREAM02	0xd6
-			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_PDM_BIT_STREAM03	0xd6
+			MX8MP_IOMUXC_SAI5_RXFS__GPIO3_IO19                	0x16
+                        MX8MP_IOMUXC_SAI5_RXC__GPIO3_IO20                    	0x16
+                        MX8MP_IOMUXC_SAI5_RXD0__GPIO3_IO21                     	0x16
+                        MX8MP_IOMUXC_SAI5_RXD1__GPIO3_IO22                  	0x16
+                        MX8MP_IOMUXC_SAI5_RXD2__GPIO3_IO23                      0x16
+			/* MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_PDM_BIT_STREAM03	0xd6 */
 		>;
 	};
 
@@ -1226,7 +1385,7 @@ MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29		0xd6
 
 	pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
+			//MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
 		>;
 	};
 
@@ -1241,7 +1400,7 @@ MX8MP_IOMUXC_UART3_TXD__UART1_DCE_RTS	0x140
 
 	pinctrl_typec: typec1grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x1c4
+			//MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x1c4
 		>;
 	};
 
@@ -1253,14 +1412,17 @@ MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x16
 
 	pinctrl_uart2: uart2grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX	0x140
-			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX	0x140
+				MX8MP_IOMUXC_SD1_DATA2__UART2_DCE_TX       0x140
+                MX8MP_IOMUXC_SD1_DATA3__UART2_DCE_RX       0x140
+                MX8MP_IOMUXC_SD1_DATA4__UART2_DCE_RTS      0x140
+                MX8MP_IOMUXC_SD1_DATA5__UART2_DCE_CTS      0x140
 		>;
 	};
 
 	pinctrl_usb1_vbus: usb1grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14		0x10
+			//MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14		0x10
+			MX8MP_IOMUXC_GPIO1_IO14__USB2_PWR		0x10
 		>;
 	};
 
@@ -1273,6 +1435,13 @@ MX8MP_IOMUXC_ECSPI1_MISO__UART3_DCE_CTS		0x140
 		>;
 	};
 
+	pinctrl_uart4: uart4grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX			0x140
+			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX			0x140
+		>;
+	};
+
 	pinctrl_usdhc2: usdhc2grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
@@ -1369,6 +1538,18 @@ MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0x166
 		>;
 	};
 
+	pinctrl_reg_usb1_vbus: usb1_vbus_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05	0x106
+		>;
+	};
+
+	pinctrl_reg_usb2_vbus: usb2_vbus_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06	0x106
+		>;
+	};
+
 	pinctrl_csi0_pwn: csi0_pwn_grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
@@ -1377,13 +1558,13 @@ MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
 
 	pinctrl_csi0_rst: csi0_rst_grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06		0x10
+			//MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06		0x10
 		>;
 	};
 
 	pinctrl_csi_mclk: csi_mclk_grp {
 		fsl,pins = <
-			MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2	0x50
+			//MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2	0x50
 		>;
 	};
 };
@@ -1421,7 +1602,7 @@ &mix_gpu_ml {
 };
 
 &mipi_csi_0 {
-	status = "okay";
+	status = "disabled";
 
 	port {
 		mipi_csi0_ep: endpoint {
diff --git a/arch/arm64/boot/dts/freescale/imx8mp.dtsi b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
index c3c7e36ba5c4..996567e78486 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mp.dtsi
@@ -20,6 +20,8 @@ / {
 	#size-cells = <2>;
 
 	aliases {
+		//rtc0 = &pcf85063;
+		//rtc1 = &snvs_rtc;
 		ethernet0 = &fec;
 		ethernet1 = &eqos;
 		gpio0 = &gpio1;
@@ -794,14 +796,6 @@ pgc_usb2_phy: power-domain@3 {
 						reg = <IMX8MP_POWER_DOMAIN_USB2_PHY>;
 					};
 
-					pgc_mlmix: power-domain@4 {
-						#power-domain-cells = <0>;
-						reg = <IMX8MP_POWER_DOMAIN_MLMIX>;
-						clocks = <&clk IMX8MP_CLK_ML_AXI>,
-							 <&clk IMX8MP_CLK_ML_AHB>,
-							 <&clk IMX8MP_CLK_NPU_ROOT>;
-					};
-
 					pgc_gpumix: power-domain@7 {
 						#power-domain-cells = <0>;
 						reg = <IMX8MP_POWER_DOMAIN_GPUMIX>;
@@ -826,12 +820,6 @@ pgc_gpu2d: power-domain@6 {
 						power-domains = <&pgc_gpumix>;
 					};
 
-					pgc_vpumix: power-domain@8 {
-						#power-domain-cells = <0>;
-						reg = <IMX8MP_POWER_DOMAIN_VPUMIX>;
-						clocks = <&clk IMX8MP_CLK_VPU_ROOT>;
-					};
-
 					pgc_gpu3d: power-domain@9 {
 						#power-domain-cells = <0>;
 						reg = <IMX8MP_POWER_DOMAIN_GPU3D>;
@@ -847,28 +835,7 @@ pgc_mediamix: power-domain@10 {
 							 <&clk IMX8MP_CLK_MEDIA_APB_ROOT>;
 					};
 
-					pgc_vpu_g1: power-domain@11 {
-						#power-domain-cells = <0>;
-						power-domains = <&pgc_vpumix>;
-						reg = <IMX8MP_POWER_DOMAIN_VPU_G1>;
-						clocks = <&clk IMX8MP_CLK_VPU_G1_ROOT>;
-					};
-
-					pgc_vpu_g2: power-domain@12 {
-						#power-domain-cells = <0>;
-						power-domains = <&pgc_vpumix>;
-						reg = <IMX8MP_POWER_DOMAIN_VPU_G2>;
-						clocks = <&clk IMX8MP_CLK_VPU_G2_ROOT>;
-					};
-
-					pgc_vpu_vc8000e: power-domain@13 {
-						#power-domain-cells = <0>;
-						power-domains = <&pgc_vpumix>;
-						reg = <IMX8MP_POWER_DOMAIN_VPU_VC8000E>;
-						clocks = <&clk IMX8MP_CLK_VPU_VC8KE_ROOT>;
-					};
-
-					pgc_hdmimix: power-domain@14 {
+					pgc_hdmimix: power-domains@14 {
 						#power-domain-cells = <0>;
 						reg = <IMX8MP_POWER_DOMAIN_HDMIMIX>;
 						clocks = <&clk IMX8MP_CLK_HDMI_ROOT>,
@@ -880,7 +847,7 @@ pgc_hdmimix: power-domain@14 {
 						assigned-clock-rates = <500000000>, <133000000>;
 					};
 
-					pgc_hdmi_phy: power-domain@15 {
+					pgc_hdmi_phy: power-domains@15 {
 						#power-domain-cells = <0>;
 						reg = <IMX8MP_POWER_DOMAIN_HDMI_PHY>;
 					};
@@ -905,6 +872,41 @@ pgc_ispdwp: power-domain@18 {
 						reg = <IMX8MP_POWER_DOMAIN_MEDIAMIX_ISPDWP>;
 						clocks = <&clk IMX8MP_CLK_MEDIA_ISP_ROOT>;
 					};
+
+					pgc_vpumix: power-domain@19 {
+						#power-domain-cells = <0>;
+						reg = <IMX8MP_POWER_DOMAIN_VPUMIX>;
+						clocks = <&clk IMX8MP_CLK_VPU_ROOT>;
+					};
+
+					pgc_vpu_g1: power-domain@20 {
+						#power-domain-cells = <0>;
+						power-domains = <&pgc_vpumix>;
+						reg = <IMX8MP_POWER_DOMAIN_VPU_G1>;
+						clocks = <&clk IMX8MP_CLK_VPU_G1_ROOT>;
+					};
+
+					pgc_vpu_g2: power-domain@21 {
+						#power-domain-cells = <0>;
+						power-domains = <&pgc_vpumix>;
+						reg = <IMX8MP_POWER_DOMAIN_VPU_G2>;
+						clocks = <&clk IMX8MP_CLK_VPU_G2_ROOT>;
+					};
+
+					pgc_vpu_vc8000e: power-domain@22 {
+						#power-domain-cells = <0>;
+						power-domains = <&pgc_vpumix>;
+						reg = <IMX8MP_POWER_DOMAIN_VPU_VC8000E>;
+						clocks = <&clk IMX8MP_CLK_VPU_VC8KE_ROOT>;
+					};
+
+					pgc_mlmix: power-domain@24 {
+						#power-domain-cells = <0>;
+						reg = <IMX8MP_POWER_DOMAIN_MLMIX>;
+						clocks = <&clk IMX8MP_CLK_ML_AXI>,
+							 <&clk IMX8MP_CLK_ML_AHB>,
+							 <&clk IMX8MP_CLK_NPU_ROOT>;
+					};
 				};
 			};
 		};
@@ -923,7 +925,7 @@ pwm1: pwm@30660000 {
 				clocks = <&clk IMX8MP_CLK_PWM1_ROOT>,
 					 <&clk IMX8MP_CLK_PWM1_ROOT>;
 				clock-names = "ipg", "per";
-				#pwm-cells = <3>;
+				#pwm-cells = <2>;
 				status = "disabled";
 			};
 
@@ -945,7 +947,7 @@ pwm3: pwm@30680000 {
 				clocks = <&clk IMX8MP_CLK_PWM3_ROOT>,
 					 <&clk IMX8MP_CLK_PWM3_ROOT>;
 				clock-names = "ipg", "per";
-				#pwm-cells = <3>;
+				#pwm-cells = <2>;
 				status = "disabled";
 			};
 
@@ -1184,6 +1186,11 @@ i2c3: i2c@30a40000 {
 				interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
 				clocks = <&clk IMX8MP_CLK_I2C3_ROOT>;
 				status = "disabled";
+				pcf85063: pcf85063@51 {
+					compatible = "nxp,pcf85063";
+					reg = <0x51>;
+					status = "okay";
+				};
 			};
 
 			i2c4: i2c@30a50000 {
@@ -2311,16 +2318,12 @@ ldb_ch0: endpoint {
 		};
 
 		lvds-channel@1 {
-			#address-cells = <1>;
-			#size-cells = <0>;
 			reg = <1>;
 			phys = <&ldb_phy2>;
 			phy-names = "ldb_phy";
 			status = "disabled";
 
-			port@0 {
-				reg = <0>;
-
+			port {
 				ldb_ch1: endpoint {
 					remote-endpoint = <&lcdif2_disp_ldb_ch1>;
 				};
diff --git a/arch/arm64/configs/imx_v8_defconfig b/arch/arm64/configs/imx_v8_defconfig
index 07779ca2c486..c2c5272713e6 100644
--- a/arch/arm64/configs/imx_v8_defconfig
+++ b/arch/arm64/configs/imx_v8_defconfig
@@ -1,4 +1,3 @@
-CONFIG_SND_AUDIO_GRAPH_CARD2=y
 CONFIG_SYSVIPC=y
 CONFIG_POSIX_MQUEUE=y
 CONFIG_AUDIT=y
@@ -27,6 +26,7 @@ CONFIG_CGROUP_CPUACCT=y
 CONFIG_CGROUP_PERF=y
 CONFIG_CGROUP_BPF=y
 CONFIG_USER_NS=y
+CONFIG_CHECKPOINT_RESTORE=y
 CONFIG_SCHED_AUTOGROUP=y
 CONFIG_RELAY=y
 CONFIG_BLK_DEV_INITRD=y
@@ -46,7 +46,7 @@ CONFIG_KEXEC=y
 CONFIG_KEXEC_FILE=y
 CONFIG_CRASH_DUMP=y
 CONFIG_XEN=y
-CONFIG_ARCH_FORCE_MAX_ORDER=13
+CONFIG_ARCH_FORCE_MAX_ORDER=14
 CONFIG_COMPAT=y
 CONFIG_RANDOMIZE_BASE=y
 CONFIG_PM_DEBUG=y
@@ -93,47 +93,83 @@ CONFIG_IP_MULTICAST=y
 CONFIG_IP_PNP=y
 CONFIG_IP_PNP_DHCP=y
 CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPIP=y
+CONFIG_NET_IPVTI=y
 CONFIG_IPV6_SIT=m
+CONFIG_NETLABEL=y
+CONFIG_MPTCP=y
 CONFIG_NETFILTER=y
-CONFIG_BRIDGE_NETFILTER=m
-CONFIG_NETFILTER_NETLINK_OSF=m
-CONFIG_NF_CONNTRACK=m
-CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_BRIDGE_NETFILTER=y
+CONFIG_NETFILTER_NETLINK_OSF=y
+CONFIG_NF_CONNTRACK=y
 CONFIG_NF_TABLES=y
 CONFIG_NF_TABLES_INET=y
 CONFIG_NF_TABLES_NETDEV=y
-CONFIG_NFT_CT=m
-CONFIG_NFT_MASQ=m
-CONFIG_NFT_NAT=m
-CONFIG_NFT_COMPAT=m
-CONFIG_NFT_DUP_NETDEV=m
-CONFIG_NFT_FWD_NETDEV=m
+CONFIG_NFT_CT=y
+CONFIG_NFT_MASQ=y
+CONFIG_NFT_REDIR=y
+CONFIG_NFT_NAT=y
+CONFIG_NFT_TUNNEL=y
+CONFIG_NFT_REJECT=y
+CONFIG_NFT_COMPAT=y
+CONFIG_NFT_DUP_NETDEV=y
+CONFIG_NFT_FWD_NETDEV=y
+CONFIG_NF_FLOW_TABLE=y
 CONFIG_NF_FLOW_TABLE=m
-CONFIG_NETFILTER_XT_MARK=m
-CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
-CONFIG_NETFILTER_XT_TARGET_LOG=m
-CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
-CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
-CONFIG_NETFILTER_XT_MATCH_IPVS=m
-CONFIG_IP_VS=m
-CONFIG_NF_SOCKET_IPV4=m
-CONFIG_NF_TPROXY_IPV4=m
-CONFIG_IP_NF_IPTABLES=m
-CONFIG_IP_NF_FILTER=m
-CONFIG_IP_NF_TARGET_REJECT=m
-CONFIG_IP_NF_NAT=m
-CONFIG_IP_NF_TARGET_MASQUERADE=m
-CONFIG_IP_NF_MANGLE=m
-CONFIG_NF_SOCKET_IPV6=m
-CONFIG_NF_TPROXY_IPV6=m
-CONFIG_IP6_NF_IPTABLES=m
-CONFIG_IP6_NF_FILTER=m
-CONFIG_IP6_NF_TARGET_REJECT=m
-CONFIG_IP6_NF_MANGLE=m
-CONFIG_IP6_NF_NAT=m
-CONFIG_IP6_NF_TARGET_MASQUERADE=m
-CONFIG_NF_TABLES_BRIDGE=m
-CONFIG_BRIDGE_NF_EBTABLES=m
+CONFIG_NETFILTER_XT_MARK=y
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=y
+CONFIG_NETFILTER_XT_TARGET_LOG=y
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=y
+CONFIG_NETFILTER_XT_MATCH_BPF=y
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=y
+CONFIG_NETFILTER_XT_MATCH_IPVS=y
+CONFIG_NETFILTER_XT_MATCH_POLICY=y
+CONFIG_IP_SET=y
+CONFIG_IP_VS=y
+CONFIG_IP_VS_IPV6=y
+CONFIG_NF_SOCKET_IPV4=y
+CONFIG_NF_TPROXY_IPV4=y
+CONFIG_NFT_FIB_IPV4=y
+CONFIG_NF_TABLES_ARP=y
+CONFIG_IP_NF_IPTABLES=y
+CONFIG_IP_NF_MATCH_AH=y
+CONFIG_IP_NF_MATCH_ECN=y
+CONFIG_IP_NF_MATCH_RPFILTER=y
+CONFIG_IP_NF_MATCH_TTL=y
+CONFIG_IP_NF_FILTER=y
+CONFIG_IP_NF_TARGET_REJECT=y
+CONFIG_IP_NF_TARGET_SYNPROXY=y
+CONFIG_IP_NF_NAT=y
+CONFIG_IP_NF_TARGET_MASQUERADE=y
+CONFIG_IP_NF_TARGET_NETMAP=y
+CONFIG_IP_NF_TARGET_REDIRECT=y
+CONFIG_IP_NF_MANGLE=y
+CONFIG_IP_NF_TARGET_CLUSTERIP=y
+CONFIG_IP_NF_TARGET_ECN=y
+CONFIG_IP_NF_TARGET_TTL=y
+CONFIG_IP_NF_RAW=y
+CONFIG_IP_NF_SECURITY=y
+CONFIG_IP_NF_ARPTABLES=y
+CONFIG_NF_SOCKET_IPV6=y
+CONFIG_NF_TPROXY_IPV6=y
+CONFIG_IP6_NF_IPTABLES=y
+CONFIG_IP6_NF_FILTER=y
+CONFIG_IP6_NF_TARGET_REJECT=y
+CONFIG_IP6_NF_MANGLE=y
+CONFIG_IP6_NF_NAT=y
+CONFIG_IP6_NF_TARGET_MASQUERADE=y
+CONFIG_NF_TABLES_BRIDGE=y
+CONFIG_NFT_BRIDGE_META=y
+CONFIG_NF_CONNTRACK_BRIDGE=y
+CONFIG_BRIDGE_NF_EBTABLES=y
+CONFIG_BRIDGE_EBT_BROUTE=y
+CONFIG_BRIDGE_EBT_T_FILTER=y
+CONFIG_BRIDGE_EBT_T_NAT=y
+CONFIG_BRIDGE_EBT_802_3=y
+CONFIG_BRIDGE_EBT_ARP=y
+CONFIG_BRIDGE_EBT_IP=y
+CONFIG_BRIDGE_EBT_REDIRECT=y
+CONFIG_BPFILTER=y
 CONFIG_BRIDGE=y
 CONFIG_BRIDGE_VLAN_FILTERING=y
 CONFIG_NET_DSA=m
@@ -159,6 +195,7 @@ CONFIG_NET_ACT_POLICE=y
 CONFIG_TSN=y
 CONFIG_VSOCKETS=y
 CONFIG_VIRTIO_VSOCKETS=y
+CONFIG_NETLINK_DIAG=y
 CONFIG_QRTR=m
 CONFIG_QRTR_SMD=m
 CONFIG_QRTR_TUN=m
@@ -188,6 +225,7 @@ CONFIG_NL80211_TESTMODE=y
 CONFIG_CFG80211_WEXT=y
 CONFIG_MAC80211=y
 CONFIG_MAC80211_LEDS=y
+CONFIG_RFKILL=y
 CONFIG_NET_9P=y
 CONFIG_NET_9P_VIRTIO=y
 CONFIG_NFC=m
@@ -262,8 +300,7 @@ CONFIG_VIRTIO_BLK=y
 CONFIG_BLK_DEV_NVME=y
 CONFIG_SRAM=y
 CONFIG_PCI_ENDPOINT_TEST=y
-CONFIG_EEPROM_AT24=m
-CONFIG_EEPROM_AT25=m
+CONFIG_EEPROM_AT24=y
 CONFIG_UACCE=m
 # CONFIG_SCSI_PROC_FS is not set
 CONFIG_BLK_DEV_SD=y
@@ -288,10 +325,11 @@ CONFIG_DM_CRYPT=m
 CONFIG_DM_MIRROR=m
 CONFIG_DM_ZERO=m
 CONFIG_NETDEVICES=y
-CONFIG_MACVLAN=m
-CONFIG_MACVTAP=m
+CONFIG_DUMMY=y
+CONFIG_MACVLAN=y
+CONFIG_MACVTAP=y
 CONFIG_TUN=y
-CONFIG_VETH=m
+CONFIG_VETH=y
 CONFIG_VIRTIO_NET=y
 CONFIG_NET_DSA_MSCC_FELIX=m
 CONFIG_NET_DSA_SJA1105=m
@@ -337,6 +375,7 @@ CONFIG_MLX5_CORE_EN=y
 CONFIG_MSCC_OCELOT_SWITCH=y
 CONFIG_QCOM_EMAC=m
 CONFIG_RMNET=m
+CONFIG_R8169=y
 CONFIG_SMC91X=y
 CONFIG_SMSC911X=y
 CONFIG_STMMAC_ETH=y
@@ -349,17 +388,18 @@ CONFIG_MARVELL_PHY=m
 CONFIG_MARVELL_10G_PHY=m
 CONFIG_MICREL_PHY=y
 CONFIG_MICROSEMI_PHY=y
-CONFIG_MOTORCOMM_PHY=y
 CONFIG_NXP_C45_TJA11XX_PHY=y
 CONFIG_NXP_TJA11XX_PHY=y
 CONFIG_AT803X_PHY=y
-CONFIG_REALTEK_PHY=y
 CONFIG_ROCKCHIP_PHY=y
 CONFIG_VITESSE_PHY=y
 CONFIG_CAN_FLEXCAN=m
 CONFIG_MDIO_BITBANG=y
 CONFIG_MDIO_BUS_MUX_MULTIPLEXER=y
 CONFIG_MDIO_BUS_MUX_MMIOREG=y
+CONFIG_PPP=y
+CONFIG_PPP_MPPE=y
+CONFIG_PPP_ASYNC=y
 CONFIG_USB_PEGASUS=m
 CONFIG_USB_RTL8150=m
 CONFIG_USB_RTL8152=y
@@ -378,6 +418,13 @@ CONFIG_USB_NET_PLUSB=m
 CONFIG_USB_NET_MCS7830=m
 CONFIG_USB_NET_CDC_SUBSET=m
 CONFIG_USB_NET_ZAURUS=m
+CONFIG_USB_NET_QMI_WWAN=y
+CONFIG_ATH10K=y
+CONFIG_ATH10K_PCI=y
+CONFIG_RTL8821AE=y
+CONFIG_RTL8192CU=y
+CONFIG_RTW88=y
+CONFIG_RTW88_8822CE=m
 CONFIG_HOSTAP=y
 CONFIG_WL18XX=m
 CONFIG_WLCORE_SDIO=m
@@ -394,7 +441,7 @@ CONFIG_KEYBOARD_CROS_EC=y
 CONFIG_INPUT_TOUCHSCREEN=y
 CONFIG_TOUCHSCREEN_ATMEL_MXT=m
 CONFIG_TOUCHSCREEN_EXC3000=y
-CONFIG_TOUCHSCREEN_GOODIX=y
+CONFIG_TOUCHSCREEN_GOODIX=m
 CONFIG_TOUCHSCREEN_ILITEK=y
 CONFIG_TOUCHSCREEN_EDT_FT5X06=m
 CONFIG_TOUCHSCREEN_SYNAPTICS_DSX_I2C=m
@@ -427,7 +474,10 @@ CONFIG_IPMI_HANDLER=m
 CONFIG_IPMI_DEVICE_INTERFACE=m
 CONFIG_IPMI_SI=m
 CONFIG_TCG_TPM=y
-CONFIG_TCG_TIS_I2C_INFINEON=y
+CONFIG_HW_RANDOM_TPM=y
+CONFIG_TCG_TIS_CORE=y
+CONFIG_TCG_TIS_SPI=y
+CONFIG_SECURITYFS=y
 CONFIG_I2C_CHARDEV=y
 CONFIG_I2C_MUX=y
 CONFIG_I2C_MUX_PCA954x=y
@@ -621,7 +671,6 @@ CONFIG_VIDEO_MAX96724=m
 CONFIG_VIDEO_MX95MBCAM=m
 CONFIG_VIDEO_DS90UB953=m
 CONFIG_VIDEO_DS90UB960=m
-CONFIG_VIRTIO_VIDEO=y
 CONFIG_IMX_DPU_CORE=y
 CONFIG_IMX8MM_LCDIF_CORE=y
 CONFIG_IMX_LCDIFV3_CORE=y
@@ -638,7 +687,6 @@ CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=m
 CONFIG_DRM_PANEL_RAYDIUM_RM67191=y
 CONFIG_DRM_PANEL_RAYDIUM_RM68200=y
 CONFIG_DRM_PANEL_RAYDIUM_RM692C9=y
-CONFIG_DRM_PANEL_WAVESHARE_DSI=y
 CONFIG_DRM_PANEL_ROCKTECK_HIMAX8394F=y
 CONFIG_DRM_PANEL_SEIKO_43WVF1G=y
 CONFIG_DRM_PANEL_SITRONIX_ST7703=m
@@ -734,7 +782,6 @@ CONFIG_SND_SOC_SOF_IMX_TOPLEVEL=y
 CONFIG_SND_SOC_SOF_IMX8=m
 CONFIG_SND_SOC_SOF_IMX8M=m
 CONFIG_SND_SOC_SOF_IMX8ULP=m
-CONFIG_SND_SOC_SOF_IMX95=m
 CONFIG_SND_SOC_AK4613=m
 CONFIG_SND_SOC_BT_SCO=y
 CONFIG_SND_SOC_CROS_EC_CODEC=m
@@ -742,6 +789,8 @@ CONFIG_SND_SOC_CS42XX8_I2C=y
 CONFIG_SND_SOC_DMIC=m
 CONFIG_SND_SOC_ES7134=m
 CONFIG_SND_SOC_ES7241=m
+CONFIG_SND_SOC_ES8328_SPI=m
+CONFIG_SND_SOC_TLV320AIC3X_I2C=m
 CONFIG_SND_SOC_GTM601=m
 CONFIG_SND_SOC_MAX98357A=m
 CONFIG_SND_SOC_MAX98927=m
@@ -767,6 +816,7 @@ CONFIG_SND_SIMPLE_CARD=y
 CONFIG_SND_AUDIO_GRAPH_CARD=y
 CONFIG_SND_VIRTIO=y
 CONFIG_HID_MULTITOUCH=m
+CONFIG_HIDRAW=y
 CONFIG_I2C_HID_ACPI=m
 CONFIG_I2C_HID_OF=m
 CONFIG_USB_CONN_GPIO=y
@@ -800,9 +850,11 @@ CONFIG_USB_SERIAL_GENERIC=y
 CONFIG_USB_SERIAL_SIMPLE=y
 CONFIG_USB_SERIAL_CP210X=m
 CONFIG_USB_SERIAL_FTDI_SIO=y
-CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_SERIAL_QUALCOMM=y
+CONFIG_USB_SERIAL_OPTION=y
 CONFIG_USB_TEST=m
 CONFIG_USB_EHSET_TEST_FIXTURE=y
+CONFIG_USB_HUB_USB251XB=y
 CONFIG_USB_HSIC_USB3503=y
 CONFIG_NOP_USB_XCEIV=y
 CONFIG_USB_MXS_PHY=y
@@ -886,6 +938,7 @@ CONFIG_RTC_DRV_DS1307=m
 CONFIG_RTC_DRV_HYM8563=m
 CONFIG_RTC_DRV_MAX77686=y
 CONFIG_RTC_DRV_RK808=m
+CONFIG_RTC_DRV_PCF85063=y
 CONFIG_RTC_DRV_PCF85363=m
 CONFIG_RTC_DRV_M41T80=m
 CONFIG_RTC_DRV_RX8581=m
@@ -1004,9 +1057,6 @@ CONFIG_FSL_MC_DPIO=y
 CONFIG_FSL_RCPM=y
 CONFIG_FSL_QIXIS=y
 CONFIG_SOC_TI=y
-CONFIG_DEVFREQ_GOV_PERFORMANCE=y
-CONFIG_DEVFREQ_GOV_POWERSAVE=y
-CONFIG_DEVFREQ_GOV_USERSPACE=y
 CONFIG_EXTCON_PTN5150=m
 CONFIG_EXTCON_USB_GPIO=y
 CONFIG_EXTCON_USBC_CROS_EC=y
@@ -1095,6 +1145,7 @@ CONFIG_MXC_EMVSIM=y
 CONFIG_EXT2_FS=y
 CONFIG_EXT3_FS=y
 CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_EXT4_FS_SECURITY=y
 CONFIG_BTRFS_FS=m
 CONFIG_BTRFS_FS_POSIX_ACL=y
 CONFIG_FANOTIFY=y
@@ -1103,8 +1154,16 @@ CONFIG_QUOTA=y
 CONFIG_AUTOFS_FS=y
 CONFIG_FUSE_FS=m
 CONFIG_CUSE=m
-CONFIG_OVERLAY_FS=m
+CONFIG_OVERLAY_FS=y
+CONFIG_OVERLAY_FS_INDEX=y
+CONFIG_OVERLAY_FS_XINO_AUTO=y
+CONFIG_OVERLAY_FS_METACOPY=y
 CONFIG_VFAT_FS=y
+CONFIG_FAT_DEFAULT_UTF8=y
+CONFIG_EXFAT_FS=y
+CONFIG_NTFS_FS=y
+CONFIG_NTFS_RW=y
+CONFIG_NTFS3_FS=y
 CONFIG_TMPFS_POSIX_ACL=y
 CONFIG_HUGETLBFS=y
 CONFIG_EFIVAR_FS=y
@@ -1136,6 +1195,7 @@ CONFIG_CRYPTO_FCRYPT=m
 CONFIG_CRYPTO_KHAZAD=m
 CONFIG_CRYPTO_SEED=m
 CONFIG_CRYPTO_SERPENT=m
+CONFIG_CRYPTO_SM4_GENERIC=m
 CONFIG_CRYPTO_TEA=m
 CONFIG_CRYPTO_TWOFISH=m
 CONFIG_CRYPTO_ARC4=m
@@ -1149,6 +1209,7 @@ CONFIG_CRYPTO_ECHAINIV=y
 CONFIG_CRYPTO_TLS=m
 CONFIG_CRYPTO_MD4=m
 CONFIG_CRYPTO_RMD160=m
+CONFIG_CRYPTO_SM3_GENERIC=m
 CONFIG_CRYPTO_STREEBOG=m
 CONFIG_CRYPTO_VMAC=m
 CONFIG_CRYPTO_WP512=m
diff --git a/drivers/gpu/drm/panel/panel-simple.c b/drivers/gpu/drm/panel/panel-simple.c
index fb8a57afe687..a3502b07fa58 100644
--- a/drivers/gpu/drm/panel/panel-simple.c
+++ b/drivers/gpu/drm/panel/panel-simple.c
@@ -601,6 +601,7 @@ static int panel_simple_probe(struct device *dev, const struct panel_desc *desc)
 			panel_simple_parse_panel_timing_node(dev, panel, &dt);
 	}
 
+	printk("--------------panel_simple_probe0924 bus_format=%#x\n",desc->bus_format);
 	connector_type = desc->connector_type;
 	/* Catch common mistakes for panels. */
 	switch (connector_type) {
@@ -711,6 +712,85 @@ static void panel_simple_shutdown(struct device *dev)
 	drm_panel_unprepare(&panel->base);
 }
 
+/* Driver display 7 inch derived from ampire,am-070a04-du2511-g010 */
+static const struct display_timing esa_avnet_am_070a04_du2511_g010_timing = {
+	.pixelclock = { 25200000, 25400000, 35700000 },
+	.hactive = { 800, 800, 800 },
+	.hfront_porch = { 28, 32, 142 },
+	.hback_porch = { 32, 32, 32 },
+	.hsync_len = { 1, 2, 40 },
+	.vactive = { 480, 480, 480 },
+	.vfront_porch = { 3, 5, 126 },
+	.vback_porch = { 5, 5, 5 },
+	.vsync_len = { 1, 2, 201 },
+	.flags = DISPLAY_FLAGS_DE_HIGH,
+};
+
+static const struct panel_desc esa_avnet_7_inch = {
+	.timings = &esa_avnet_am_070a04_du2511_g010_timing,
+	.num_timings = 1,
+	.bpc = 8,
+	.size = {
+		.width = 152,
+		.height = 91,
+	},
+	.bus_flags = DRM_BUS_FLAG_DE_HIGH,
+	.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG, //MEDIA_BUS_FMT_RGB888_1X7X4_JEIDA,
+	.connector_type = DRM_MODE_CONNECTOR_LVDS,
+};
+
+static const struct display_timing AUO_G101STN01_timing = {
+	.pixelclock = { 40800000, 51200000, 67200000 },
+	.hactive = { 1024, 1024, 1024 },
+	.hfront_porch = { 1, 80, 200 },
+	.hback_porch = { 1, 79, 200 },
+	.hsync_len = { 1, 1, 100 },
+	.vactive = { 600, 600, 600 },
+	.vfront_porch = { 1, 11, 16 },
+	.vback_porch = { 1, 11, 16 },
+	.vsync_len = { 1, 1, 10 },
+	.flags = DISPLAY_FLAGS_DE_HIGH,
+};
+
+static const struct panel_desc AUO_G101STN01 = {
+	.timings = &AUO_G101STN01_timing,
+	.num_timings = 1,
+	.bpc = 6,
+	.size = {
+		.width = 223,
+		.height = 125,
+	},
+	.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,
+	.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,
+	.connector_type = DRM_MODE_CONNECTOR_LVDS,
+};
+
+static const struct display_timing AUO_G156XW01_timing = {
+	.pixelclock = { 60000000, 76000000, 90000000 },
+	.hactive = { 1366, 1366, 1366 },
+	.hfront_porch = { 1, 80, 200 },
+	.hback_porch = { 1, 79, 200 },
+	.hsync_len = { 1, 1, 100 },
+	.vactive = { 768, 768, 768 },
+	.vfront_porch = { 1, 11, 120 },
+	.vback_porch = { 1, 11, 120 },
+	.vsync_len = { 1, 1, 100 },
+	.flags = DISPLAY_FLAGS_DE_HIGH,
+};
+
+static const struct panel_desc AUO_G156XW01 = {
+	.timings = &AUO_G156XW01_timing,
+	.num_timings = 1,
+	.bpc = 6,
+	.size = {
+		.width = 344,
+		.height = 193,
+	},
+	.bus_format = MEDIA_BUS_FMT_RGB666_1X7X3_SPWG,
+	.bus_flags = DRM_BUS_FLAG_DE_HIGH | DRM_BUS_FLAG_PIXDATA_SAMPLE_NEGEDGE,
+	.connector_type = DRM_MODE_CONNECTOR_LVDS,
+};
+
 static const struct drm_display_mode ampire_am_1280800n3tzqw_t00h_mode = {
 	.clock = 71100,
 	.hdisplay = 1280,
@@ -979,16 +1059,17 @@ static const struct panel_desc auo_g070vvn01 = {
 	},
 };
 
+#if 0
 static const struct drm_display_mode auo_g101evn010_mode = {
-	.clock = 68930,
+	.clock = 74250000,
 	.hdisplay = 1280,
-	.hsync_start = 1280 + 82,
-	.hsync_end = 1280 + 82 + 2,
-	.htotal = 1280 + 82 + 2 + 84,
+	.hsync_start = 1280 + 42,
+	.hsync_end = 1280 + 42 + 22,
+	.htotal = 1280 + 42 + 22 + 64,
 	.vdisplay = 800,
-	.vsync_start = 800 + 8,
-	.vsync_end = 800 + 8 + 2,
-	.vtotal = 800 + 8 + 2 + 6,
+	.vsync_start = 800 + 20,
+	.vsync_end = 800 + 20 + 20,
+	.vtotal = 800 + 8 + 2 + 49,
 };
 
 static const struct panel_desc auo_g101evn010 = {
@@ -1003,6 +1084,33 @@ static const struct panel_desc auo_g101evn010 = {
 	.connector_type = DRM_MODE_CONNECTOR_LVDS,
 };
 
+#else
+static const struct drm_display_mode auo_g101evn010_mode = {
+	.clock = 74250,
+	.hdisplay = 1920,
+	.hsync_start = 1920 + 88,
+	.hsync_end = 1920 + 88 + 44,
+	.htotal = 1920 + 88 + 44 + 148,
+	.vdisplay = 1080,
+	.vsync_start = 1080 + 4,
+	.vsync_end = 1080 + 4 + 5,
+	.vtotal = 1080 + 4 + 5 + 36,
+};
+
+static const struct panel_desc auo_g101evn010 = {
+	.modes = &auo_g101evn010_mode,
+	.num_modes = 1,
+	.bpc = 8,
+	.size = {
+		.width = 344,
+		.height = 193,
+	},
+	.bus_format = MEDIA_BUS_FMT_RGB888_1X7X4_SPWG,
+	.bus_flags = DRM_BUS_FLAG_DE_HIGH,
+	.connector_type = DRM_MODE_CONNECTOR_LVDS,
+};
+#endif
+
 static const struct drm_display_mode auo_g104sn02_mode = {
 	.clock = 40000,
 	.hdisplay = 800,
@@ -2561,7 +2669,6 @@ static const struct display_timing koe_tx26d202vm0bwa_timing = {
 	.vfront_porch = { 3, 5, 10 },
 	.vback_porch = { 2, 5, 10 },
 	.vsync_len = { 5, 5, 5 },
-	.flags = DISPLAY_FLAGS_DE_HIGH,
 };
 
 static const struct panel_desc koe_tx26d202vm0bwa = {
@@ -4185,6 +4292,15 @@ static const struct panel_desc arm_rtsm = {
 
 static const struct of_device_id platform_of_match[] = {
 	{
+		.compatible = "esa_avnet,7_inch",
+		.data = &esa_avnet_7_inch,
+	}, {
+		.compatible = "auo,G101STN01",
+		.data = &AUO_G101STN01,
+	}, {
+		.compatible = "auo,G156XW01",
+		.data = &AUO_G156XW01,
+	}, {
 		.compatible = "ampire,am-1280800n3tzqw-t00h",
 		.data = &ampire_am_1280800n3tzqw_t00h,
 	}, {
diff --git a/drivers/tty/serial/imx.c b/drivers/tty/serial/imx.c
index ac967dbd2c0d..c08048d3e051 100644
--- a/drivers/tty/serial/imx.c
+++ b/drivers/tty/serial/imx.c
@@ -166,6 +166,11 @@
 #define MINOR_START		16
 #define DEV_NAME		"ttymxc"
 
+// added by jason, 240820
+//#define RCD_EN_485_RTS_HIGH_ACT (1)
+#define RCD_EN_485_RTS_LOW_ACT  (1)
+// end
+
 /*
  * This determines how often we check the modem status signals
  * for any change.  They generally aren't connected to an IRQ
@@ -318,6 +323,22 @@ static void imx_uart_ucrs_restore(struct imx_port *sport,
 }
 #endif
 
+#define UART_MCR_RTS 0x02
+static void imx_uart_rts_active2(struct imx_port *sport, u32 *ucr2)
+{
+    *ucr2 &= ~(UCR2_CTSC | UCR2_CTS);
+
+    mctrl_gpio_set(sport->gpios, sport->port.mctrl | UART_MCR_RTS);
+}
+
+static void imx_uart_rts_inactive2(struct imx_port *sport, u32 *ucr2)
+{
+    *ucr2 &= ~UCR2_CTSC;
+    *ucr2 |= UCR2_CTS;
+
+    mctrl_gpio_set(sport->gpios, sport->port.mctrl & ~UART_MCR_RTS);
+}
+
 /* called with port.lock taken and irqs caller dependent */
 static void imx_uart_rts_active(struct imx_port *sport, u32 *ucr2)
 {
@@ -617,6 +638,26 @@ static void imx_uart_dma_tx_callback(void *data)
 	}
 
 	uart_port_unlock_irqrestore(&sport->port, flags);
+
+#if 1
+    // added by jason, 2023.8.23
+    if(3 != sport->port.line) {
+        // wait for transmitter to become empty
+        while (!(imx_uart_readl(sport, USR2) & USR2_TXDC));
+#if 1
+// recv mode.
+            u32 ucr2 = imx_uart_readl(sport, UCR2);
+#ifdef RCD_EN_485_RTS_HIGH_ACT
+            imx_uart_rts_inactive2(sport, &ucr2);
+#endif
+#ifdef RCD_EN_485_RTS_LOW_ACT
+            imx_uart_rts_active2(sport, &ucr2);
+#endif
+            imx_uart_writel(sport, ucr2, UCR2);
+#endif
+// end
+    }
+#endif
 }
 
 /* called with port.lock taken and irqs off */
@@ -688,6 +729,38 @@ static void imx_uart_start_tx(struct uart_port *port)
 
 	if (!sport->port.x_char && uart_circ_empty(&port->state->xmit))
 		return;
+#if 1
+// added by jason, 240820
+    // tran mode.
+    u32 ucr2 = imx_uart_readl(sport, UCR2);
+#ifdef RCD_EN_485_RTS_HIGH_ACT
+    imx_uart_rts_active2(sport, &ucr2);
+#endif
+
+#ifdef RCD_EN_485_RTS_LOW_ACT
+    imx_uart_rts_inactive2(sport, &ucr2);
+#endif
+    imx_uart_writel(sport, ucr2, UCR2);
+// end
+#endif
+
+    if (!sport->port.x_char && uart_circ_empty(&port->state->xmit)) {
+#if 1
+// added by jason, 240820
+// recv mode.
+        u32 ucr2 = imx_uart_readl(sport, UCR2);
+#ifdef RCD_EN_485_RTS_HIGH_ACT
+        imx_uart_rts_inactive2(sport, &ucr2);
+#endif
+#ifdef RCD_EN_485_RTS_LOW_ACT
+        imx_uart_rts_active2(sport, &ucr2);
+#endif
+        imx_uart_writel(sport, ucr2, UCR2);
+// end
+#endif
+        return;
+    }
+
 
 	/*
 	 * We cannot simply do nothing here if sport->tx_state == SEND already
@@ -1091,7 +1164,11 @@ static void imx_uart_set_mctrl(struct uart_port *port, unsigned int mctrl)
 {
 	struct imx_port *sport = (struct imx_port *)port;
 	u32 ucr3, uts;
-
+#if 1
+// added by jason, 240820
+        return;
+// end
+#endif
 	if (!(port->rs485.flags & SER_RS485_ENABLED)) {
 		u32 ucr2;
 
@@ -1099,8 +1176,8 @@ static void imx_uart_set_mctrl(struct uart_port *port, unsigned int mctrl)
 		 * Turn off autoRTS if RTS is lowered and restore autoRTS
 		 * setting if RTS is raised.
 		 */
-		ucr2 = imx_uart_readl(sport, UCR2);
-		ucr2 &= ~(UCR2_CTS | UCR2_CTSC);
+                ucr2 = imx_uart_readl(sport, UCR2);
+                ucr2 &= ~(UCR2_CTS | UCR2_CTSC);
 		if (mctrl & TIOCM_RTS) {
 			ucr2 |= UCR2_CTS;
 			/*
@@ -1686,6 +1763,20 @@ imx_uart_set_termios(struct uart_port *port, struct ktermios *termios,
 	unsigned long div;
 	unsigned long num, denom, old_ubir, old_ubmr;
 	uint64_t tdiv64;
+#if 1
+// added by jason
+// recv mode
+        ucr2 = imx_uart_readl(sport, UCR2);
+#ifdef RCD_EN_485_RTS_HIGH_ACT
+        // recv mode.
+        imx_uart_rts_inactive2(sport, &ucr2);
+#endif
+#ifdef RCD_EN_485_RTS_LOW_ACT
+        imx_uart_rts_active2(sport, &ucr2);
+#endif
+        imx_uart_writel(sport, ucr2, UCR2);
+// end
+#endif
 
 	/*
 	 * We only support CS7 and CS8.
diff --git a/sound/soc/fsl/fsl_sai.c b/sound/soc/fsl/fsl_sai.c
index dad3444b4c76..d91bba52e4c5 100644
--- a/sound/soc/fsl/fsl_sai.c
+++ b/sound/soc/fsl/fsl_sai.c
@@ -454,8 +454,8 @@ static int fsl_sai_set_bclk(struct snd_soc_dai *dai, bool tx, u32 freq)
 		 * Drop the source that can not be
 		 * divided into the required rate.
 		 */
-		if (diff != 0 && clk_rate / diff < 1000)
-			continue;
+		//if (diff != 0 && clk_rate / diff < 1000)
+			//continue;
 
 		dev_dbg(dai->dev,
 			"ratio %d for freq %dHz based on clock %ldHz\n",
@@ -470,12 +470,15 @@ static int fsl_sai_set_bclk(struct snd_soc_dai *dai, bool tx, u32 freq)
 
 		if (diff == 0)
 			break;
-	}
+        }
+
+	dev_err(dai->dev, "aaeon best fit: clock id=%d, div=%d, deviation =%d, freq =%d\n",
+			sai->mclk_id[tx], savediv, bestdiff,freq);
 
 	if (savediv == 0) {
 		dev_err(dai->dev, "failed to derive required %cx rate: %d\n",
 				tx ? 'T' : 'R', freq);
-		return -EINVAL;
+		//return -EINVAL;
 	}
 
 	dev_dbg(dai->dev, "best fit: clock id=%d, div=%d, deviation =%d\n",
