<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ctrlcfg2</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ctrlcfg2</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> </td></tr>
<tr>
<td align="left">[6:5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> </td></tr>
<tr>
<td align="left">[8:7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> </td></tr>
<tr>
<td align="left">[14:13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> </td></tr>
<tr>
<td align="left">[17:15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> </td></tr>
<tr>
<td align="left">[20:18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> </td></tr>
<tr>
<td align="left">[23:21] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> </td></tr>
<tr>
<td align="left">[26:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> </td></tr>
<tr>
<td align="left">[31:27] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_ctrl_output_regd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp95926b44e5f72fc659885a1dcafd18eb"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD"></a></p>
<p>Set to one to register the HMC command output. Set to 0 to disable it.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae2e681c9a7719e1e5ec9064cb0fa38a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gae2e681c9a7719e1e5ec9064cb0fa38a7">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae2e681c9a7719e1e5ec9064cb0fa38a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab315cf2792350b175e76b369634665a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab315cf2792350b175e76b369634665a6">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab315cf2792350b175e76b369634665a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc3b85f5c06c74a1c8c28214dd749c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gacdc3b85f5c06c74a1c8c28214dd749c1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacdc3b85f5c06c74a1c8c28214dd749c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562a684e5950df5f2a56355daffbf686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga562a684e5950df5f2a56355daffbf686">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga562a684e5950df5f2a56355daffbf686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c71c37a13eb07e34e876b24d6d2b44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga9c71c37a13eb07e34e876b24d6d2b44f">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga9c71c37a13eb07e34e876b24d6d2b44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693e32bde2b024ea760e20e28caa58e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga693e32bde2b024ea760e20e28caa58e5">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga693e32bde2b024ea760e20e28caa58e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0528560667b0b8148aead77ce84aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga3d0528560667b0b8148aead77ce84aab">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga3d0528560667b0b8148aead77ce84aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c2ad53ebbc9615fd8faf19bfa7d640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga59c2ad53ebbc9615fd8faf19bfa7d640">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga59c2ad53ebbc9615fd8faf19bfa7d640"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc0_output_regd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7e03d4283dfd8424ca64eab7c7271ecb"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD"></a></p>
<p>Set to one to register the HMC command output. Set to 0 to disable it.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga93a1539a2c35ac3887df48299d75b8f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga93a1539a2c35ac3887df48299d75b8f5">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga93a1539a2c35ac3887df48299d75b8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101f0070148064374fc754b0fe526d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga101f0070148064374fc754b0fe526d55">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga101f0070148064374fc754b0fe526d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfe3c226ec5b81fbdf394bef124bd02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaabfe3c226ec5b81fbdf394bef124bd02">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaabfe3c226ec5b81fbdf394bef124bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42619995fee2233c9e2b171a25229e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaf42619995fee2233c9e2b171a25229e2">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaf42619995fee2233c9e2b171a25229e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3a6648b4c504b3cc3347abf2db6624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaeb3a6648b4c504b3cc3347abf2db6624">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gaeb3a6648b4c504b3cc3347abf2db6624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf26b15df16525895c44f144f6dae989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gabf26b15df16525895c44f144f6dae989">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabf26b15df16525895c44f144f6dae989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e7cd7f6151803ac51a0ca66ec6d210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gae5e7cd7f6151803ac51a0ca66ec6d210">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gae5e7cd7f6151803ac51a0ca66ec6d210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f59e31288e1ffba94425f92e017e5ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga5f59e31288e1ffba94425f92e017e5ac">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga5f59e31288e1ffba94425f92e017e5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc1_output_regd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd5578218f76cd11f93420415c80ee93"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD"></a></p>
<p>Set to one to register the HMC command output. Set to 0 to disable it.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4937c3727e2c2e0697a012c9b0790e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4937c3727e2c2e0697a012c9b0790e63">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4937c3727e2c2e0697a012c9b0790e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3b1b6435bfb412df25cbbf6ef593d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gadcb3b1b6435bfb412df25cbbf6ef593d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gadcb3b1b6435bfb412df25cbbf6ef593d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cee2762f1f87ff50a58187d99bc4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga06cee2762f1f87ff50a58187d99bc4ec">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga06cee2762f1f87ff50a58187d99bc4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91396075c34efb648315d6c54fe242e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga91396075c34efb648315d6c54fe242e2">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga91396075c34efb648315d6c54fe242e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb03bbdd7b738016d55b5a3bf54cd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaedb03bbdd7b738016d55b5a3bf54cd27">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gaedb03bbdd7b738016d55b5a3bf54cd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01bc1547a5bb5efe19a429e9b9182d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga01bc1547a5bb5efe19a429e9b9182d10">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga01bc1547a5bb5efe19a429e9b9182d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1551b1d0cffbdfcc1a28df8117cd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaea1551b1d0cffbdfcc1a28df8117cd21">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaea1551b1d0cffbdfcc1a28df8117cd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4520fefc2cad547fb8ffbd42d14a02a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4520fefc2cad547fb8ffbd42d14a02a9">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga4520fefc2cad547fb8ffbd42d14a02a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2_output_regd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb04470765e09c236a18968c0ca9ad4c7"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD"></a></p>
<p>Set to one to register the HMC command output. Set to 0 to disable it.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0e9beece862f9c5408d1acaae28aca7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga0e9beece862f9c5408d1acaae28aca7f">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga0e9beece862f9c5408d1acaae28aca7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39484951f28bdd742f6f77c37c8d5dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga39484951f28bdd742f6f77c37c8d5dce">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga39484951f28bdd742f6f77c37c8d5dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e1f1682d844b18cf88e643e87c0462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gad0e1f1682d844b18cf88e643e87c0462">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad0e1f1682d844b18cf88e643e87c0462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b3abe1797ea52e165bbe9deac40b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga05b3abe1797ea52e165bbe9deac40b9f">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga05b3abe1797ea52e165bbe9deac40b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b24c40ccae7be0bbe96d2c7c76f445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga47b24c40ccae7be0bbe96d2c7c76f445">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga47b24c40ccae7be0bbe96d2c7c76f445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa87dcec4c5993b9495d391c8fc9ea896"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaa87dcec4c5993b9495d391c8fc9ea896">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa87dcec4c5993b9495d391c8fc9ea896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a973d28baf5b249cd0dcb86da92383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab2a973d28baf5b249cd0dcb86da92383">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gab2a973d28baf5b249cd0dcb86da92383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c550fdba6d1b72f7c66c159156ae8b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga1c550fdba6d1b72f7c66c159156ae8b5">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga1c550fdba6d1b72f7c66c159156ae8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_output_regd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp791d62fe4740e1bdeab5a18e43e74cfd"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD"></a></p>
<p>Set to one to register the HMC command output. Set to 0 to disable it.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2dc66c461f934c2bd0aef1cfb5e93a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga2dc66c461f934c2bd0aef1cfb5e93a35">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga2dc66c461f934c2bd0aef1cfb5e93a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83077ea0658145c14dfa674e866a4918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga83077ea0658145c14dfa674e866a4918">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga83077ea0658145c14dfa674e866a4918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590b819be6ba8907966847b820387b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga590b819be6ba8907966847b820387b47">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga590b819be6ba8907966847b820387b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbbceef945f178f6a8c1b1b1970adcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gadfbbceef945f178f6a8c1b1b1970adcf">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gadfbbceef945f178f6a8c1b1b1970adcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc26d44ce49c2820dfd37ae35ecc5bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gadc26d44ce49c2820dfd37ae35ecc5bbb">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gadc26d44ce49c2820dfd37ae35ecc5bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81a7ccd21d65cc0ba753abd316f162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gae81a7ccd21d65cc0ba753abd316f162d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae81a7ccd21d65cc0ba753abd316f162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81140b4f6d1ce16dbc3911f37a26a8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga81140b4f6d1ce16dbc3911f37a26a8ab">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga81140b4f6d1ce16dbc3911f37a26a8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a15f24fc7edbd681144cc5c2248cc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga2a15f24fc7edbd681144cc5c2248cc2d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga2a15f24fc7edbd681144cc5c2248cc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_ctrl2dbc_switch0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp58de817efeb2a6a2ed0cb98ab8901e2f"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0"></a></p>
<p>Select of the MUX ctrl2dbc_switch0. 2</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga63aa952eedfe26802cafcd35a5fe1732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga63aa952eedfe26802cafcd35a5fe1732">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga63aa952eedfe26802cafcd35a5fe1732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522d478eb0c35a3c7209a56c8ec6535b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga522d478eb0c35a3c7209a56c8ec6535b">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga522d478eb0c35a3c7209a56c8ec6535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878e8a2d1ea8fd769364efca5fd6bb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga878e8a2d1ea8fd769364efca5fd6bb99">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga878e8a2d1ea8fd769364efca5fd6bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb8e2d053925b3ed0648011b2528c0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gafb8e2d053925b3ed0648011b2528c0d1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_SET_MSK</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr class="separator:gafb8e2d053925b3ed0648011b2528c0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0485a6b22cc5c95affd6dcef637442d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga0485a6b22cc5c95affd6dcef637442d8">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_CLR_MSK</a>&#160;&#160;&#160;0xffffff9f</td></tr>
<tr class="separator:ga0485a6b22cc5c95affd6dcef637442d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac202dde5b8e705c81e1902e6baf9ea54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gac202dde5b8e705c81e1902e6baf9ea54">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac202dde5b8e705c81e1902e6baf9ea54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596d89db9d74f38d9446cc091bd8c1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga596d89db9d74f38d9446cc091bd8c1ab">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000060) &gt;&gt; 5)</td></tr>
<tr class="separator:ga596d89db9d74f38d9446cc091bd8c1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7c9b6bfcb21b85d2a125a057caacfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga5c7c9b6bfcb21b85d2a125a057caacfb">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000060)</td></tr>
<tr class="separator:ga5c7c9b6bfcb21b85d2a125a057caacfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_ctrl2dbc_switch1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5dae396d7fe3c52b9fcfa8b504c1c63a"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1"></a></p>
<p>Select of the MUX ctrl2dbc_switch1. 2</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9e9f4ea90c2b7164c68f77e35d01f98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga9e9f4ea90c2b7164c68f77e35d01f98a">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga9e9f4ea90c2b7164c68f77e35d01f98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521ff9d585390d8b2e410ee36ba6d537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga521ff9d585390d8b2e410ee36ba6d537">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga521ff9d585390d8b2e410ee36ba6d537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d8886dede410b2a1f5758e74e571f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga13d8886dede410b2a1f5758e74e571f1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga13d8886dede410b2a1f5758e74e571f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a73bd70d3d5ca36c4ee9dae3135eeab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga9a73bd70d3d5ca36c4ee9dae3135eeab">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_SET_MSK</a>&#160;&#160;&#160;0x00000180</td></tr>
<tr class="separator:ga9a73bd70d3d5ca36c4ee9dae3135eeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6ae36d9bc0c4173b72dd132cadfb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga2c6ae36d9bc0c4173b72dd132cadfb87">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_CLR_MSK</a>&#160;&#160;&#160;0xfffffe7f</td></tr>
<tr class="separator:ga2c6ae36d9bc0c4173b72dd132cadfb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495ff93ddcdffa4ec2a9f93435258c7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga495ff93ddcdffa4ec2a9f93435258c7a">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga495ff93ddcdffa4ec2a9f93435258c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731624ce78c14d72e0d96be4b7d0464b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga731624ce78c14d72e0d96be4b7d0464b">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000180) &gt;&gt; 7)</td></tr>
<tr class="separator:ga731624ce78c14d72e0d96be4b7d0464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58fc21c9b6d8dfac56ccccc47d6c2a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga58fc21c9b6d8dfac56ccccc47d6c2a29">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000180)</td></tr>
<tr class="separator:ga58fc21c9b6d8dfac56ccccc47d6c2a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc0_ctrl_sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp70891c1b29f997862d0cdd8ae12a514d"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL"></a></p>
<p>DBC0 - control path select. 1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8e8d7a9bc6c36d818343841a38055a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga8e8d7a9bc6c36d818343841a38055a46">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga8e8d7a9bc6c36d818343841a38055a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0330c458115166937d46534711b2ff9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga0330c458115166937d46534711b2ff9d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga0330c458115166937d46534711b2ff9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dc7a2333288dd3c7342a62c5eadc9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga76dc7a2333288dd3c7342a62c5eadc9c">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga76dc7a2333288dd3c7342a62c5eadc9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefaf757c25d04e5c43863bfe0171886f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaefaf757c25d04e5c43863bfe0171886f">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gaefaf757c25d04e5c43863bfe0171886f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad430efcbf23795c9d8dc23c0c66c9ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gad430efcbf23795c9d8dc23c0c66c9ecc">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:gad430efcbf23795c9d8dc23c0c66c9ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25937b1df21a975847f04d4924b49409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga25937b1df21a975847f04d4924b49409">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga25937b1df21a975847f04d4924b49409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802bc8ff525a24e2eeb5af6a5c279f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga802bc8ff525a24e2eeb5af6a5c279f28">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga802bc8ff525a24e2eeb5af6a5c279f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b89a9317a3960d4a6e15c07c01c3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab0b89a9317a3960d4a6e15c07c01c3ae">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gab0b89a9317a3960d4a6e15c07c01c3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc1_ctrl_sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9f4526ce82ebdec88c64349cad6e771a"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL"></a></p>
<p>DBC1 - control path select. 1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab4804bc749bd5a25bda75638ac216277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab4804bc749bd5a25bda75638ac216277">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab4804bc749bd5a25bda75638ac216277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66fef4fba0218e35caac311e499259c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab66fef4fba0218e35caac311e499259c">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab66fef4fba0218e35caac311e499259c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4197f69dc87d9f7e8663d81ad1628f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4197f69dc87d9f7e8663d81ad1628f37">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4197f69dc87d9f7e8663d81ad1628f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c52258a82d7001db2ea58119c18712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga55c52258a82d7001db2ea58119c18712">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga55c52258a82d7001db2ea58119c18712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad486e86e70324426840437cec221185d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gad486e86e70324426840437cec221185d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:gad486e86e70324426840437cec221185d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c41ca7686be1688ba946df844b6930a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga6c41ca7686be1688ba946df844b6930a">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6c41ca7686be1688ba946df844b6930a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780296217c8378110f5d81a83f090fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga780296217c8378110f5d81a83f090fd8">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga780296217c8378110f5d81a83f090fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0d155073779c08e1cc96302e0d6f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaef0d155073779c08e1cc96302e0d6f5d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gaef0d155073779c08e1cc96302e0d6f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2_ctrl_sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe968b8d44032159f5ebd9f6e4547b013"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL"></a></p>
<p>DBC2 - control path select. 1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4dbe8cba1f7a00dcf730627885928283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4dbe8cba1f7a00dcf730627885928283">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4dbe8cba1f7a00dcf730627885928283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ced900eb993f5ab51b4ecea917f303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaf7ced900eb993f5ab51b4ecea917f303">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaf7ced900eb993f5ab51b4ecea917f303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46cd997695c60a762e0edaca7c4925b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga46cd997695c60a762e0edaca7c4925b1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga46cd997695c60a762e0edaca7c4925b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1599b3701d826951e59a52401c33fe2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga1599b3701d826951e59a52401c33fe2c">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga1599b3701d826951e59a52401c33fe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f5b0be38cf24724fb3b3e3284853c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga11f5b0be38cf24724fb3b3e3284853c9">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga11f5b0be38cf24724fb3b3e3284853c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d22c5db2fe3cdbc5fa5d4c678bf907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga38d22c5db2fe3cdbc5fa5d4c678bf907">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga38d22c5db2fe3cdbc5fa5d4c678bf907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee071cbf6bc8c3be4ddc533c918103c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaee071cbf6bc8c3be4ddc533c918103c4">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gaee071cbf6bc8c3be4ddc533c918103c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5fc8845b1f6f6ea22cb3c6e4304b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaab5fc8845b1f6f6ea22cb3c6e4304b90">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:gaab5fc8845b1f6f6ea22cb3c6e4304b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_ctrl_sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp529839df3e9d9905a25d2d5330a7b102"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL"></a></p>
<p>DBC3 - control path select. 1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6aef528f2866877fe11732f5032b32d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga6aef528f2866877fe11732f5032b32d1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6aef528f2866877fe11732f5032b32d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ccb2ca90b96ff8e3aa8f30919bf01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gae6ccb2ca90b96ff8e3aa8f30919bf01d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gae6ccb2ca90b96ff8e3aa8f30919bf01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d6e4c4d8a2a2f922647ea3d9a5e75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga28d6e4c4d8a2a2f922647ea3d9a5e75a">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga28d6e4c4d8a2a2f922647ea3d9a5e75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece0d3bac267ff0043fd790c4fd09f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaece0d3bac267ff0043fd790c4fd09f09">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gaece0d3bac267ff0043fd790c4fd09f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e9dd3af64951662f4688fea2f41ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga76e9dd3af64951662f4688fea2f41ac3">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga76e9dd3af64951662f4688fea2f41ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bae3a4713fdb41f73182a43311394cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga5bae3a4713fdb41f73182a43311394cf">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5bae3a4713fdb41f73182a43311394cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a484f8f8a329358de6d84028931ae2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga0a484f8f8a329358de6d84028931ae2d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga0a484f8f8a329358de6d84028931ae2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193c6bda06bbde178cf0875b22290f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga193c6bda06bbde178cf0875b22290f61">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga193c6bda06bbde178cf0875b22290f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2ctrl_sel </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp59dec16a7063c482d3a86e417a95a91b"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL"></a></p>
<p>Specifies which DBC is driven by the local control path. 2</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa41631f38285e3f6f2df0ec42248aa31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaa41631f38285e3f6f2df0ec42248aa31">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa41631f38285e3f6f2df0ec42248aa31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8567a48dc6b49d4f48ca24359ce3fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gad8567a48dc6b49d4f48ca24359ce3fe0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gad8567a48dc6b49d4f48ca24359ce3fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f653f933e52ea9a8564293020d99c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga22f653f933e52ea9a8564293020d99c5">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga22f653f933e52ea9a8564293020d99c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1041d6abeb47505f84fe89abf003e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga7e1041d6abeb47505f84fe89abf003e6">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_SET_MSK</a>&#160;&#160;&#160;0x00006000</td></tr>
<tr class="separator:ga7e1041d6abeb47505f84fe89abf003e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3e292828329f51bd3d3bf13685869e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaca3e292828329f51bd3d3bf13685869e">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_CLR_MSK</a>&#160;&#160;&#160;0xffff9fff</td></tr>
<tr class="separator:gaca3e292828329f51bd3d3bf13685869e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b107019a0396cff697af7ef41560582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga7b107019a0396cff697af7ef41560582">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7b107019a0396cff697af7ef41560582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99e8aac9a07d8a19c4f0989f09a8295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gae99e8aac9a07d8a19c4f0989f09a8295">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00006000) &gt;&gt; 13)</td></tr>
<tr class="separator:gae99e8aac9a07d8a19c4f0989f09a8295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0771ea1dbc099cdad1904edf97fca1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga0771ea1dbc099cdad1904edf97fca1b9">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00006000)</td></tr>
<tr class="separator:ga0771ea1dbc099cdad1904edf97fca1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc0_pipe_lat </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp666d3f422b4dbf6ffaf89e798dc3b361"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT"></a></p>
<p>Specifies in number of controller clock cycles the latency of pipelining the signals from control path to DBC0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gac63a94f760ca7507a6c85c939d863530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gac63a94f760ca7507a6c85c939d863530">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gac63a94f760ca7507a6c85c939d863530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad3b9760bdbd61776e37a834315143f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga3ad3b9760bdbd61776e37a834315143f">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga3ad3b9760bdbd61776e37a834315143f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f97c0301cbac008d9d7f2137566f6c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga1f97c0301cbac008d9d7f2137566f6c3">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1f97c0301cbac008d9d7f2137566f6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae34eacb137a56aaa2ac6b06298f6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4ae34eacb137a56aaa2ac6b06298f6e8">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_SET_MSK</a>&#160;&#160;&#160;0x00038000</td></tr>
<tr class="separator:ga4ae34eacb137a56aaa2ac6b06298f6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05771894ba0e90b5ea2afc38bcfcc4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga05771894ba0e90b5ea2afc38bcfcc4fb">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_CLR_MSK</a>&#160;&#160;&#160;0xfffc7fff</td></tr>
<tr class="separator:ga05771894ba0e90b5ea2afc38bcfcc4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39df1959e77e6c22fca44c22b60b0ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga39df1959e77e6c22fca44c22b60b0ea5">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga39df1959e77e6c22fca44c22b60b0ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d0b90ffd892d30afb56b427963c59f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga67d0b90ffd892d30afb56b427963c59f">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00038000) &gt;&gt; 15)</td></tr>
<tr class="separator:ga67d0b90ffd892d30afb56b427963c59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee836af9ae04f211049e0d4c3efc09f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaee836af9ae04f211049e0d4c3efc09f4">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00038000)</td></tr>
<tr class="separator:gaee836af9ae04f211049e0d4c3efc09f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc1_pipe_lat </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp50f2dcc6a340b7d4b510f5efe041fc17"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT"></a></p>
<p>Specifies in number of controller clock cycles the latency of pipelining the signals from control path to DBC1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4f560380fc598c358ccad169bb711a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4f560380fc598c358ccad169bb711a82">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga4f560380fc598c358ccad169bb711a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e663ddf2991579fed0a009bac14e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga60e663ddf2991579fed0a009bac14e3d">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga60e663ddf2991579fed0a009bac14e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45add2243f36638025e08f9c53b7dd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga45add2243f36638025e08f9c53b7dd54">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga45add2243f36638025e08f9c53b7dd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60480e836c0f986f3532101b63112ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga60480e836c0f986f3532101b63112ad0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_SET_MSK</a>&#160;&#160;&#160;0x001c0000</td></tr>
<tr class="separator:ga60480e836c0f986f3532101b63112ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4dd3bcabcf23386c3c2be36b3612ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga1a4dd3bcabcf23386c3c2be36b3612ff">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_CLR_MSK</a>&#160;&#160;&#160;0xffe3ffff</td></tr>
<tr class="separator:ga1a4dd3bcabcf23386c3c2be36b3612ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bc7c96dba92ceec6a0b6435edf85d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga16bc7c96dba92ceec6a0b6435edf85d4">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga16bc7c96dba92ceec6a0b6435edf85d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c2a420bb8f81c584931e75fdd54fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab2c2a420bb8f81c584931e75fdd54fd8">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001c0000) &gt;&gt; 18)</td></tr>
<tr class="separator:gab2c2a420bb8f81c584931e75fdd54fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44f4a398f51af9a898719cb8f61d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga4c44f4a398f51af9a898719cb8f61d59">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x001c0000)</td></tr>
<tr class="separator:ga4c44f4a398f51af9a898719cb8f61d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc2_pipe_lat </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc14ae25b8b05a96cc2c71b29902d8ae1"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT"></a></p>
<p>Specifies in number of controller clock cycles the latency of pipelining the signals from control path to DBC2</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad9a750665fdbe54d225dced29fe341b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gad9a750665fdbe54d225dced29fe341b6">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gad9a750665fdbe54d225dced29fe341b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1161feb8d2321acd1c3e77c5e1bf5130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga1161feb8d2321acd1c3e77c5e1bf5130">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga1161feb8d2321acd1c3e77c5e1bf5130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9545563b2d9136368e476577c76993d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga9545563b2d9136368e476577c76993d0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9545563b2d9136368e476577c76993d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37522c1191479626052f7d2051459c8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga37522c1191479626052f7d2051459c8c">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_SET_MSK</a>&#160;&#160;&#160;0x00e00000</td></tr>
<tr class="separator:ga37522c1191479626052f7d2051459c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f251b1e69a1ca3d82c0da086ec0d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga09f251b1e69a1ca3d82c0da086ec0d91">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_CLR_MSK</a>&#160;&#160;&#160;0xff1fffff</td></tr>
<tr class="separator:ga09f251b1e69a1ca3d82c0da086ec0d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga469cdae8579f9dfbc98151d9eb86afc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga469cdae8579f9dfbc98151d9eb86afc0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga469cdae8579f9dfbc98151d9eb86afc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802d95791577f86812bbfafbb6de5624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga802d95791577f86812bbfafbb6de5624">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00e00000) &gt;&gt; 21)</td></tr>
<tr class="separator:ga802d95791577f86812bbfafbb6de5624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78eec45218b36990cbe6a5f9e8d3ba48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga78eec45218b36990cbe6a5f9e8d3ba48">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00e00000)</td></tr>
<tr class="separator:ga78eec45218b36990cbe6a5f9e8d3ba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_dbc3_pipe_lat </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp03bd09e9cf4352e1e58bb1aa0ef6acc8"></a><a class="anchor" id="ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT"></a></p>
<p>Specifies in number of controller clock cycles the latency of pipelining the signals from control path to DBC3</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa50692786d73221c995c41fb4266cdc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaa50692786d73221c995c41fb4266cdc7">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaa50692786d73221c995c41fb4266cdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf366e92e9e25d6c3615edefd7e18bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga6bf366e92e9e25d6c3615edefd7e18bd">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_MSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga6bf366e92e9e25d6c3615edefd7e18bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03d7e3b35ca56be56394d0118d80c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gaf03d7e3b35ca56be56394d0118d80c11">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf03d7e3b35ca56be56394d0118d80c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29376211c6647acc7277705b4ce2d7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga29376211c6647acc7277705b4ce2d7f2">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_SET_MSK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr class="separator:ga29376211c6647acc7277705b4ce2d7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade471f0b6749adf9dfd7e25bb74cddd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gade471f0b6749adf9dfd7e25bb74cddd0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_CLR_MSK</a>&#160;&#160;&#160;0xf8ffffff</td></tr>
<tr class="separator:gade471f0b6749adf9dfd7e25bb74cddd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9277bd9bfa24f45719caf09dfbe38a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga9277bd9bfa24f45719caf09dfbe38a23">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9277bd9bfa24f45719caf09dfbe38a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a2b78332a48c904cb1aac98f6bee2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga04a2b78332a48c904cb1aac98f6bee2a">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x07000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga04a2b78332a48c904cb1aac98f6bee2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40dacd181891b28f667299077ba214ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga40dacd181891b28f667299077ba214ef">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x07000000)</td></tr>
<tr class="separator:ga40dacd181891b28f667299077ba214ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s">ALT_IO48_HMC_MMR_CTLCFG2_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab62283c789ef0506279baf515f5e9374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#gab62283c789ef0506279baf515f5e9374">ALT_IO48_HMC_MMR_CTLCFG2_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab62283c789ef0506279baf515f5e9374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e921ef9ad99faf0fcfbd9661c1cc1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga7e921ef9ad99faf0fcfbd9661c1cc1a7">ALT_IO48_HMC_MMR_CTLCFG2_OFST</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="separator:ga7e921ef9ad99faf0fcfbd9661c1cc1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga2e5943d81007a94ca635f5f6fc6e135d"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s">ALT_IO48_HMC_MMR_CTLCFG2_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga2e5943d81007a94ca635f5f6fc6e135d">ALT_IO48_HMC_MMR_CTLCFG2_t</a></td></tr>
<tr class="separator:ga2e5943d81007a94ca635f5f6fc6e135d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_CTLCFG2_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html">ALT_IO48_HMC_MMR_CTLCFG2</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa43b94377b55a508f9473b65bc6113ea"></a>uint32_t</td>
<td class="fieldname">
cfg_ctrl_output_regd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad850e38545a81aedc94c0cbbfcbc62a6"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc0_output_regd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adce5ff27cd332b1bdb38425a6eb37edf"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc1_output_regd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aac28aebccd39ccabd2bf035696daed0c"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2_output_regd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afa7845dfd8365b0c83dd216d22a73f17"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_output_regd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7eec4f62834efaf7560be216cdd5ba0a"></a>uint32_t</td>
<td class="fieldname">
cfg_ctrl2dbc_switch0: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeb0b9b540ba0d7cc683a581ff781d828"></a>uint32_t</td>
<td class="fieldname">
cfg_ctrl2dbc_switch1: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1fce6915fff6cbe72597f07f56ff0207"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc0_ctrl_sel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad493f7873b46c5857a41f4db7f87e570"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc1_ctrl_sel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afdd059ad5d46492f33f04ff4f92aa249"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2_ctrl_sel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3297781427a0cb4768fbc769ac82b6c3"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_ctrl_sel: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a908c518827839c51b9bc1cc9e52d6a56"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2ctrl_sel: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8f726dc3282def22086d5c9160d88e54"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc0_pipe_lat: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a238028d6c337866ca003eb77fa3abbcf"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc1_pipe_lat: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a59503306625d52e32b7e85ac2680c03b"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc2_pipe_lat: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad307c4d396b1c96eabbb88ea3744e684"></a>uint32_t</td>
<td class="fieldname">
cfg_dbc3_pipe_lat: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa530d2d8bb8ab78850ab9a5d34e95e2f"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 5</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae2e681c9a7719e1e5ec9064cb0fa38a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab315cf2792350b175e76b369634665a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdc3b85f5c06c74a1c8c28214dd749c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga562a684e5950df5f2a56355daffbf686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9c71c37a13eb07e34e876b24d6d2b44f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga693e32bde2b024ea760e20e28caa58e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d0528560667b0b8148aead77ce84aab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga59c2ad53ebbc9615fd8faf19bfa7d640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL_OUTPUT_REGD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga93a1539a2c35ac3887df48299d75b8f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga101f0070148064374fc754b0fe526d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabfe3c226ec5b81fbdf394bef124bd02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf42619995fee2233c9e2b171a25229e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeb3a6648b4c504b3cc3347abf2db6624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf26b15df16525895c44f144f6dae989"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae5e7cd7f6151803ac51a0ca66ec6d210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5f59e31288e1ffba94425f92e017e5ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_OUTPUT_REGD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4937c3727e2c2e0697a012c9b0790e63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadcb3b1b6435bfb412df25cbbf6ef593d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga06cee2762f1f87ff50a58187d99bc4ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91396075c34efb648315d6c54fe242e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaedb03bbdd7b738016d55b5a3bf54cd27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga01bc1547a5bb5efe19a429e9b9182d10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaea1551b1d0cffbdfcc1a28df8117cd21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4520fefc2cad547fb8ffbd42d14a02a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_OUTPUT_REGD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0e9beece862f9c5408d1acaae28aca7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga39484951f28bdd742f6f77c37c8d5dce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad0e1f1682d844b18cf88e643e87c0462"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05b3abe1797ea52e165bbe9deac40b9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga47b24c40ccae7be0bbe96d2c7c76f445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa87dcec4c5993b9495d391c8fc9ea896"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab2a973d28baf5b249cd0dcb86da92383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1c550fdba6d1b72f7c66c159156ae8b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_OUTPUT_REGD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2dc66c461f934c2bd0aef1cfb5e93a35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83077ea0658145c14dfa674e866a4918"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga590b819be6ba8907966847b820387b47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadfbbceef945f178f6a8c1b1b1970adcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadc26d44ce49c2820dfd37ae35ecc5bbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae81a7ccd21d65cc0ba753abd316f162d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga81140b4f6d1ce16dbc3911f37a26a8ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2a15f24fc7edbd681144cc5c2248cc2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_OUTPUT_REGD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga63aa952eedfe26802cafcd35a5fe1732"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga522d478eb0c35a3c7209a56c8ec6535b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga878e8a2d1ea8fd769364efca5fd6bb99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb8e2d053925b3ed0648011b2528c0d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_SET_MSK&#160;&#160;&#160;0x00000060</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0485a6b22cc5c95affd6dcef637442d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_CLR_MSK&#160;&#160;&#160;0xffffff9f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac202dde5b8e705c81e1902e6baf9ea54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga596d89db9d74f38d9446cc091bd8c1ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000060) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5c7c9b6bfcb21b85d2a125a057caacfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9e9f4ea90c2b7164c68f77e35d01f98a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga521ff9d585390d8b2e410ee36ba6d537"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga13d8886dede410b2a1f5758e74e571f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a73bd70d3d5ca36c4ee9dae3135eeab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_SET_MSK&#160;&#160;&#160;0x00000180</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2c6ae36d9bc0c4173b72dd132cadfb87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_CLR_MSK&#160;&#160;&#160;0xfffffe7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga495ff93ddcdffa4ec2a9f93435258c7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga731624ce78c14d72e0d96be4b7d0464b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000180) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga58fc21c9b6d8dfac56ccccc47d6c2a29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000180)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1">ALT_IO48_HMC_MMR_CTLCFG2_CFG_CTL2DBC_SWITCH1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8e8d7a9bc6c36d818343841a38055a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0330c458115166937d46534711b2ff9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga76dc7a2333288dd3c7342a62c5eadc9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaefaf757c25d04e5c43863bfe0171886f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad430efcbf23795c9d8dc23c0c66c9ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga25937b1df21a975847f04d4924b49409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga802bc8ff525a24e2eeb5af6a5c279f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab0b89a9317a3960d4a6e15c07c01c3ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_CTL_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab4804bc749bd5a25bda75638ac216277"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab66fef4fba0218e35caac311e499259c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4197f69dc87d9f7e8663d81ad1628f37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55c52258a82d7001db2ea58119c18712"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad486e86e70324426840437cec221185d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6c41ca7686be1688ba946df844b6930a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga780296217c8378110f5d81a83f090fd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaef0d155073779c08e1cc96302e0d6f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_CTL_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4dbe8cba1f7a00dcf730627885928283"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf7ced900eb993f5ab51b4ecea917f303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga46cd997695c60a762e0edaca7c4925b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1599b3701d826951e59a52401c33fe2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11f5b0be38cf24724fb3b3e3284853c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga38d22c5db2fe3cdbc5fa5d4c678bf907"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaee071cbf6bc8c3be4ddc533c918103c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaab5fc8845b1f6f6ea22cb3c6e4304b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_CTL_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6aef528f2866877fe11732f5032b32d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae6ccb2ca90b96ff8e3aa8f30919bf01d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga28d6e4c4d8a2a2f922647ea3d9a5e75a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaece0d3bac267ff0043fd790c4fd09f09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga76e9dd3af64951662f4688fea2f41ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5bae3a4713fdb41f73182a43311394cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a484f8f8a329358de6d84028931ae2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga193c6bda06bbde178cf0875b22290f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_CTL_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa41631f38285e3f6f2df0ec42248aa31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad8567a48dc6b49d4f48ca24359ce3fe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga22f653f933e52ea9a8564293020d99c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7e1041d6abeb47505f84fe89abf003e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_SET_MSK&#160;&#160;&#160;0x00006000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaca3e292828329f51bd3d3bf13685869e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_CLR_MSK&#160;&#160;&#160;0xffff9fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b107019a0396cff697af7ef41560582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae99e8aac9a07d8a19c4f0989f09a8295"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00006000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0771ea1dbc099cdad1904edf97fca1b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00006000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2CTL_SEL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac63a94f760ca7507a6c85c939d863530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ad3b9760bdbd61776e37a834315143f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f97c0301cbac008d9d7f2137566f6c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ae34eacb137a56aaa2ac6b06298f6e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_SET_MSK&#160;&#160;&#160;0x00038000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga05771894ba0e90b5ea2afc38bcfcc4fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_CLR_MSK&#160;&#160;&#160;0xfffc7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga39df1959e77e6c22fca44c22b60b0ea5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67d0b90ffd892d30afb56b427963c59f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00038000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaee836af9ae04f211049e0d4c3efc09f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00038000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC0_PIPE_LAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4f560380fc598c358ccad169bb711a82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60e663ddf2991579fed0a009bac14e3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45add2243f36638025e08f9c53b7dd54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga60480e836c0f986f3532101b63112ad0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_SET_MSK&#160;&#160;&#160;0x001c0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1a4dd3bcabcf23386c3c2be36b3612ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_CLR_MSK&#160;&#160;&#160;0xffe3ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga16bc7c96dba92ceec6a0b6435edf85d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab2c2a420bb8f81c584931e75fdd54fd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001c0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4c44f4a398f51af9a898719cb8f61d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x001c0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC1_PIPE_LAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad9a750665fdbe54d225dced29fe341b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1161feb8d2321acd1c3e77c5e1bf5130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9545563b2d9136368e476577c76993d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga37522c1191479626052f7d2051459c8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_SET_MSK&#160;&#160;&#160;0x00e00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga09f251b1e69a1ca3d82c0da086ec0d91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_CLR_MSK&#160;&#160;&#160;0xff1fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga469cdae8579f9dfbc98151d9eb86afc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga802d95791577f86812bbfafbb6de5624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00e00000) &gt;&gt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga78eec45218b36990cbe6a5f9e8d3ba48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00e00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC2_PIPE_LAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa50692786d73221c995c41fb4266cdc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6bf366e92e9e25d6c3615edefd7e18bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_MSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf03d7e3b35ca56be56394d0118d80c11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29376211c6647acc7277705b4ce2d7f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_SET_MSK&#160;&#160;&#160;0x07000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gade471f0b6749adf9dfd7e25bb74cddd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_CLR_MSK&#160;&#160;&#160;0xf8ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9277bd9bfa24f45719caf09dfbe38a23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga04a2b78332a48c904cb1aac98f6bee2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x07000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga40dacd181891b28f667299077ba214ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x07000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT">ALT_IO48_HMC_MMR_CTLCFG2_CFG_DBC3_PIPE_LAT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab62283c789ef0506279baf515f5e9374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html">ALT_IO48_HMC_MMR_CTLCFG2</a> register. </p>

</div>
</div>
<a class="anchor" id="ga7e921ef9ad99faf0fcfbd9661c1cc1a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_CTLCFG2_OFST&#160;&#160;&#160;0x30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html">ALT_IO48_HMC_MMR_CTLCFG2</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga2e5943d81007a94ca635f5f6fc6e135d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#struct_a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2__s">ALT_IO48_HMC_MMR_CTLCFG2_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html#ga2e5943d81007a94ca635f5f6fc6e135d">ALT_IO48_HMC_MMR_CTLCFG2_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___c_t_l_c_f_g2.html">ALT_IO48_HMC_MMR_CTLCFG2</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
