--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Users/user/Desktop/Astakhov evm2/lab2/lab2.ise -intstyle ise -v 3 -s 5 -xml
main_preroute main_map.ncd -o main_preroute.twr main.pcf -ucf main.ucf

Design file:              main_map.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
COUNT       |    0.786(R)|    0.385(R)|CLK_BUFGP         |   0.000|
RESET       |    1.707(R)|    0.413(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A<0>        |    6.407(R)|CLK_BUFGP         |   0.000|
A<1>        |    6.407(R)|CLK_BUFGP         |   0.000|
A<2>        |    6.407(R)|CLK_BUFGP         |   0.000|
A<3>        |    6.407(R)|CLK_BUFGP         |   0.000|
LED<0>      |    8.144(R)|CLK_BUFGP         |   0.000|
LED<1>      |    8.144(R)|CLK_BUFGP         |   0.000|
LED<2>      |    8.144(R)|CLK_BUFGP         |   0.000|
LED<3>      |    8.144(R)|CLK_BUFGP         |   0.000|
LED<4>      |    8.144(R)|CLK_BUFGP         |   0.000|
LED<5>      |    8.144(R)|CLK_BUFGP         |   0.000|
LED<6>      |    8.144(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.558|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Apr 20 15:46:04 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 111 MB



