vendor_name = ModelSim
source_file = 1, Z:/20191610006/Downloads/FPGA/projeto2211/meio_somador_1bit.vhd
source_file = 1, Z:/20191610006/Downloads/FPGA/projeto2211/output_files/Chain12.cdf
source_file = 1, Z:/20191610006/Downloads/FPGA/projeto2211/output_files/Waveform.vwf
source_file = 1, Z:/20191610006/Downloads/FPGA/projeto2211/db/meio_somador_1bit.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = meio_somador_1bit
instance = comp, \A~I , A, meio_somador_1bit, 1
instance = comp, \B~I , B, meio_somador_1bit, 1
instance = comp, \S~0 , S~0, meio_somador_1bit, 1
instance = comp, \COUT~0 , COUT~0, meio_somador_1bit, 1
instance = comp, \S~I , S, meio_somador_1bit, 1
instance = comp, \COUT~I , COUT, meio_somador_1bit, 1
