#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Dec 10 23:14:24 2020
# Process ID: 2908
# Log file: D:/Work/FPGA Project/SimpleSpace/Energy/planAhead_run_1/planAhead.log
# Journal file: D:/Work/FPGA Project/SimpleSpace/Energy/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xlinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xlinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xlinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Work/FPGA Project/SimpleSpace/Energy/pa.fromHdl.tcl}
# create_project -name Energy -dir "D:/Work/FPGA Project/SimpleSpace/Energy/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Energy.ucf" [current_fileset -constrset]
Adding file 'D:/Work/FPGA Project/SimpleSpace/Energy/Energy.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../Captain/BCD_7SEG.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Energy.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Energy $srcset
# add_files [list {Energy.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing VHDL file "D:/Xlinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Xlinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Work/FPGA Project/SimpleSpace/Captain/BCD_7SEG.vhd" into library work
Parsing VHDL file "D:/Work/FPGA Project/SimpleSpace/Energy/Energy.vhd" into library work
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 727aa1da
INFO: [Common 17-344] 'open_rtl_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Work/FPGA Project/SimpleSpace/Energy\planAhead_pid2908.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Dec 10 23:14:57 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
