
*** Running vivado
    with args -log A7BoardTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source A7BoardTop.tcl -notrace



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source A7BoardTop.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 534.453 ; gain = 183.391
Command: link_design -top A7BoardTop -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0Inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz_1Inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fastRam/fastRam.dcp' for cell 'tangerineSOCInst/fastRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/fontPROM/fontPROM.dcp' for cell 'tangerineSOCInst/fontPromInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/systemRam/systemRam.dcp' for cell 'tangerineSOCInst/systemRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/uartFiFo.dcp' for cell 'tangerineSOCInst/UARTInst/rxFiFoInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/i2sControllerFifo/i2sControllerFifo.dcp' for cell 'tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/gfxPaletteRam/gfxPaletteRam.dcp' for cell 'tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/gfxBufRam/gfxBufRam.dcp' for cell 'tangerineSOCInst/sdramDMAInst/gfxBufRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/spriteDPRam/spriteDPRam.dcp' for cell 'tangerineSOCInst/spriteGenInst/spriteDPRamInst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo.dcp' for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1082.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1755 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/uartFiFo.xdc] for cell 'tangerineSOCInst/UARTInst/rxFiFoInst/U0'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/uartFiFo/uartFiFo.xdc] for cell 'tangerineSOCInst/UARTInst/rxFiFoInst/U0'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1Inst/inst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1Inst/inst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1Inst/inst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1Inst/inst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo.xdc] for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst/U0'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo.xdc] for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst/U0'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0Inst/inst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0Inst/inst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0Inst/inst'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0Inst/inst'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/i2sControllerFifo/i2sControllerFifo.xdc] for cell 'tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/i2sControllerFifo/i2sControllerFifo.xdc] for cell 'tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0'
Parsing XDC File [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/constrs_1/new/A7BoardTop.xdc]
Finished Parsing XDC File [C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.srcs/constrs_1/new/A7BoardTop.xdc]
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo_clocks.xdc] for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst/U0'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/keyboardFifo/keyboardFifo_clocks.xdc] for cell 'tangerineSOCInst/usbHostInst/keyboardFifoinst/U0'
Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/i2sControllerFifo/i2sControllerFifo_clocks.xdc] for cell 'tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0'
Finished Parsing XDC File [c:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.gen/sources_1/ip/i2sControllerFifo/i2sControllerFifo_clocks.xdc] for cell 'tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1842.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances
  OBUFDS => OBUFDS: 4 instances

The system cannot find the path specified.
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1842.676 ; gain = 1295.242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1842.676 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f264fcc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.981 . Memory (MB): peak = 1842.676 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f264fcc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2192.273 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f264fcc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2192.273 ; gain = 0.000
Phase 1 Initialization | Checksum: f264fcc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2192.273 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f264fcc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2192.273 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f264fcc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.433 . Memory (MB): peak = 2192.273 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: f264fcc4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 2192.273 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19ea2e599

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 2192.273 ; gain = 0.000
Retarget | Checksum: 19ea2e599
INFO: [Opt 31-389] Phase Retarget created 90 cells and removed 118 cells
INFO: [Opt 31-1021] In phase Retarget, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19f5c65e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.849 . Memory (MB): peak = 2192.273 ; gain = 0.000
Constant propagation | Checksum: 19f5c65e4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 23 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 180319284

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2192.273 ; gain = 0.000
Sweep | Checksum: 180319284
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Sweep, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 180319284

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2192.273 ; gain = 0.000
BUFG optimization | Checksum: 180319284
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 180319284

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2192.273 ; gain = 0.000
Shift Register Optimization | Checksum: 180319284
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: db35c64d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2192.273 ; gain = 0.000
Post Processing Netlist | Checksum: db35c64d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a7fc251d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.273 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2192.273 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a7fc251d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.273 ; gain = 0.000
Phase 9 Finalization | Checksum: 1a7fc251d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.273 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              90  |             118  |                                             25  |
|  Constant propagation         |               0  |               0  |                                             23  |
|  Sweep                        |               3  |               5  |                                             92  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a7fc251d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2192.273 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2192.273 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 272 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 4 Total Ports: 544
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: c3669779

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 2768.336 ; gain = 0.000
Ending Power Optimization Task | Checksum: c3669779

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2768.336 ; gain = 576.062

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14dc8d065

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2768.336 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 14dc8d065

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2768.336 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2768.336 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14dc8d065

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2768.336 ; gain = 925.660
INFO: [runtcl-4] Executing : report_drc -file A7BoardTop_drc_opted.rpt -pb A7BoardTop_drc_opted.pb -rpx A7BoardTop_drc_opted.rpx
Command: report_drc -file A7BoardTop_drc_opted.rpt -pb A7BoardTop_drc_opted.pb -rpx A7BoardTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.336 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2768.336 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2768.336 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c2ab83ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2768.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1286dbeab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 145cba71b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 145cba71b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 145cba71b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b2fcecbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21594c38a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21594c38a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 11f952052

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 52 LUTNM shape to break, 188 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 35, two critical 17, total 52, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 131 nets or LUTs. Breaked 52 LUTs, combined 79 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 24 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0__2. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMulsu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0__1. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMuluu0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0__2. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0__0. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tangerineSOCInst/nekoRvInst/resultMul0__1. 17 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 24 nets or cells. Created 384 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2768.336 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           52  |             79  |                   131  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          384  |              0  |                    24  |           0  |           1  |  00:00:02  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          436  |             79  |                   155  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17ca81304

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1066261b1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1066261b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cce9902b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149097084

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3e80060

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11727cb8e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 126e11d16

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18631a48b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17e7e6718

Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c51a209c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e2e942d9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e2e942d9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 140d81916

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.732 | TNS=-1579.967 |
Phase 1 Physical Synthesis Initialization | Checksum: d8903d54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d8903d54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 140d81916

Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.356. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 18629a462

Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2768.336 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18629a462

Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18629a462

Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18629a462

Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 18629a462

Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2768.336 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f3b158f6

Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 2768.336 ; gain = 0.000
Ending Placer Task | Checksum: 14ccbb2ae

Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 2768.336 ; gain = 0.000
116 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file A7BoardTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file A7BoardTop_utilization_placed.rpt -pb A7BoardTop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file A7BoardTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.336 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2768.336 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 2.85s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2768.336 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.356 | TNS=-1336.486 |
Phase 1 Physical Synthesis Initialization | Checksum: 132b3d9d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.356 | TNS=-1336.486 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 132b3d9d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.356 | TNS=-1336.486 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0Inst/inst/clk100_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[29]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[29]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[29]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.352 | TNS=-1335.506 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[28]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[28]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[28]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.238 | TNS=-1334.668 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[25]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[25]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.234 | TNS=-1333.948 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[30]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[30]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.202 | TNS=-1333.257 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[26]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[26]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[26]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.195 | TNS=-1332.401 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[21]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[21]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.181 | TNS=-1331.725 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[27]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[27]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[27]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.140 | TNS=-1331.059 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[31]_i_2_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[31]_i_2_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[31]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.109 | TNS=-1330.425 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[14]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[14]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[14]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.085 | TNS=-1329.808 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[16]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[16]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.074 | TNS=-1329.060 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[0]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.065 | TNS=-1329.044 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[23]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[23]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[23]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.060 | TNS=-1328.505 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.059 | TNS=-1327.762 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[19]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[19]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[19]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.058 | TNS=-1327.224 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rdVal[0]_i_17_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/rdVal[0]_i_17
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[0]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.050 | TNS=-1326.887 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[20]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[20]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[20]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.048 | TNS=-1326.361 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.047 | TNS=-1326.301 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[5]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.040 | TNS=-1325.725 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[17]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[17]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[17]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.035 | TNS=-1325.309 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[22]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[22]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[22]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.026 | TNS=-1324.763 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[18]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[18]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[18]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.013 | TNS=-1324.263 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[13]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[13]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[13]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.989 | TNS=-1323.693 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_2.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_3_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.981 | TNS=-1323.057 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_n_3.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.979 | TNS=-1322.259 |
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.970 | TNS=-1322.310 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs1Val_reg_n_0_[10].  Re-placed instance tangerineSOCInst/nekoRvInst/rs1Val_reg[10]
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs1Val_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.957 | TNS=-1321.380 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[16]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[16]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.956 | TNS=-1321.459 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.953 | TNS=-1321.315 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.953 | TNS=-1321.403 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[10]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[10]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[10]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.950 | TNS=-1321.059 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg[15]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal[15]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[31]_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.941 | TNS=-1317.324 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[21]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[21]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.908 | TNS=-1317.137 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-1313.157 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.882 | TNS=-1312.466 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_2_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[1]_i_2_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.871 | TNS=-1312.506 |
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[16]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[16]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.870 | TNS=-1312.339 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.860 | TNS=-1312.325 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.856 | TNS=-1311.626 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.855 | TNS=-1311.479 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[9]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[9]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[9]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.853 | TNS=-1311.300 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[3].  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val_reg[3]
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.845 | TNS=-1310.774 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.845 | TNS=-1310.354 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[3]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.834 | TNS=-1309.838 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[15]_i_1_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[15]_i_1_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[15]_i_1_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.831 | TNS=-1309.267 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[11]_i_2_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[11]_i_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[11]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.830 | TNS=-1308.990 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[4]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[4]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.830 | TNS=-1308.416 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[30]_i_2_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[30]_i_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[30]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.829 | TNS=-1308.298 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_n_1.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.825 | TNS=-1308.294 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.821 | TNS=-1307.995 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.817 | TNS=-1307.973 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[8]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.816 | TNS=-1307.657 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[3]_i_2_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[3]_i_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.812 | TNS=-1307.634 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_3_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[7]_i_3_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/funct7[1]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.809 | TNS=-1307.694 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.807 | TNS=-1307.684 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_4_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[7]_i_4
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.806 | TNS=-1307.642 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.805 | TNS=-1307.541 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[2]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[2]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.803 | TNS=-1307.409 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.799 | TNS=-1307.330 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/funct7[1]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.794 | TNS=-1307.259 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_n_3.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.792 | TNS=-1306.881 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_3_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0_i_3_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_3_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.792 | TNS=-1306.282 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_10_psdsp_n_2.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_10_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_10_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.782 | TNS=-1305.457 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_3.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_3_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0__1_i_3_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.780 | TNS=-1305.106 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[12]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[12]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[12]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.772 | TNS=-1304.708 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.767 | TNS=-1304.664 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.765 | TNS=-1304.216 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[17].  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val_reg[17]
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.764 | TNS=-1304.062 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[25].  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val_reg[25]
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.762 | TNS=-1303.712 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[11]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[11]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[11]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.761 | TNS=-1303.348 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[11]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[11]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[11]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.760 | TNS=-1302.830 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[15]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[15]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[15]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.760 | TNS=-1302.355 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_5_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.752 | TNS=-1301.789 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal[31]_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/rdVal[31]_i_52_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/rdVal[31]_i_52_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[7]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.750 | TNS=-1295.458 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_n_3.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.747 | TNS=-1295.045 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[28].  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val_reg[28]
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.746 | TNS=-1294.310 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_1.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.741 | TNS=-1294.016 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[29]_i_1_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[29]_i_1_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[29]_i_1_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.740 | TNS=-1293.572 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[8]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[8]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[8]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.739 | TNS=-1293.557 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_3.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.734 | TNS=-1293.301 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.734 | TNS=-1292.538 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[29]_i_1_psdsp_n_1.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[29]_i_1_psdsp_1
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[29]_i_1_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.731 | TNS=-1292.147 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_4_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0_i_4_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_4_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.729 | TNS=-1291.432 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_comp_5.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrA[10]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.728 | TNS=-1291.152 |
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.726 | TNS=-1291.147 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_3_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[31]_i_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.726 | TNS=-1291.030 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/resultMuluu0_i_1_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.721 | TNS=-1290.433 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0Inst/inst/clk100_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal[0]_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/btImm[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/btImm[1]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8].  Re-placed instance tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0
INFO: [Physopt 32-735] Processed net tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.719 | TNS=-1288.289 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal[1]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rdVal[1]_i_11_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/rdVal[1]_i_11
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rdVal[1]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.718 | TNS=-1288.180 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_2.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.717 | TNS=-1287.931 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[21]_i_1_psdsp_n_2.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[21]_i_1_psdsp_2
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[21]_i_1_psdsp_n_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.716 | TNS=-1287.639 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.712 | TNS=-1287.443 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[0]_i_1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.711 | TNS=-1287.022 |
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[5].  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val_reg[5]
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.710 | TNS=-1286.622 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[14]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.709 | TNS=-1286.598 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrA[2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrA[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22].  Re-placed instance tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0
INFO: [Physopt 32-735] Processed net tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.707 | TNS=-1285.869 |
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrA[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrA[7]_i_3_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrA[7]_i_3
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrA[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.706 | TNS=-1285.191 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.706 | TNS=-1285.191 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1cdf53545

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0Inst/inst/clk100_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net tangerineSOCInst/nekoRvInst/csrDOut[25]_i_1_n_0. Critical path length was reduced through logic transformation on cell tangerineSOCInst/nekoRvInst/csrDOut[25]_i_1_comp.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[25]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_5.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_5
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_5. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[11]_i_1_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[11]_i_1_psdsp_4
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/rs2Val[11]_i_1_psdsp_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net tangerineSOCInst/nekoRvInst/csrDOut[12]_i_2_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs1Val_reg_n_0_[24].  Re-placed instance tangerineSOCInst/nekoRvInst/rs1Val_reg[24]
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[1]_i_4_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[1]_i_4
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[17]_i_1_psdsp_n.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[17]_i_1_psdsp
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_4
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rs2Val_reg[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_n_2.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_2
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[21]_i_1_psdsp_n_4.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[21]_i_1_psdsp_4
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rs2Val[23]_i_1_psdsp_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0Inst/inst/clk100_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rs2Val_reg[23]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_n_1.  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val[28]_i_1_psdsp_1
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/csrDOut[4]_i_3_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/csrDOut[4]_i_3
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rs2Val[21].  Re-placed instance tangerineSOCInst/nekoRvInst/rs2Val_reg[21]
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[31]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrA[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/rdVal_reg_n_0_[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net tangerineSOCInst/nekoRvInst/rdVal[9]_i_14_n_0.  Re-placed instance tangerineSOCInst/nekoRvInst/rdVal[9]_i_14
INFO: [Physopt 32-702] Processed net tangerineSOCInst/nekoRvInst/csrDOut[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2768.336 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 191093759

Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2768.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.674 | TNS=-1278.983 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.682  |         57.503  |            0  |              0  |                   116  |           0  |           2  |  00:00:13  |
|  Total          |          0.682  |         57.503  |            0  |              0  |                   116  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2768.336 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 11fd536c9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
529 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2768.336 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2768.336 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2768.336 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3b32d1f4 ConstDB: 0 ShapeSum: 74f4036 RouteDB: 0
Post Restoration Checksum: NetGraph: 6b5d0a7f | NumContArr: 80eb5276 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2719a522f

Time (s): cpu = 00:01:03 ; elapsed = 00:01:02 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2719a522f

Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2768.336 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2719a522f

Time (s): cpu = 00:01:04 ; elapsed = 00:01:03 . Memory (MB): peak = 2768.336 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2bee349fc

Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2826.676 ; gain = 58.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.672 | TNS=-1209.331| WHS=-0.609 | THS=-152.780|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 293b87324

Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2826.676 ; gain = 58.340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.672 | TNS=-1199.733| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 293b87324

Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 2826.676 ; gain = 58.340

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.0245e-05 %
  Global Horizontal Routing Utilization  = 3.30469e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17314
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17313
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22e27fe8f

Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2899.629 ; gain = 131.293

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22e27fe8f

Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 2899.629 ; gain = 131.293

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 227c4b043

Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 2899.629 ; gain = 131.293
Phase 3 Initial Routing | Checksum: 227c4b043

Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 2899.629 ; gain = 131.293
INFO: [Route 35-580] Design has 83 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                    |
+====================+===================+========================================================================+
| clk12_clk_wiz_1    | clk12_clk_wiz_1   | tangerineSOCInst/usbHostInst/FSM_onehot_fifoHidMouseSyncState_reg[2]/D |
| clk12_clk_wiz_1    | clk12_clk_wiz_1   | tangerineSOCInst/usbHostInst/FSM_onehot_fifoHidMouseSyncState_reg[1]/D |
| clk12_clk_wiz_1    | clk12_clk_wiz_1   | tangerineSOCInst/usbHostInst/FSM_onehot_fifoHidMouseSyncState_reg[0]/D |
| clk12_clk_wiz_1    | clk12_clk_wiz_1   | tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D                 |
| clk12_clk_wiz_1    | clk12_clk_wiz_1   | tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D        |
+--------------------+-------------------+------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2953
 Number of Nodes with overlaps = 744
 Number of Nodes with overlaps = 317
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.755 | TNS=-1939.669| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22e5930d5

Time (s): cpu = 00:02:30 ; elapsed = 00:02:31 . Memory (MB): peak = 2933.809 ; gain = 165.473

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.561 | TNS=-1771.154| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 165f4b3be

Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 2933.809 ; gain = 165.473

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 69
Phase 4.3 Global Iteration 2 | Checksum: 2b720ddb8

Time (s): cpu = 00:03:08 ; elapsed = 00:03:14 . Memory (MB): peak = 2933.809 ; gain = 165.473
Phase 4 Rip-up And Reroute | Checksum: 2b720ddb8

Time (s): cpu = 00:03:08 ; elapsed = 00:03:14 . Memory (MB): peak = 2933.809 ; gain = 165.473

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2546f58f1

Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 2933.809 ; gain = 165.473
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.545 | TNS=-1747.339| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2bb898515

Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 2954.754 ; gain = 186.418

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2bb898515

Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 2954.754 ; gain = 186.418
Phase 5 Delay and Skew Optimization | Checksum: 2bb898515

Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 2954.754 ; gain = 186.418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29bf09618

Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 2954.754 ; gain = 186.418
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.511 | TNS=-1732.760| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 32056cb85

Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 2954.754 ; gain = 186.418
Phase 6 Post Hold Fix | Checksum: 32056cb85

Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 2954.754 ; gain = 186.418

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.73157 %
  Global Horizontal Routing Utilization  = 3.58857 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 32056cb85

Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 2954.754 ; gain = 186.418

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 32056cb85

Time (s): cpu = 00:03:14 ; elapsed = 00:03:20 . Memory (MB): peak = 2954.754 ; gain = 186.418

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2fdd4625b

Time (s): cpu = 00:03:15 ; elapsed = 00:03:21 . Memory (MB): peak = 2954.754 ; gain = 186.418

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.511 | TNS=-1732.760| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2fdd4625b

Time (s): cpu = 00:03:16 ; elapsed = 00:03:22 . Memory (MB): peak = 2954.754 ; gain = 186.418
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 3441ca07

Time (s): cpu = 00:03:16 ; elapsed = 00:03:22 . Memory (MB): peak = 2954.754 ; gain = 186.418
Ending Routing Task | Checksum: 3441ca07

Time (s): cpu = 00:03:17 ; elapsed = 00:03:23 . Memory (MB): peak = 2954.754 ; gain = 186.418

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
549 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 2954.754 ; gain = 186.418
INFO: [runtcl-4] Executing : report_drc -file A7BoardTop_drc_routed.rpt -pb A7BoardTop_drc_routed.pb -rpx A7BoardTop_drc_routed.rpx
Command: report_drc -file A7BoardTop_drc_routed.rpt -pb A7BoardTop_drc_routed.pb -rpx A7BoardTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file A7BoardTop_methodology_drc_routed.rpt -pb A7BoardTop_methodology_drc_routed.pb -rpx A7BoardTop_methodology_drc_routed.rpx
Command: report_methodology -file A7BoardTop_methodology_drc_routed.rpt -pb A7BoardTop_methodology_drc_routed.pb -rpx A7BoardTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2954.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file A7BoardTop_power_routed.rpt -pb A7BoardTop_power_summary_routed.pb -rpx A7BoardTop_power_routed.rpx
Command: report_power -file A7BoardTop_power_routed.rpt -pb A7BoardTop_power_summary_routed.pb -rpx A7BoardTop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
559 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2954.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file A7BoardTop_route_status.rpt -pb A7BoardTop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file A7BoardTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file A7BoardTop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file A7BoardTop_bus_skew_routed.rpt -pb A7BoardTop_bus_skew_routed.pb -rpx A7BoardTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2954.754 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.754 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.754 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 2954.754 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2954.754 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2954.754 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2954.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/qubec/Documents/Development/ProjektyVHDL/A7BaseBoard/tangerineA7_200/tangerineA7_200.runs/impl_1/A7BoardTop_routed.dcp' has been generated.
Command: write_bitstream -force A7BoardTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/dpSa1 input tangerineSOCInst/blitterInst/dpSa1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator0Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator0Inst/mul3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator0Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator0Inst/mul3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator0Inst/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator1Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator1Inst/mul3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator1Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator1Inst/mul3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator1Inst/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator2Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator2Inst/mul3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator2Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator2Inst/mul3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator2Inst/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator3Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator3Inst/mul3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator3Inst/mul3_reg input tangerineSOCInst/blitterInst/gouraudIterator3Inst/mul3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp input tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp__0 input tangerineSOCInst/blitterInst/gouraudIterator3Inst/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0 input tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0__0 input tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0 input tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0__0 input tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0 input tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0__0 input tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0 input tangerineSOCInst/nekoRvInst/resultMul0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0 input tangerineSOCInst/nekoRvInst/resultMul0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__0 input tangerineSOCInst/nekoRvInst/resultMul0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__0 input tangerineSOCInst/nekoRvInst/resultMul0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 input tangerineSOCInst/nekoRvInst/resultMul0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 input tangerineSOCInst/nekoRvInst/resultMul0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__2 input tangerineSOCInst/nekoRvInst/resultMul0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__2 input tangerineSOCInst/nekoRvInst/resultMul0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 input tangerineSOCInst/nekoRvInst/resultMulsu0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 input tangerineSOCInst/nekoRvInst/resultMulsu0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__0 input tangerineSOCInst/nekoRvInst/resultMulsu0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__0 input tangerineSOCInst/nekoRvInst/resultMulsu0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__1 input tangerineSOCInst/nekoRvInst/resultMulsu0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__1 input tangerineSOCInst/nekoRvInst/resultMulsu0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__2 input tangerineSOCInst/nekoRvInst/resultMulsu0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__2 input tangerineSOCInst/nekoRvInst/resultMulsu0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 input tangerineSOCInst/nekoRvInst/resultMuluu0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 input tangerineSOCInst/nekoRvInst/resultMuluu0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__0 input tangerineSOCInst/nekoRvInst/resultMuluu0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__0 input tangerineSOCInst/nekoRvInst/resultMuluu0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__1 input tangerineSOCInst/nekoRvInst/resultMuluu0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__1 input tangerineSOCInst/nekoRvInst/resultMuluu0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__2 input tangerineSOCInst/nekoRvInst/resultMuluu0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__2 input tangerineSOCInst/nekoRvInst/resultMuluu0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/blitterInst/dpSa1 output tangerineSOCInst/blitterInst/dpSa1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0__0 output tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0__0 output tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0__0 output tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0 output tangerineSOCInst/nekoRvInst/resultMul0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output tangerineSOCInst/nekoRvInst/resultMul0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output tangerineSOCInst/nekoRvInst/resultMulsu0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__1 output tangerineSOCInst/nekoRvInst/resultMulsu0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output tangerineSOCInst/nekoRvInst/resultMuluu0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__1 output tangerineSOCInst/nekoRvInst/resultMuluu0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/dpSa1 multiplier stage tangerineSOCInst/blitterInst/dpSa1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0 multiplier stage tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0__0 multiplier stage tangerineSOCInst/blitterInst/gouraudWeightACInst/weight0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightACInst/weight_reg multiplier stage tangerineSOCInst/blitterInst/gouraudWeightACInst/weight_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0 multiplier stage tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0__0 multiplier stage tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight_reg multiplier stage tangerineSOCInst/blitterInst/gouraudWeightBAInst/weight_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0 multiplier stage tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0__0 multiplier stage tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight_reg multiplier stage tangerineSOCInst/blitterInst/gouraudWeightCBInst/weight_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0 multiplier stage tangerineSOCInst/nekoRvInst/resultMul0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__0 multiplier stage tangerineSOCInst/nekoRvInst/resultMul0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 multiplier stage tangerineSOCInst/nekoRvInst/resultMul0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMul0__2 multiplier stage tangerineSOCInst/nekoRvInst/resultMul0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 multiplier stage tangerineSOCInst/nekoRvInst/resultMulsu0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__0 multiplier stage tangerineSOCInst/nekoRvInst/resultMulsu0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__1 multiplier stage tangerineSOCInst/nekoRvInst/resultMulsu0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__2 multiplier stage tangerineSOCInst/nekoRvInst/resultMulsu0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 multiplier stage tangerineSOCInst/nekoRvInst/resultMuluu0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__0 multiplier stage tangerineSOCInst/nekoRvInst/resultMuluu0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__1 multiplier stage tangerineSOCInst/nekoRvInst/resultMuluu0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__2 multiplier stage tangerineSOCInst/nekoRvInst/resultMuluu0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMul0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMul_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMulsu0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMulsu_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tangerineSOCInst/nekoRvInst/resultMuluu0__1 output is connected to registers with an asynchronous reset (tangerineSOCInst/nekoRvInst/resultMuluu_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/be_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram has an input control pin tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0] (net: tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/wea[0]) which is driven by a register (tangerineSOCInst/nekoRvInst/wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i... and (the first 15 of 18 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 182 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./A7BoardTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:36 . Memory (MB): peak = 3347.379 ; gain = 392.625
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 19:21:18 2024...
