{"version":3,"file":"regfile.sv.map","sources":["../src/regfile.veryl"],"names":["","// Register File for RV32E (16 registers)","// Dual-read port, single-write port synchronous register file","module","RiscvSingleCycle_regfile","(","input","logic","clk",",","rst","// Read ports","[","4","]","rs1_addr","rs2_addr","output","32","rs1_data","rs2_data","// Write port","rd_addr","rd_data","we",")",";","// 16 registers for RV32E (x0-x15)","regs","16","// x0 is hardwired to zero","always_comb","=","((","==","0",") ? (","32'h0",") : (","// Synchronous write","always_ff","begin","if","for","int unsigned","i","end","else","// Write to register if enabled and not x0","&&","!=","// Always force x0 to zero","endmodule"],"mappings":"AAAAA,AAAAC;AACAC;AACAC,OAAOC,yBAAQC;IACNC,UAAMC,MAAXC,GAAgBC;IACXH,UAAMC,MAAXG,GAAgBD;;IAEhBE;IACUL,WAAMC,MAAKK,CAACC,KAACC,GAAvBC,QAAwBN;IACdH,WAAMC,MAAKK,CAACC,KAACC,GAAvBE,QAAwBP;IACdQ,WAAOV,MAAKK,CAACM,MAAEJ,EAAzBK,QAA0BV;IAChBQ,WAAOV,MAAKK,CAACM,MAAEJ,EAAzBM,QAA0BX;;IAE1BY;IACSf,UAAMC,MAAKK,CAACC,KAACC,GAAtBQ,OAAuBb;IACdH,UAAMC,MAAKK,CAACM,MAAEJ,EAAvBS,OAAwBd;IACpBH,UAAMC,eAAViB;AACJC,CAAEC;IACEC;IACUpB,MAAKK,CAACM,MAAEJ,EAAdc,KAAgBhB,GAACiB,IAAEf,CAACY;;IAExBI;IACAC,YAAOZ,SAASa,EAAEC,EAAGlB,SAASmB,GAAGC,CAAEC,MAAEC,MAAMC,MAAEV,IAAIhB,CAACG,QAAQD,IAACY;IAC3DK,YAAOX,SAASY,EAAEC,EAAGjB,SAASkB,GAAGC,CAAEC,MAAEC,MAAMC,MAAEV,IAAIhB,CAACI,QAAQF,IAACY;;IAE3Da;IACAC,YAAUnC,SAACG,GAAGC,UAAEC,GAAGe,EAAEgB;QACjBC,KADYhC,KACH+B;YACLE,KAAOC,aAAHC,IAAUV,GAAVU,IAAahB,IAAbgB,KAAgBJ;gBAChBb,IAAIhB,CAACiC,CAAC/B,GAAEkB,EAAEG,CAACT;YACfoB;QACJA,IAAEC,KAAKN;YACHO;YACAN,IAAGlB,GAAGyB,GAAG3B,QAAQ4B,GAAGf,GAAEM;gBAClBb,IAAIhB,CAACU,OAAOR,GAAEkB,EAAET,OAAOG;YAC3BoB;YACAK;YACAvB,IAAIhB,CAACuB,CAACrB,GAAEkB,EAAEG,CAACT;QACfoB;IACJA;AACJM"}