Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:12:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_83/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.828      -23.255                     34                 1139       -0.083       -0.613                     19                 1139        1.725        0.000                       0                  1119  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.828      -23.255                     34                 1139       -0.083       -0.613                     19                 1139        1.725        0.000                       0                  1119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           34  Failing Endpoints,  Worst Slack       -0.828ns,  Total Violation      -23.255ns
Hold  :           19  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -0.613ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.828ns  (required time - arrival time)
  Source:                 genblk1[119].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.950ns (42.801%)  route 2.606ns (57.199%))
  Logic Levels:           19  (CARRY8=10 LUT2=9)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 5.612 - 4.000 ) 
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.210ns, distribution 0.929ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.190ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.139     2.085    genblk1[119].reg_in/clk_IBUF_BUFG
    SLICE_X118Y540       FDRE                                         r  genblk1[119].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y540       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.164 r  genblk1[119].reg_in/reg_out_reg[2]/Q
                         net (fo=3, estimated)        0.100     2.264    conv/add000066/O120[2]
    SLICE_X118Y540       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.354 r  conv/add000066/reg_out[1]_i_557/O
                         net (fo=1, routed)           0.009     2.363    conv/add000066/reg_out[1]_i_557_n_0
    SLICE_X118Y540       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     2.597 r  conv/add000066/reg_out_reg[1]_i_290/O[7]
                         net (fo=2, estimated)        0.262     2.859    conv/add000066/reg_out_reg[1]_i_290_n_8
    SLICE_X117Y541       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.896 r  conv/add000066/reg_out[1]_i_544/O
                         net (fo=1, routed)           0.016     2.912    conv/add000066/reg_out[1]_i_544_n_0
    SLICE_X117Y541       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.029 r  conv/add000066/reg_out_reg[1]_i_282/CO[7]
                         net (fo=1, estimated)        0.026     3.055    conv/add000066/reg_out_reg[1]_i_282_n_0
    SLICE_X117Y542       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.111 r  conv/add000066/reg_out_reg[21]_i_214/O[0]
                         net (fo=1, estimated)        0.485     3.596    conv/add000066/reg_out_reg[21]_i_214_n_15
    SLICE_X123Y540       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.633 r  conv/add000066/reg_out[21]_i_200/O
                         net (fo=1, routed)           0.016     3.649    conv/add000066/reg_out[21]_i_200_n_0
    SLICE_X123Y540       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.886 r  conv/add000066/reg_out_reg[21]_i_166/O[5]
                         net (fo=1, estimated)        0.179     4.065    conv/add000066/reg_out_reg[21]_i_166_n_10
    SLICE_X124Y540       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     4.100 r  conv/add000066/reg_out[21]_i_114/O
                         net (fo=1, routed)           0.011     4.111    conv/add000066/reg_out[21]_i_114_n_0
    SLICE_X124Y540       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     4.238 r  conv/add000066/reg_out_reg[21]_i_94/O[6]
                         net (fo=1, estimated)        0.224     4.462    conv/add000066/reg_out_reg[21]_i_94_n_9
    SLICE_X126Y538       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.498 r  conv/add000066/reg_out[17]_i_30/O
                         net (fo=1, routed)           0.010     4.508    conv/add000066/reg_out[17]_i_30_n_0
    SLICE_X126Y538       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.623 r  conv/add000066/reg_out_reg[17]_i_28/CO[7]
                         net (fo=1, estimated)        0.026     4.649    conv/add000066/reg_out_reg[17]_i_28_n_0
    SLICE_X126Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.705 r  conv/add000066/reg_out_reg[21]_i_57/O[0]
                         net (fo=1, estimated)        0.287     4.992    conv/add000066/reg_out_reg[21]_i_57_n_15
    SLICE_X126Y532       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     5.027 r  conv/add000066/reg_out[21]_i_39/O
                         net (fo=1, routed)           0.009     5.036    conv/add000066/reg_out[21]_i_39_n_0
    SLICE_X126Y532       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     5.168 r  conv/add000066/reg_out_reg[21]_i_28/O[2]
                         net (fo=1, estimated)        0.270     5.438    conv/add000066/reg_out_reg[21]_i_28_n_13
    SLICE_X125Y529       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     5.489 r  conv/add000066/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.021     5.510    conv/add000066/reg_out[21]_i_13_n_0
    SLICE_X125Y529       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     5.677 r  conv/add000066/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.220     5.897    conv/add000066/reg_out_reg[21]_i_3_n_11
    SLICE_X126Y529       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     5.932 r  conv/add000066/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.010     5.942    conv/add000066/reg_out[21]_i_6_n_0
    SLICE_X126Y529       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.105 r  conv/add000066/reg_out_reg[21]_i_2/O[4]
                         net (fo=2, estimated)        0.172     6.277    reg_out/a[21]
    SLICE_X126Y528       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     6.388 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.253     6.641    reg_out/reg_out[21]_i_1_n_0
    SLICE_X125Y528       FDRE                                         r  reg_out/reg_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     0.956     5.612    reg_out/clk_IBUF_BUFG
    SLICE_X125Y528       FDRE                                         r  reg_out/reg_out_reg[18]/C
                         clock pessimism              0.311     5.922    
                         clock uncertainty           -0.035     5.887    
    SLICE_X125Y528       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     5.813    reg_out/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          5.813    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 -0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 demux/genblk1[115].z_reg[115][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[115].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.929ns (routing 0.190ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.210ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     0.929     1.585    demux/clk_IBUF_BUFG
    SLICE_X118Y539       FDRE                                         r  demux/genblk1[115].z_reg[115][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y539       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.644 r  demux/genblk1[115].z_reg[115][6]/Q
                         net (fo=1, estimated)        0.119     1.763    genblk1[115].reg_in/D[6]
    SLICE_X120Y541       FDRE                                         r  genblk1[115].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1118, estimated)     1.148     2.094    genblk1[115].reg_in/clk_IBUF_BUFG
    SLICE_X120Y541       FDRE                                         r  genblk1[115].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.311     1.783    
    SLICE_X120Y541       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.845    genblk1[115].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y529  demux/genblk1[124].z_reg[124][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X115Y537  demux/genblk1[119].z_reg[119][1]/C



