module M_%MODULE%_mem_%NAME%(
input      [%ADDR0_WIDTH%:0]                in_%NAME%_addr0,
output reg %DATA_TYPE% [%DATA_WIDTH%:0]     out_%NAME%_rdata0,
output reg %DATA_TYPE% [%DATA_WIDTH%:0]     out_%NAME%_rdata1,
input      [%WENABLE1_WIDTH%:0]             in_%NAME%_wenable1,
input      [%DATA_WIDTH%:0]                 in_%NAME%_wdata1,
input      [%ADDR1_WIDTH%:0]                in_%NAME%_addr1,
input      %CLOCK%0,
input      %CLOCK%1
);
reg %DATA_TYPE% [%DATA_WIDTH%:0] buffer[%DATA_SIZE%:0];
always @(posedge %CLOCK%0) begin
  out_%NAME%_rdata0 <= buffer[in_%NAME%_addr0];
end
always @(posedge %CLOCK%1) begin
  if (in_%NAME%_wenable1) begin
    buffer[in_%NAME%_addr1] <= in_%NAME%_wdata1;
  end
end
%INITIAL%
endmodule
