# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"sim_ad7172_time_synth.v" \
"../../../../../AD7172.srcs/sim_1/new/sim_ad7172.v" \

# Do not sort compile order
nosort
