$date
	Mon Apr 14 22:10:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axi_read_tb $end
$var wire 1 ! done $end
$var wire 1 " RVALID $end
$var wire 2 # RRESP [1:0] $end
$var wire 1 $ RREADY $end
$var wire 32 % READ_DATA [31:0] $end
$var wire 32 & RDATA [31:0] $end
$var wire 1 ' ARVALID $end
$var wire 1 ( ARREADY $end
$var wire 32 ) ARADDR [31:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var reg 1 , start $end
$scope module dut_master $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , start $end
$var wire 1 ! done $end
$var wire 1 " RVALID $end
$var wire 2 - RRESP [1:0] $end
$var wire 32 . RDATA [31:0] $end
$var wire 1 ( ARREADY $end
$var reg 32 / ARADDR [31:0] $end
$var reg 1 ' ARVALID $end
$var reg 32 0 READ_DATA [31:0] $end
$var reg 1 $ RREADY $end
$var reg 2 1 cur_state [1:0] $end
$var reg 2 2 nxt_state [1:0] $end
$upscope $end
$scope module dut_slave $end
$var wire 32 3 ARADDR [31:0] $end
$var wire 1 ' ARVALID $end
$var wire 1 $ RREADY $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , start $end
$var wire 1 4 done $end
$var reg 1 ( ARREADY $end
$var reg 32 5 RDATA [31:0] $end
$var reg 2 6 RRESP [1:0] $end
$var reg 1 " RVALID $end
$var reg 3 7 cur_state [2:0] $end
$var reg 3 8 nxt_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 8
bx 7
b0 6
b0 5
x4
b0 3
bx 2
bx 1
b0 0
b0 /
b0 .
b0 -
0,
0+
0*
b0 )
0(
0'
b0 &
b0 %
0$
b0 #
0"
x!
$end
#5000
b0 2
b0 8
0!
b0 1
04
b0 7
1*
#10000
0*
1+
#15000
1*
#20000
0*
0+
#25000
1*
#30000
0*
1+
#35000
1*
#40000
b1 2
0*
1,
#45000
b1 1
1*
#50000
0*
#55000
b1 8
1'
1*
#60000
0*
0,
#65000
1'
b1 7
1*
#70000
0*
#75000
b10 2
b10 8
1(
1'
1*
#80000
0*
#85000
b11 8
1'
1(
b10 1
b10 7
1*
#90000
0*
#95000
b11 2
b10000000000000000000000000000 &
b10000000000000000000000000000 .
b10000000000000000000000000000 5
1"
0(
0'
14
b11 7
1*
#100000
0*
#105000
b0 2
b10000000000000000000000000000 %
b10000000000000000000000000000 0
1$
0"
1!
b11 1
1*
#110000
0*
#115000
0$
0!
b0 1
1*
#120000
0*
#125000
1*
