// Seed: 571486284
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_4 (
      1,
      -1 && 1'h0,
      id_5,
      -1
  );
  wire id_6 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9;
  if (1) wire id_10;
  else begin : LABEL_0
    wire id_11;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
