// Seed: 1376337118
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd67,
    parameter id_4 = 32'd47
) (
    input  wand  id_0,
    input  tri   _id_1,
    output uwire _id_2
);
  logic [id_2  !=  1 : 1 'b0] _id_4;
  ;
  logic id_5;
  ;
  parameter id_6 = 1;
  wire id_7;
  ;
  logic [id_4 : id_1] id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8
  );
endmodule
