<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.1//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_1.dtd'>
	<nta>
		<declaration>
urgent chan hurry;

typedef int[-2147483648,2147483647] MUMLInt;

typedef int[-32768,32767] MUMLShort;

typedef int[-128,127] MUMLByte;

const int NUM_OF_MESSAGE_KINDS = 4;

const int NUM_MAX_MESSAGES_IN_TRANSIT = 14;

const int MAX_OF_BUFFER_AND_CONNECTOR_SIZE = 5;

const int CONNECTOR_SIZE = 5;

const int MAX_NUM_OF_MESSAGE_BUFFERS_PER_ROLE = 1;

typedef int[0,NUM_MAX_MESSAGES_IN_TRANSIT] MessageId;

typedef int[0,NUM_OF_MESSAGE_KINDS] MessageKind;

typedef struct {
	MessageId mId;
	MessageKind mType;
	int mArgsPosition;
} Message;

typedef struct {
	int[0,MAX_OF_BUFFER_AND_CONNECTOR_SIZE] tail;
	Message messages[MAX_OF_BUFFER_AND_CONNECTOR_SIZE];
	bool messageDiscarded;
} Buffer;

typedef struct {
	MessageId muml_request_49MessageID;
	MUMLByte muml_speed_50_;
} muml_request_49Parameters;

typedef struct {
	MessageId muml_finished_45MessageID;
} muml_finished_45Parameters;

typedef struct {
	MessageId muml_laneChanged_44MessageID;
} muml_laneChanged_44Parameters;

typedef struct {
	MessageId muml_answer_47MessageID;
	bool muml_accept_48_0;
} muml_answer_47Parameters;

const int NUM_OF_DISCRETE_PORT_INSTANCES = 3;

const int NUM_OF_COMPONENT_INSTANCES = 3;

typedef int[0,NUM_OF_DISCRETE_PORT_INSTANCES-1] discretePortInstance;

typedef int[0,NUM_OF_COMPONENT_INSTANCES-1] componentInstance;

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] next[discretePortInstance] = {-1,-1,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] previous[discretePortInstance] = {-1,-1,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] first[discretePortInstance] = {0,0,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] last[discretePortInstance] = {0,0,-1};

const int[-1,NUM_OF_DISCRETE_PORT_INSTANCES] self[discretePortInstance] = {0,1,2};

const int[-1,MAX_NUM_OF_MESSAGE_BUFFERS_PER_ROLE-1] buffer_assignment[discretePortInstance][NUM_OF_MESSAGE_KINDS+1] = {{-1,-1,-1,-1,0},{-1,-1,-1,-1,0},{-1,0,0,0,-1}};

const int[-1,MAX_OF_BUFFER_AND_CONNECTOR_SIZE] bufferSize[discretePortInstance][NUM_OF_MESSAGE_KINDS+1] = {{-1,-1,-1,-1,1},{-1,-1,-1,-1,1},{-1,3,3,3,-1}};

const int DISCARD_INCOMING = 0;

const int DISCARD_OLDEST = 1;

const int[-1,1] bufferOverflowStrategies[discretePortInstance][NUM_OF_MESSAGE_KINDS+1] = {{-1,-1,-1,-1,DISCARD_INCOMING},{-1,-1,-1,-1,DISCARD_INCOMING},{-1,DISCARD_INCOMING,DISCARD_INCOMING,DISCARD_INCOMING,-1}};

bool connectorOverflow;

int[0,35] intermediateLocationSemaphore;

Buffer buffers[discretePortInstance][MAX_NUM_OF_MESSAGE_BUFFERS_PER_ROLE];

Buffer connectors[discretePortInstance];

int earliest[discretePortInstance];

int latest[discretePortInstance];

clock transmissionTimes[discretePortInstance][CONNECTOR_SIZE];

const MessageKind nullMessageKind = 0, muml_request_49 = 1, muml_finished_45 = 2, muml_laneChanged_44 = 3, muml_answer_47 = 4;

const MessageId nullMessageId = 0;

const Message nullMessage = {nullMessageId,nullMessageKind,0};

MessageId freeIds[NUM_MAX_MESSAGES_IN_TRANSIT] = {1,2,3,4,5,6,7,8,9,10,11,12,13,14};

muml_request_49Parameters muml_request_49NullMessage;

muml_finished_45Parameters muml_finished_45NullMessage;

muml_laneChanged_44Parameters muml_laneChanged_44NullMessage;

muml_answer_47Parameters muml_answer_47NullMessage;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_request_49Tail;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_finished_45Tail;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_laneChanged_44Tail;

int[0,NUM_MAX_MESSAGES_IN_TRANSIT] muml_answer_47Tail;

muml_request_49Parameters muml_request_49MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

muml_finished_45Parameters muml_finished_45MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

muml_laneChanged_44Parameters muml_laneChanged_44MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

muml_answer_47Parameters muml_answer_47MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT];

void add(Buffer &amp;buffer, Message message) {
	buffer.messages[buffer.tail] = message;
	buffer.tail++;
}

int getNumberOfElementsInBuffer(Buffer b) {
	return b.tail;
}

bool check(Buffer buffer, MessageKind mKind) {
	Message nextMessage = buffer.messages[0];
	return mKind != nullMessageKind and nextMessage.mType == mKind;
}

bool checkMessageInBuffer(Buffer buffer, MessageKind mKind) {
	int i;
	for(i = 0; i &lt; MAX_OF_BUFFER_AND_CONNECTOR_SIZE; i++) 
		if(buffer.messages[i].mType == mKind) 
			return true; 
	return false;
}

void remove(Buffer &amp;buffer, MessageKind m) {
	if(check(buffer, m)) {
		int i;
		for(i = 0; i &lt; MAX_OF_BUFFER_AND_CONNECTOR_SIZE-1; i++) 
			buffer.messages[i] = buffer.messages[i+1];
		buffer.messages[MAX_OF_BUFFER_AND_CONNECTOR_SIZE-1] = nullMessage;
		buffer.tail--;
	} 
}

bool receive(discretePortInstance receiver, MessageKind mKind) {
	return check(buffers[receiver][buffer_assignment[receiver][mKind]], mKind);
}

MessageId requestId() {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) 
		if(freeIds[i] != nullMessageId) {
		MessageId result;
		result = freeIds[i];
		freeIds[i] = nullMessageId;
		return result;
	} 
	return nullMessageId;
}

bool releaseId(MessageId id) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) 
		if(freeIds[i] == id) 
			return false; 
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) 
		if(freeIds[i] == nullMessageId) {
		freeIds[i] = id;
		return true;
	} 
	return false;
}

int addmuml_request_49Arguments(muml_request_49Parameters m) {
	muml_request_49MessageArguments[muml_request_49Tail] = m;
	muml_request_49Tail++;
	return muml_request_49Tail-1;
}

int addmuml_finished_45Arguments(muml_finished_45Parameters m) {
	muml_finished_45MessageArguments[muml_finished_45Tail] = m;
	muml_finished_45Tail++;
	return muml_finished_45Tail-1;
}

int addmuml_laneChanged_44Arguments(muml_laneChanged_44Parameters m) {
	muml_laneChanged_44MessageArguments[muml_laneChanged_44Tail] = m;
	muml_laneChanged_44Tail++;
	return muml_laneChanged_44Tail-1;
}

int addmuml_answer_47Arguments(muml_answer_47Parameters m) {
	muml_answer_47MessageArguments[muml_answer_47Tail] = m;
	muml_answer_47Tail++;
	return muml_answer_47Tail-1;
}

bool removemuml_request_49Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_request_49MessageArguments[i].muml_request_49MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_request_49MessageArguments[j-1] = muml_request_49MessageArguments[j];
			muml_request_49MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_request_49NullMessage;
			muml_request_49Tail--;
			return true;
		} 
	}
	return false;
}

bool removemuml_finished_45Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_finished_45MessageArguments[i].muml_finished_45MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_finished_45MessageArguments[j-1] = muml_finished_45MessageArguments[j];
			muml_finished_45MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_finished_45NullMessage;
			muml_finished_45Tail--;
			return true;
		} 
	}
	return false;
}

bool removemuml_laneChanged_44Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_laneChanged_44MessageArguments[i].muml_laneChanged_44MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_laneChanged_44MessageArguments[j-1] = muml_laneChanged_44MessageArguments[j];
			muml_laneChanged_44MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_laneChanged_44NullMessage;
			muml_laneChanged_44Tail--;
			return true;
		} 
	}
	return false;
}

bool removemuml_answer_47Arguments(MessageId mId) {
	int i;
	for(i = 0; i &lt; NUM_MAX_MESSAGES_IN_TRANSIT; i++) {
		if(muml_answer_47MessageArguments[i].muml_answer_47MessageID == mId) {
			int j;
			for(j = i+1; j &lt; NUM_MAX_MESSAGES_IN_TRANSIT; j++) 
				muml_answer_47MessageArguments[j-1] = muml_answer_47MessageArguments[j];
			muml_answer_47MessageArguments[NUM_MAX_MESSAGES_IN_TRANSIT-1] = muml_answer_47NullMessage;
			muml_answer_47Tail--;
			return true;
		} 
	}
	return false;
}

void sendmuml_request_49(discretePortInstance sender, MUMLByte muml_speed_50_1) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_request_49Parameters muml_request_49Instance = {nullMessageId,muml_speed_50_1};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_request_49Instance.muml_request_49MessageID = mId;
		message.mId = mId;
		message.mType = muml_request_49;
		message.mArgsPosition = addmuml_request_49Arguments(muml_request_49Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void sendmuml_finished_45(discretePortInstance sender) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_finished_45Parameters muml_finished_45Instance = {nullMessageId};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_finished_45Instance.muml_finished_45MessageID = mId;
		message.mId = mId;
		message.mType = muml_finished_45;
		message.mArgsPosition = addmuml_finished_45Arguments(muml_finished_45Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void sendmuml_laneChanged_44(discretePortInstance sender) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_laneChanged_44Parameters muml_laneChanged_44Instance = {nullMessageId};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_laneChanged_44Instance.muml_laneChanged_44MessageID = mId;
		message.mId = mId;
		message.mType = muml_laneChanged_44;
		message.mArgsPosition = addmuml_laneChanged_44Arguments(muml_laneChanged_44Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void sendmuml_answer_47(discretePortInstance sender, bool muml_accept_48_2) {
	if(connectors[sender].tail &lt; CONNECTOR_SIZE) {
		muml_answer_47Parameters muml_answer_47Instance = {nullMessageId,muml_accept_48_2};
		Message message = nullMessage;
		MessageId mId = nullMessageId;
		mId = requestId();
		muml_answer_47Instance.muml_answer_47MessageID = mId;
		message.mId = mId;
		message.mType = muml_answer_47;
		message.mArgsPosition = addmuml_answer_47Arguments(muml_answer_47Instance);
		add(connectors[sender], message);
		transmissionTimes[sender][latest[sender]] = 0;
		latest[sender] == CONNECTOR_SIZE-1 ? (latest[sender] = 0) : latest[sender]++;
	} 
	else 
		connectorOverflow = true;
}

void consume(discretePortInstance receiver, MessageKind mKind) {
	if(receive(receiver, mKind)) {
		Message nextMessage = buffers[receiver][buffer_assignment[receiver][mKind]].messages[0];
		releaseId(nextMessage.mId);
		remove(buffers[receiver][buffer_assignment[receiver][mKind]], mKind);
		if(mKind == muml_request_49) 
				removemuml_request_49Arguments(nextMessage.mId); 
		if(mKind == muml_finished_45) 
				removemuml_finished_45Arguments(nextMessage.mId); 
		if(mKind == muml_laneChanged_44) 
				removemuml_laneChanged_44Arguments(nextMessage.mId); 
		if(mKind == muml_answer_47) 
				removemuml_answer_47Arguments(nextMessage.mId); 
	} 
}

void clearConnector(MessageId id, MessageKind messageTypeToDiscard) {
	releaseId(id);
	if(messageTypeToDiscard == muml_request_49) 
			removemuml_request_49Arguments(id); 
	if(messageTypeToDiscard == muml_finished_45) 
			removemuml_finished_45Arguments(id); 
	if(messageTypeToDiscard == muml_laneChanged_44) 
			removemuml_laneChanged_44Arguments(id); 
	if(messageTypeToDiscard == muml_answer_47) 
			removemuml_answer_47Arguments(id); 
}

void discard(Buffer &amp;buffer, int bufferOverflowStrategy, Message message) {
	MessageId messageToDiscard = message.mId;
	MessageKind messageTypeToDiscard = message.mType;
	if(bufferOverflowStrategy == DISCARD_OLDEST) {
		messageToDiscard = buffer.messages[0].mId;
		messageTypeToDiscard = buffer.messages[0].mType;
		remove(buffer, messageTypeToDiscard);
		buffer.messages[buffer.tail] = message;
		buffer.tail++;
	} 
	releaseId(messageToDiscard);
	buffer.messageDiscarded = true;
	clearConnector(messageToDiscard, messageTypeToDiscard);
}

MUMLByte muml_speed_62_3[discretePortInstance] = {10,10,10};

bool muml_allAccept_63_4[discretePortInstance] = {true,true,true};

clock muml_c_95_5[discretePortInstance];

clock muml_DLC_multicast_1_77_6[discretePortInstance];

urgent chan muml_multicast1_87[discretePortInstance][discretePortInstance];

urgent chan muml_multicastDone1_88[discretePortInstance];

urgent chan muml_multicastDone2_90[discretePortInstance];

urgent chan muml_multiReceive1_91[discretePortInstance][discretePortInstance];

urgent chan muml_multiReceiveDone1_92[discretePortInstance];

urgent chan muml_multicast3_93[discretePortInstance][discretePortInstance];

urgent chan muml_multicastDone3_94[discretePortInstance];

urgent chan exit_muml_Initial_60_9[componentInstance];

urgent chan exit_muml_Main_64_10[componentInstance];

urgent chan exit_muml_coordinator_65_11[componentInstance];

urgent chan exit_muml_subrole_78_12[componentInstance];

urgent chan muml_multicast2_89Urgent[discretePortInstance][discretePortInstance];

chan muml_multicast2_89NonUrgent[discretePortInstance][discretePortInstance];

bool muml_accepted_102_34[componentInstance];

clock muml_c_eval_108_35[componentInstance];

urgent chan exit_muml_Initial_100_15[componentInstance];

		</declaration>
<template>
<name>Connector</name>
<parameter>
const discretePortInstance sender, const discretePortInstance receiver, const int min, const int max, const bool loss
</parameter>
<declaration>
Message tmp;

</declaration>	
<location id="Idle_Connector" x="89" y="150" >
	<name>Idle</name>
	<label kind="invariant">connectors[sender].tail &gt; 0 imply transmissionTimes[sender][earliest[sender]] &lt;= max</label>
</location>
<location id="transfer_loc_Connector" x="89" y="30" >
	<name>transfer_loc</name>
	<committed/>
</location>
<init ref="Idle_Connector"/>
<transition>
<source ref="Idle_Connector"/>
<target ref="transfer_loc_Connector"/>
<label kind="select">i : MessageKind</label>
<label kind="guard">check(connectors[sender], i) and transmissionTimes[sender][earliest[sender]] &gt;= min and transmissionTimes[sender][earliest[sender]] &lt;= max and not intermediateLocationSemaphore</label>
<label kind="assignment">
tmp = connectors[sender].messages[0],
remove(connectors[sender], i),
earliest[sender] == CONNECTOR_SIZE-1 ? (earliest[sender] = 0) : earliest[sender]++
</label>
<nail x="62" y="125"/>
<nail x="56" y="111"/>
<nail x="54" y="92"/>
<nail x="57" y="75"/>
</transition>
<transition>
<source ref="transfer_loc_Connector"/>
<target ref="Idle_Connector"/>
<label kind="select"></label>
<label kind="guard">buffers[receiver][buffer_assignment[receiver][tmp.mType]].tail &lt; bufferSize[receiver][tmp.mType] and not intermediateLocationSemaphore</label>
<label kind="assignment">
add(buffers[receiver][buffer_assignment[receiver][tmp.mType]], tmp)
</label>
<nail x="99" y="59"/>
<nail x="101" y="73"/>
<nail x="101" y="88"/>
<nail x="100" y="103"/>
</transition>
<transition>
<source ref="transfer_loc_Connector"/>
<target ref="Idle_Connector"/>
<label kind="select"></label>
<label kind="guard">buffers[receiver][buffer_assignment[receiver][tmp.mType]].tail &gt;= bufferSize[receiver][tmp.mType] and not intermediateLocationSemaphore</label>
<label kind="assignment">
discard(buffers[receiver][buffer_assignment[receiver][tmp.mType]], bufferOverflowStrategies[receiver][tmp.mType], tmp)
</label>
<nail x="118" y="58"/>
<nail x="123" y="73"/>
<nail x="125" y="92"/>
<nail x="121" y="109"/>
</transition>
<transition>
<source ref="transfer_loc_Connector"/>
<target ref="Idle_Connector"/>
<label kind="select"></label>
<label kind="guard">loss == true and not intermediateLocationSemaphore</label>
<label kind="assignment">
releaseId(tmp.mType),
clearConnector(tmp.mId, tmp.mType)
</label>
<nail x="80" y="59"/>
<nail x="78" y="73"/>
<nail x="78" y="88"/>
<nail x="78" y="103"/>
</transition>
</template>
<template>
<name>muml_OvertakerCompRTSC_59_13</name>
<parameter>
const componentInstance componentInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_OvertakerCompRTSC_59_IDLE_muml_OvertakerCompRTSC_59_13" x="1114" y="30" >
	<name>muml_OvertakerCompRTSC_59_IDLE</name>
</location>
<location id="muml_Initial_60_ACTIVE_IN_muml_OvertakerCompRTSC_59_muml_OvertakerCompRTSC_59_13" x="411" y="30" >
	<name>muml_Initial_60_ACTIVE_IN_muml_OvertakerCompRTSC_59</name>
</location>
<init ref="muml_Initial_60_ACTIVE_IN_muml_OvertakerCompRTSC_59_muml_OvertakerCompRTSC_59_13"/>
</template>
<template>
<name>muml_overtaker_Role_61_6</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_overtaker_Role_61_IDLE_muml_overtaker_Role_61_6" x="216" y="30" >
	<name>muml_overtaker_Role_61_IDLE</name>
</location>
<location id="muml_Main_64_ACTIVE_IN_muml_overtaker_Role_61_muml_overtaker_Role_61_6" x="826" y="30" >
	<name>muml_Main_64_ACTIVE_IN_muml_overtaker_Role_61</name>
</location>
<init ref="muml_Main_64_ACTIVE_IN_muml_overtaker_Role_61_muml_overtaker_Role_61_6"/>
</template>
<template>
<name>muml_coordinator_65_7</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_coordinator_65_IDLE_muml_coordinator_65_7" x="1661" y="2310" >
	<name>muml_coordinator_65_IDLE</name>
</location>
<location id="muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="751" y="2070" >
	<name>muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65</name>
	<urgent/>
</location>
<location id="muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="701" y="1830" >
	<name>muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_Changed_68_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="1071" y="2310" >
	<name>muml_Changed_68_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_c_95_5[discretePortInstanceID] &lt;= 20*1000</label>
</location>
<location id="muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="679" y="150" >
	<name>muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_DLC_multicast_1_77_6[discretePortInstanceID] &lt;= 4500 and muml_c_95_5[discretePortInstanceID] &lt;= 20*1000</label>
</location>
<location id="muml_Init_70_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="631" y="390" >
	<name>muml_Init_70_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_c_95_5[discretePortInstanceID] &lt;= 20*1000</label>
</location>
<location id="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="623" y="1590" >
	<name>muml_Idle_71_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="623" y="630" >
	<name>muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="623" y="1350" >
	<name>muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="623" y="1110" >
	<name>muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65</name>
	<label kind="invariant">muml_c_95_5[discretePortInstanceID] &lt;= (4+2*1)*1000</label>
</location>
<location id="muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7" x="623" y="870" >
	<name>muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65</name>
</location>
<location id="INTERMEDIATE_7_muml_coordinator_65_7" x="901" y="2190" color="#ffffff">
	<name>INTERMEDIATE_7</name>
	<committed/>
</location>
<location id="INTERMEDIATE_8_muml_coordinator_65_7" x="734" y="1950" color="#ffffff">
	<name>INTERMEDIATE_8</name>
	<committed/>
</location>
<location id="INTERMEDIATE_9_muml_coordinator_65_7" x="633" y="1710" color="#ffffff">
	<name>INTERMEDIATE_9</name>
	<committed/>
</location>
<location id="INTERMEDIATE_10_muml_coordinator_65_7" x="959" y="30" color="#ffffff">
	<name>INTERMEDIATE_10</name>
	<committed/>
</location>
<location id="INTERMEDIATE_11_muml_coordinator_65_7" x="663" y="270" color="#ffffff">
	<name>INTERMEDIATE_11</name>
	<committed/>
</location>
<location id="INTERMEDIATE_12_muml_coordinator_65_7" x="626" y="510" color="#ffffff">
	<name>INTERMEDIATE_12</name>
	<committed/>
</location>
<location id="INTERMEDIATE_13_muml_coordinator_65_7" x="151" y="510" color="#ffffff">
	<name>INTERMEDIATE_13</name>
	<committed/>
</location>
<location id="INTERMEDIATE_14_muml_coordinator_65_7" x="623" y="1470" color="#ffffff">
	<name>INTERMEDIATE_14</name>
	<committed/>
</location>
<location id="INTERMEDIATE_15_muml_coordinator_65_7" x="623" y="750" color="#ffffff">
	<name>INTERMEDIATE_15</name>
	<committed/>
</location>
<location id="INTERMEDIATE_16_muml_coordinator_65_7" x="623" y="1230" color="#ffffff">
	<name>INTERMEDIATE_16</name>
	<committed/>
</location>
<location id="INTERMEDIATE_17_muml_coordinator_65_7" x="623" y="990" color="#ffffff">
	<name>INTERMEDIATE_17</name>
	<committed/>
</location>
<init ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<transition>
<source ref="muml_Changed_68_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_7_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1030" y="2280"/>
<nail x="1007" y="2264"/>
<nail x="979" y="2245"/>
<nail x="955" y="2228"/>
</transition>
<transition>
<source ref="muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_8_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast3_93[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="747" y="2039"/>
<nail x="745" y="2026"/>
<nail x="743" y="2011"/>
<nail x="741" y="1996"/>
</transition>
<transition>
<source ref="muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_9_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone3_94[discretePortInstanceID]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="684" y="1799"/>
<nail x="676" y="1786"/>
<nail x="667" y="1769"/>
<nail x="658" y="1755"/>
</transition>
<transition>
<source ref="muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_10_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone1_88[discretePortInstanceID]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="747" y="120"/>
<nail x="788" y="103"/>
<nail x="840" y="81"/>
<nail x="882" y="63"/>
</transition>
<transition>
<source ref="muml_Init_70_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_11_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast1_87[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="639" y="359"/>
<nail x="643" y="346"/>
<nail x="647" y="330"/>
<nail x="651" y="316"/>
</transition>
<transition>
<source ref="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_12_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">muml_allAccept_63_4[discretePortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_DLC_multicast_1_77_6[discretePortInstanceID] = 0,
muml_c_95_5[discretePortInstanceID] = 0,
intermediateLocationSemaphore++
</label>
<nail x="624" y="599"/>
<nail x="624" y="586"/>
<nail x="624" y="571"/>
<nail x="625" y="556"/>
</transition>
<transition>
<source ref="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_13_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not muml_allAccept_63_4[discretePortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="513" y="601"/>
<nail x="436" y="582"/>
<nail x="335" y="557"/>
<nail x="259" y="538"/>
</transition>
<transition>
<source ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_14_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89NonUrgent[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="623" y="1559"/>
<nail x="623" y="1546"/>
<nail x="623" y="1531"/>
<nail x="623" y="1516"/>
</transition>
<transition>
<source ref="muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_15_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceiveDone1_92[discretePortInstanceID]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="623" y="839"/>
<nail x="623" y="826"/>
<nail x="623" y="811"/>
<nail x="623" y="796"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_16_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone2_90[discretePortInstanceID]?</label>
<label kind="assignment">
muml_c_95_5[discretePortInstanceID] = 0,
muml_allAccept_63_4[discretePortInstanceID] = true,
intermediateLocationSemaphore++
</label>
<nail x="623" y="1319"/>
<nail x="623" y="1306"/>
<nail x="623" y="1291"/>
<nail x="623" y="1276"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<target ref="INTERMEDIATE_17_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceive1_91[discretePortInstanceID][first[discretePortInstanceID]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="623" y="1079"/>
<nail x="623" y="1066"/>
<nail x="623" y="1051"/>
<nail x="623" y="1036"/>
</transition>
<transition>
<source ref="INTERMEDIATE_7_muml_coordinator_65_7"/>
<target ref="muml_Intermediate_Node3_66_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="866" y="2160"/>
<nail x="846" y="2145"/>
<nail x="822" y="2126"/>
<nail x="801" y="2110"/>
</transition>
<transition>
<source ref="INTERMEDIATE_8_muml_coordinator_65_7"/>
<target ref="muml_Intermediate2_67_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="726" y="1919"/>
<nail x="723" y="1906"/>
<nail x="718" y="1890"/>
<nail x="714" y="1876"/>
</transition>
<transition>
<source ref="INTERMEDIATE_9_muml_coordinator_65_7"/>
<target ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="630" y="1679"/>
<nail x="629" y="1666"/>
<nail x="628" y="1651"/>
<nail x="627" y="1636"/>
</transition>
<transition>
<source ref="INTERMEDIATE_10_muml_coordinator_65_7"/>
<target ref="muml_Changed_68_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1074" y="49"/>
<nail x="1119" y="62"/>
<nail x="1168" y="83"/>
<nail x="1201" y="120"/>
<nail x="1247" y="170"/>
<nail x="1241" y="200"/>
<nail x="1241" y="268"/>
<nail x="1241" y="2071"/>
<nail x="1241" y="2071"/>
<nail x="1241" y="2071"/>
<nail x="1241" y="2153"/>
<nail x="1173" y="2226"/>
<nail x="1123" y="2269"/>
</transition>
<transition>
<source ref="INTERMEDIATE_11_muml_coordinator_65_7"/>
<target ref="muml_Init_Intermediate_1_Changed_1_69_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="667" y="239"/>
<nail x="669" y="226"/>
<nail x="671" y="211"/>
<nail x="673" y="196"/>
</transition>
<transition>
<source ref="INTERMEDIATE_12_muml_coordinator_65_7"/>
<target ref="muml_Init_70_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="627" y="479"/>
<nail x="628" y="466"/>
<nail x="629" y="451"/>
<nail x="629" y="436"/>
</transition>
<transition>
<source ref="INTERMEDIATE_13_muml_coordinator_65_7"/>
<target ref="muml_Idle_71_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="119" y="539"/>
<nail x="76" y="580"/>
<nail x="4" y="661"/>
<nail x="4" y="748"/>
<nail x="4" y="1351"/>
<nail x="4" y="1351"/>
<nail x="4" y="1351"/>
<nail x="4" y="1449"/>
<nail x="279" y="1522"/>
<nail x="462" y="1559"/>
</transition>
<transition>
<source ref="INTERMEDIATE_14_muml_coordinator_65_7"/>
<target ref="muml_Idle_Intermediate_1_WaitingForAnswer_2_73_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="623" y="1439"/>
<nail x="623" y="1426"/>
<nail x="623" y="1411"/>
<nail x="623" y="1396"/>
</transition>
<transition>
<source ref="INTERMEDIATE_15_muml_coordinator_65_7"/>
<target ref="muml_AnalyzeResult_72_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="623" y="719"/>
<nail x="623" y="706"/>
<nail x="623" y="691"/>
<nail x="623" y="676"/>
</transition>
<transition>
<source ref="INTERMEDIATE_16_muml_coordinator_65_7"/>
<target ref="muml_WaitingForAnswer_74_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="623" y="1199"/>
<nail x="623" y="1186"/>
<nail x="623" y="1171"/>
<nail x="623" y="1156"/>
</transition>
<transition>
<source ref="INTERMEDIATE_17_muml_coordinator_65_7"/>
<target ref="muml_Intermediate_1_76_ACTIVE_IN_muml_coordinator_65_muml_coordinator_65_7"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="623" y="959"/>
<nail x="623" y="946"/>
<nail x="623" y="931"/>
<nail x="623" y="916"/>
</transition>
</template>
<template>
<name>muml_subrole_78_8</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID, const discretePortInstance discreteSubPortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_subrole_78_IDLE_muml_subrole_78_8" x="3866" y="750" >
	<name>muml_subrole_78_IDLE</name>
</location>
<location id="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="4028" y="390" >
	<name>muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="4111" y="150" >
	<name>muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="2075" y="630" >
	<name>muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78</name>
</location>
<location id="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="2813" y="390" >
	<name>muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="1783" y="390" >
	<name>muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8" x="689" y="390" >
	<name>muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78</name>
	<urgent/>
</location>
<location id="INTERMEDIATE_18_muml_subrole_78_8" x="3808" y="510" color="#ffffff">
	<name>INTERMEDIATE_18</name>
	<committed/>
</location>
<location id="INTERMEDIATE_19_muml_subrole_78_8" x="4278" y="270" color="#ffffff">
	<name>INTERMEDIATE_19</name>
	<committed/>
</location>
<location id="INTERMEDIATE_20_muml_subrole_78_8" x="3945" y="270" color="#ffffff">
	<name>INTERMEDIATE_20</name>
	<committed/>
</location>
<location id="INTERMEDIATE_21_muml_subrole_78_8" x="3516" y="750" color="#ffffff">
	<name>INTERMEDIATE_21</name>
	<committed/>
</location>
<location id="INTERMEDIATE_22_muml_subrole_78_8" x="3750" y="30" color="#ffffff">
	<name>INTERMEDIATE_22</name>
	<committed/>
</location>
<location id="INTERMEDIATE_23_muml_subrole_78_8" x="2484" y="270" color="#ffffff">
	<name>INTERMEDIATE_23</name>
	<committed/>
</location>
<location id="INTERMEDIATE_24_muml_subrole_78_8" x="3001" y="270" color="#ffffff">
	<name>INTERMEDIATE_24</name>
	<committed/>
</location>
<location id="INTERMEDIATE_25_muml_subrole_78_8" x="1393" y="270" color="#ffffff">
	<name>INTERMEDIATE_25</name>
	<committed/>
</location>
<location id="INTERMEDIATE_26_muml_subrole_78_8" x="1966" y="270" color="#ffffff">
	<name>INTERMEDIATE_26</name>
	<committed/>
</location>
<location id="INTERMEDIATE_27_muml_subrole_78_8" x="151" y="270" color="#ffffff">
	<name>INTERMEDIATE_27</name>
	<committed/>
</location>
<location id="INTERMEDIATE_28_muml_subrole_78_8" x="623" y="270" color="#ffffff">
	<name>INTERMEDIATE_28</name>
	<committed/>
</location>
<location id="INTERMEDIATE_29_muml_subrole_78_8" x="1024" y="270" color="#ffffff">
	<name>INTERMEDIATE_29</name>
	<committed/>
</location>
<location id="INTERMEDIATE_30_muml_subrole_78_8" x="1911" y="510" color="#ffffff">
	<name>INTERMEDIATE_30</name>
	<committed/>
</location>
<location id="INTERMEDIATE_31_muml_subrole_78_8" x="2656" y="510" color="#ffffff">
	<name>INTERMEDIATE_31</name>
	<committed/>
</location>
<location id="INTERMEDIATE_32_muml_subrole_78_8" x="1056" y="510" color="#ffffff">
	<name>INTERMEDIATE_32</name>
	<committed/>
</location>
<location id="INTERMEDIATE_33_muml_subrole_78_8" x="701" y="510" color="#ffffff">
	<name>INTERMEDIATE_33</name>
	<committed/>
</location>
<init ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_18_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceive1_91[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="2367" y="609"/>
<nail x="2638" y="591"/>
<nail x="3052" y="564"/>
<nail x="3411" y="540"/>
<nail x="3490" y="534"/>
<nail x="3579" y="528"/>
<nail x="3652" y="523"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_19_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">receive(discreteSubPortInstanceID, muml_answer_47) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discreteSubPortInstanceID][buffer_assignment[discreteSubPortInstanceID][muml_answer_47]].messages[0],
muml_allAccept_63_4[discretePortInstanceID] = (muml_allAccept_63_4[discretePortInstanceID] and muml_answer_47MessageArguments[msg.mArgsPosition].muml_accept_48_0),
consume(discreteSubPortInstanceID, muml_answer_47),
intermediateLocationSemaphore++
</label>
<nail x="4088" y="360"/>
<nail x="4124" y="343"/>
<nail x="4169" y="322"/>
<nail x="4206" y="305"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_20_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_allAccept_63_4[discretePortInstanceID] = false,
intermediateLocationSemaphore++
</label>
<nail x="4007" y="359"/>
<nail x="3997" y="345"/>
<nail x="3986" y="329"/>
<nail x="3975" y="314"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_21_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceiveDone1_92[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="4421" y="175"/>
<nail x="4549" y="204"/>
<nail x="4668" y="264"/>
<nail x="4668" y="388"/>
<nail x="4668" y="511"/>
<nail x="4668" y="511"/>
<nail x="4668" y="511"/>
<nail x="4668" y="537"/>
<nail x="3939" y="672"/>
<nail x="3641" y="725"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_22_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multiReceive1_91[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="4024" y="120"/>
<nail x="3969" y="102"/>
<nail x="3898" y="79"/>
<nail x="3842" y="61"/>
</transition>
<transition>
<source ref="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_23_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast1_87[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="2734" y="360"/>
<nail x="2685" y="342"/>
<nail x="2621" y="320"/>
<nail x="2571" y="302"/>
</transition>
<transition>
<source ref="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_24_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone1_88[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="2858" y="360"/>
<nail x="2884" y="344"/>
<nail x="2916" y="324"/>
<nail x="2943" y="307"/>
</transition>
<transition>
<source ref="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_25_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast3_93[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1690" y="360"/>
<nail x="1630" y="342"/>
<nail x="1550" y="318"/>
<nail x="1489" y="300"/>
</transition>
<transition>
<source ref="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_26_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone3_94[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="1827" y="360"/>
<nail x="1852" y="344"/>
<nail x="1883" y="324"/>
<nail x="1909" y="307"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_27_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] == last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicastDone2_90[discretePortInstanceID]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="563" y="360"/>
<nail x="473" y="341"/>
<nail x="353" y="315"/>
<nail x="266" y="296"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_28_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89Urgent[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="673" y="359"/>
<nail x="665" y="346"/>
<nail x="656" y="329"/>
<nail x="648" y="314"/>
</transition>
<transition>
<source ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_29_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">self[discreteSubPortInstanceID] != last[discreteSubPortInstanceID] and not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89NonUrgent[discretePortInstanceID][next[self[discreteSubPortInstanceID]]]!</label>
<label kind="assignment">
intermediateLocationSemaphore++
</label>
<nail x="770" y="360"/>
<nail x="820" y="342"/>
<nail x="885" y="320"/>
<nail x="937" y="302"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_30_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast3_93[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_finished_45(discreteSubPortInstanceID),
intermediateLocationSemaphore++
</label>
<nail x="2035" y="600"/>
<nail x="2014" y="584"/>
<nail x="1987" y="565"/>
<nail x="1964" y="549"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_31_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast1_87[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_laneChanged_44(discreteSubPortInstanceID),
intermediateLocationSemaphore++
</label>
<nail x="2208" y="601"/>
<nail x="2307" y="581"/>
<nail x="2441" y="554"/>
<nail x="2537" y="535"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_32_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89Urgent[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_request_49(discreteSubPortInstanceID, muml_speed_62_3[discretePortInstanceID]),
intermediateLocationSemaphore++
</label>
<nail x="1835" y="605"/>
<nail x="1668" y="589"/>
<nail x="1441" y="565"/>
<nail x="1241" y="540"/>
<nail x="1224" y="537"/>
<nail x="1205" y="535"/>
<nail x="1187" y="532"/>
</transition>
<transition>
<source ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<target ref="INTERMEDIATE_33_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">muml_multicast2_89NonUrgent[discretePortInstanceID][self[discreteSubPortInstanceID]]?</label>
<label kind="assignment">
sendmuml_request_49(discreteSubPortInstanceID, muml_speed_62_3[discretePortInstanceID]),
intermediateLocationSemaphore++
</label>
<nail x="1760" y="611"/>
<nail x="1521" y="596"/>
<nail x="1184" y="573"/>
<nail x="889" y="540"/>
<nail x="871" y="537"/>
<nail x="851" y="535"/>
<nail x="831" y="532"/>
</transition>
<transition>
<source ref="INTERMEDIATE_18_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_Intermediate_1_AnalyzeResult_81_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3858" y="481"/>
<nail x="3888" y="465"/>
<nail x="3927" y="445"/>
<nail x="3960" y="427"/>
</transition>
<transition>
<source ref="INTERMEDIATE_19_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="4239" y="240"/>
<nail x="4217" y="225"/>
<nail x="4190" y="206"/>
<nail x="4166" y="190"/>
</transition>
<transition>
<source ref="INTERMEDIATE_20_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_Intermediate_2_AnalyzeResult_82_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3984" y="240"/>
<nail x="4005" y="225"/>
<nail x="4033" y="206"/>
<nail x="4056" y="190"/>
</transition>
<transition>
<source ref="INTERMEDIATE_21_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3379" y="737"/>
<nail x="3143" y="718"/>
<nail x="2660" y="679"/>
<nail x="2352" y="654"/>
</transition>
<transition>
<source ref="INTERMEDIATE_22_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3648" y="52"/>
<nail x="3541" y="80"/>
<nail x="3388" y="143"/>
<nail x="3388" y="268"/>
<nail x="3388" y="391"/>
<nail x="3388" y="391"/>
<nail x="3388" y="391"/>
<nail x="3388" y="513"/>
<nail x="3272" y="500"/>
<nail x="3156" y="540"/>
<nail x="3030" y="582"/>
<nail x="2714" y="605"/>
<nail x="2456" y="616"/>
</transition>
<transition>
<source ref="INTERMEDIATE_23_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="2427" y="297"/>
<nail x="2396" y="313"/>
<nail x="2360" y="334"/>
<nail x="2333" y="360"/>
<nail x="2262" y="426"/>
<nail x="2279" y="472"/>
<nail x="2210" y="540"/>
<nail x="2190" y="559"/>
<nail x="2165" y="576"/>
<nail x="2143" y="591"/>
</transition>
<transition>
<source ref="INTERMEDIATE_24_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="3119" y="288"/>
<nail x="3223" y="308"/>
<nail x="3348" y="348"/>
<nail x="3293" y="420"/>
<nail x="3192" y="549"/>
<nail x="2778" y="598"/>
<nail x="2460" y="617"/>
</transition>
<transition>
<source ref="INTERMEDIATE_25_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1374" y="300"/>
<nail x="1356" y="332"/>
<nail x="1333" y="384"/>
<nail x="1359" y="420"/>
<nail x="1422" y="505"/>
<nail x="1697" y="566"/>
<nail x="1887" y="599"/>
</transition>
<transition>
<source ref="INTERMEDIATE_26_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="2090" y="287"/>
<nail x="2134" y="299"/>
<nail x="2179" y="321"/>
<nail x="2206" y="360"/>
<nail x="2259" y="434"/>
<nail x="2176" y="533"/>
<nail x="2120" y="588"/>
</transition>
<transition>
<source ref="INTERMEDIATE_27_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="141" y="300"/>
<nail x="136" y="317"/>
<nail x="130" y="339"/>
<nail x="128" y="360"/>
<nail x="117" y="445"/>
<nail x="126" y="495"/>
<nail x="199" y="540"/>
<nail x="321" y="612"/>
<nail x="1141" y="627"/>
<nail x="1656" y="629"/>
</transition>
<transition>
<source ref="INTERMEDIATE_28_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="496" y="286"/>
<nail x="363" y="303"/>
<nail x="169" y="333"/>
<nail x="146" y="360"/>
<nail x="129" y="380"/>
<nail x="130" y="398"/>
<nail x="146" y="420"/>
<nail x="253" y="565"/>
<nail x="357" y="507"/>
<nail x="534" y="540"/>
<nail x="748" y="578"/>
<nail x="1310" y="603"/>
<nail x="1692" y="616"/>
</transition>
<transition>
<source ref="INTERMEDIATE_29_muml_subrole_78_8"/>
<target ref="muml_WaitingForAnswer_83_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1098" y="296"/>
<nail x="1139" y="311"/>
<nail x="1190" y="333"/>
<nail x="1233" y="360"/>
<nail x="1338" y="424"/>
<nail x="1332" y="489"/>
<nail x="1445" y="540"/>
<nail x="1508" y="568"/>
<nail x="1661" y="590"/>
<nail x="1801" y="605"/>
</transition>
<transition>
<source ref="INTERMEDIATE_30_muml_subrole_78_8"/>
<target ref="muml_Intermediate_Node1_85_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1880" y="480"/>
<nail x="1864" y="465"/>
<nail x="1844" y="447"/>
<nail x="1826" y="431"/>
</transition>
<transition>
<source ref="INTERMEDIATE_31_muml_subrole_78_8"/>
<target ref="muml_Init_Intermediate_1_Changed_84_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="2693" y="480"/>
<nail x="2713" y="465"/>
<nail x="2739" y="446"/>
<nail x="2761" y="430"/>
</transition>
<transition>
<source ref="INTERMEDIATE_32_muml_subrole_78_8"/>
<target ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="980" y="484"/>
<nail x="926" y="466"/>
<nail x="853" y="443"/>
<nail x="794" y="424"/>
</transition>
<transition>
<source ref="INTERMEDIATE_33_muml_subrole_78_8"/>
<target ref="muml_Idle_Intermediate_1_WaitingForAnswer_86_ACTIVE_IN_muml_subrole_78_muml_subrole_78_8"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="698" y="479"/>
<nail x="697" y="466"/>
<nail x="695" y="451"/>
<nail x="694" y="436"/>
</transition>
</template>
<template>
<name>muml_Main_64</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_Main_64_IDLE_muml_Main_64" x="175" y="30" >
	<name>muml_Main_64_IDLE</name>
</location>
<location id="muml_Main_64_ACTIVE_muml_Main_64" x="175" y="150" >
	<name>muml_Main_64_ACTIVE</name>
</location>
<init ref="muml_Main_64_ACTIVE_muml_Main_64"/>
<transition>
<source ref="muml_Main_64_ACTIVE_muml_Main_64"/>
<target ref="muml_Main_64_IDLE_muml_Main_64"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">exit_muml_Main_64_10[componentInstanceID]?</label>
<label kind="assignment"></label>
<nail x="175" y="119"/>
<nail x="175" y="106"/>
<nail x="175" y="91"/>
<nail x="175" y="76"/>
</transition>
</template>
<template>
<name>muml_OvertakeeCompRTSC_99_16</name>
<parameter>
const componentInstance componentInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_OvertakeeCompRTSC_99_IDLE_muml_OvertakeeCompRTSC_99_16" x="1131" y="30" >
	<name>muml_OvertakeeCompRTSC_99_IDLE</name>
</location>
<location id="muml_Initial_100_ACTIVE_IN_muml_OvertakeeCompRTSC_99_muml_OvertakeeCompRTSC_99_16" x="420" y="30" >
	<name>muml_Initial_100_ACTIVE_IN_muml_OvertakeeCompRTSC_99</name>
</location>
<init ref="muml_Initial_100_ACTIVE_IN_muml_OvertakeeCompRTSC_99_muml_OvertakeeCompRTSC_99_16"/>
</template>
<template>
<name>muml_overtakee_Role_101_14</name>
<parameter>
const componentInstance componentInstanceID, const discretePortInstance discretePortInstanceID
</parameter>
<declaration>
Message msg;

</declaration>	
<location id="muml_overtakee_Role_101_IDLE_muml_overtakee_Role_101_14" x="676" y="990" >
	<name>muml_overtakee_Role_101_IDLE</name>
</location>
<location id="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="828" y="870" >
	<name>muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101</name>
</location>
<location id="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="779" y="630" >
	<name>muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101</name>
</location>
<location id="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="384" y="390" >
	<name>muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101</name>
</location>
<location id="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14" x="939" y="150" >
	<name>muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101</name>
	<label kind="invariant">muml_c_eval_108_35[componentInstanceID] &lt;= 3*1000</label>
</location>
<location id="INTERMEDIATE_36_muml_overtakee_Role_101_14" x="1083" y="990" color="#ffffff">
	<name>INTERMEDIATE_36</name>
	<committed/>
</location>
<location id="INTERMEDIATE_37_muml_overtakee_Role_101_14" x="804" y="750" color="#ffffff">
	<name>INTERMEDIATE_37</name>
	<committed/>
</location>
<location id="INTERMEDIATE_38_muml_overtakee_Role_101_14" x="151" y="630" color="#ffffff">
	<name>INTERMEDIATE_38</name>
	<committed/>
</location>
<location id="INTERMEDIATE_39_muml_overtakee_Role_101_14" x="1138" y="510" color="#ffffff">
	<name>INTERMEDIATE_39</name>
	<committed/>
</location>
<location id="INTERMEDIATE_40_muml_overtakee_Role_101_14" x="563" y="510" color="#ffffff">
	<name>INTERMEDIATE_40</name>
	<committed/>
</location>
<location id="INTERMEDIATE_41_muml_overtakee_Role_101_14" x="939" y="390" color="#ffffff">
	<name>INTERMEDIATE_41</name>
	<committed/>
</location>
<location id="INTERMEDIATE_42_muml_overtakee_Role_101_14" x="673" y="30" color="#ffffff">
	<name>INTERMEDIATE_42</name>
	<committed/>
</location>
<location id="INTERMEDIATE_43_muml_overtakee_Role_101_14" x="661" y="270" color="#ffffff">
	<name>INTERMEDIATE_43</name>
	<committed/>
</location>
<init ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<transition>
<source ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_36_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">muml_accepted_102_34[componentInstanceID] and not intermediateLocationSemaphore</label>
<label kind="assignment">
sendmuml_answer_47(discretePortInstanceID, true),
intermediateLocationSemaphore++
</label>
<nail x="1089" y="178"/>
<nail x="1202" y="208"/>
<nail x="1336" y="268"/>
<nail x="1336" y="388"/>
<nail x="1336" y="751"/>
<nail x="1336" y="751"/>
<nail x="1336" y="751"/>
<nail x="1336" y="826"/>
<nail x="1311" y="847"/>
<nail x="1258" y="900"/>
<nail x="1233" y="923"/>
<nail x="1201" y="942"/>
<nail x="1171" y="956"/>
</transition>
<transition>
<source ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_37_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">receive(discretePortInstanceID, muml_laneChanged_44) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_laneChanged_44]].messages[0],
consume(discretePortInstanceID, muml_laneChanged_44),
intermediateLocationSemaphore++
</label>
<nail x="822" y="839"/>
<nail x="819" y="826"/>
<nail x="816" y="811"/>
<nail x="814" y="796"/>
</transition>
<transition>
<source ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_38_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">receive(discretePortInstanceID, muml_finished_45) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_finished_45]].messages[0],
consume(discretePortInstanceID, muml_finished_45),
intermediateLocationSemaphore++
</label>
<nail x="748" y="840"/>
<nail x="621" y="795"/>
<nail x="371" y="708"/>
<nail x="239" y="662"/>
</transition>
<transition>
<source ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_39_muml_overtakee_Role_101_14"/>
<label kind="select">choice_44 : int[0,1]</label>
<label kind="guard">receive(discretePortInstanceID, muml_request_49) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_c_eval_108_35[componentInstanceID] = 0,
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_request_49]].messages[0],
muml_accepted_102_34[componentInstanceID] = choice_44,
consume(discretePortInstanceID, muml_request_49),
intermediateLocationSemaphore++
</label>
<nail x="957" y="841"/>
<nail x="1053" y="813"/>
<nail x="1180" y="760"/>
<nail x="1241" y="660"/>
<nail x="1255" y="637"/>
<nail x="1252" y="624"/>
<nail x="1241" y="600"/>
<nail x="1232" y="579"/>
<nail x="1215" y="562"/>
<nail x="1198" y="548"/>
</transition>
<transition>
<source ref="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_40_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">receive(discretePortInstanceID, muml_finished_45) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_finished_45]].messages[0],
consume(discretePortInstanceID, muml_finished_45),
intermediateLocationSemaphore++
</label>
<nail x="727" y="600"/>
<nail x="697" y="583"/>
<nail x="659" y="563"/>
<nail x="628" y="546"/>
</transition>
<transition>
<source ref="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_41_muml_overtakee_Role_101_14"/>
<label kind="select">choice_45 : int[0,1]</label>
<label kind="guard">receive(discretePortInstanceID, muml_request_49) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_c_eval_108_35[componentInstanceID] = 0,
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_request_49]].messages[0],
muml_accepted_102_34[componentInstanceID] = choice_45,
consume(discretePortInstanceID, muml_request_49),
intermediateLocationSemaphore++
</label>
<nail x="799" y="599"/>
<nail x="827" y="558"/>
<nail x="878" y="482"/>
<nail x="911" y="434"/>
</transition>
<transition>
<source ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_42_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="guard">not muml_accepted_102_34[componentInstanceID] and not intermediateLocationSemaphore</label>
<label kind="assignment">
sendmuml_answer_47(discretePortInstanceID, false),
intermediateLocationSemaphore++
</label>
<nail x="875" y="120"/>
<nail x="837" y="103"/>
<nail x="788" y="81"/>
<nail x="748" y="64"/>
</transition>
<transition>
<source ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<target ref="INTERMEDIATE_43_muml_overtakee_Role_101_14"/>
<label kind="select">choice_46 : int[0,1]</label>
<label kind="guard">receive(discretePortInstanceID, muml_request_49) and not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry?</label>
<label kind="assignment">
muml_c_eval_108_35[componentInstanceID] = 0,
msg = buffers[discretePortInstanceID][buffer_assignment[discretePortInstanceID][muml_request_49]].messages[0],
muml_accepted_102_34[componentInstanceID] = choice_46,
consume(discretePortInstanceID, muml_request_49),
intermediateLocationSemaphore++
</label>
<nail x="451" y="360"/>
<nail x="491" y="343"/>
<nail x="542" y="321"/>
<nail x="584" y="304"/>
</transition>
<transition>
<source ref="INTERMEDIATE_36_muml_overtakee_Role_101_14"/>
<target ref="muml_NoBraking_103_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1026" y="962"/>
<nail x="990" y="945"/>
<nail x="944" y="924"/>
<nail x="905" y="906"/>
</transition>
<transition>
<source ref="INTERMEDIATE_37_muml_overtakee_Role_101_14"/>
<target ref="muml_BrakingAllowed_104_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="798" y="719"/>
<nail x="796" y="706"/>
<nail x="792" y="691"/>
<nail x="789" y="676"/>
</transition>
<transition>
<source ref="INTERMEDIATE_38_muml_overtakee_Role_101_14"/>
<target ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="179" y="600"/>
<nail x="220" y="558"/>
<nail x="297" y="480"/>
<nail x="344" y="432"/>
</transition>
<transition>
<source ref="INTERMEDIATE_39_muml_overtakee_Role_101_14"/>
<target ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="1136" y="479"/>
<nail x="1132" y="448"/>
<nail x="1125" y="399"/>
<nail x="1106" y="360"/>
<nail x="1075" y="294"/>
<nail x="1020" y="231"/>
<nail x="982" y="192"/>
</transition>
<transition>
<source ref="INTERMEDIATE_40_muml_overtakee_Role_101_14"/>
<target ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="521" y="480"/>
<nail x="498" y="465"/>
<nail x="468" y="446"/>
<nail x="442" y="429"/>
</transition>
<transition>
<source ref="INTERMEDIATE_41_muml_overtakee_Role_101_14"/>
<target ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="939" y="359"/>
<nail x="939" y="319"/>
<nail x="939" y="245"/>
<nail x="939" y="197"/>
</transition>
<transition>
<source ref="INTERMEDIATE_42_muml_overtakee_Role_101_14"/>
<target ref="muml_Idle_105_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="575" y="53"/>
<nail x="535" y="66"/>
<nail x="492" y="87"/>
<nail x="463" y="120"/>
<nail x="407" y="183"/>
<nail x="391" y="284"/>
<nail x="386" y="342"/>
</transition>
<transition>
<source ref="INTERMEDIATE_43_muml_overtakee_Role_101_14"/>
<target ref="muml_EvaluatingRequest_106_ACTIVE_IN_muml_overtakee_Role_101_muml_overtakee_Role_101_14"/>
<label kind="select"></label>
<label kind="assignment">
intermediateLocationSemaphore--
</label>
<nail x="723" y="242"/>
<nail x="762" y="225"/>
<nail x="814" y="204"/>
<nail x="857" y="186"/>
</transition>
</template>
<template>
<name>UrgencyProvider</name>
<declaration>
</declaration>	
<location id="idle_UrgencyProvider" x="45" y="30" >
	<name>idle</name>
</location>
<init ref="idle_UrgencyProvider"/>
<transition>
<source ref="idle_UrgencyProvider"/>
<target ref="idle_UrgencyProvider"/>
<label kind="select"></label>
<label kind="guard">not intermediateLocationSemaphore</label>
<label kind="synchronisation">hurry!</label>
<label kind="assignment"></label>
<nail x="87" y="41"/>
<nail x="105" y="41"/>
<nail x="120" y="38"/>
<nail x="120" y="30"/>
<nail x="120" y="24"/>
<nail x="113" y="21"/>
<nail x="104" y="19"/>
</transition>
</template>
		<system>
muml_OvertakerCompRTSC_59_13_component_0 = muml_OvertakerCompRTSC_59_13(0);

muml_overtaker_Role_61_6_1 = muml_overtaker_Role_61_6(0, 1);

muml_coordinator_65_7_1 = muml_coordinator_65_7(0, 1);

muml_Main_64_1 = muml_Main_64(0, 1);

muml_subrole_78_8_subport_0 = muml_subrole_78_8(0, 1, 0);

muml_OvertakeeCompRTSC_99_16_component_1 = muml_OvertakeeCompRTSC_99_16(1);

muml_overtakee_Role_101_14_2 = muml_overtakee_Role_101_14(1, 2);

Connector_0_2 = Connector(0, 2, 0*1000, 1*1000, false);

Connector_2_0 = Connector(2, 0, 0*1000, 1*1000, false);

	system Connector_0_2,Connector_2_0,muml_Main_64_1,muml_OvertakeeCompRTSC_99_16_component_1,muml_OvertakerCompRTSC_59_13_component_0,muml_coordinator_65_7_1,muml_overtakee_Role_101_14_2,muml_overtaker_Role_61_6_1,muml_subrole_78_8_subport_0,UrgencyProvider;
		</system>
	</nta>
