\hypertarget{group__GPIO}{}\doxysection{G\+P\+IO}
\label{group__GPIO}\index{GPIO@{GPIO}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__GPIO_gaf30e12af40c4d5ba4174f3d0dd9ce3c7}{F\+S\+E\+L0\+\_\+\+A\+D\+DR}}~(0x20200000)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 0, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga9583bcc564390bcf6bdf1519371428b6}{F\+S\+E\+L1\+\_\+\+A\+D\+DR}}~(0x20200004)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 1, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_gabbe6f9597613f402119eff8218854665}{F\+S\+E\+L2\+\_\+\+A\+D\+DR}}~(0x20200008)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 2, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga7b3d40d2a9d5b7376c368708770c9ded}{F\+S\+E\+L3\+\_\+\+A\+D\+DR}}~(0x2020000C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 3, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga74e156cfdb43ddefc294b81be063e555}{F\+S\+E\+L4\+\_\+\+A\+D\+DR}}~(0x20200010)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 4, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga4353ba04bb144788c880d4bbeac8dec2}{F\+S\+E\+L5\+\_\+\+A\+D\+DR}}~(0x20200014)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 5, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_gaa950488cb7cbe2554b748dbfe3e61876}{S\+E\+T0\+\_\+\+A\+D\+DR}}~(0x2020001C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Set 0, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga6a37befed779e9b9308480f8248f4fed}{S\+E\+T1\+\_\+\+A\+D\+DR}}~(0x20200020)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Set 1, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_gadba6abe96b9462cced79feb910bfa95a}{C\+L\+R0\+\_\+\+A\+D\+DR}}~(0x20200028)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Clear 0, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga005edf95ea4fba7fe3e977762d54a419}{C\+L\+R1\+\_\+\+A\+D\+DR}}~(0x2020002C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Clear 1, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga4194362086e512dcc8ea9a168eba6262}{L\+E\+V0\+\_\+\+A\+D\+DR}}~(0x20200034)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Level 0, 32 bits, R only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga8a68c91f8de822ae4b2ccdce14e8c9e0}{L\+E\+V1\+\_\+\+A\+D\+DR}}~(0x20200038)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Level 1, 32 bits, R only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga3996edfaf7b1c6fcbd2aca884e4fdc14}{\+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}}~(1 $<$$<$ (47 -\/ 32))
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin 47 Mask For {\ttfamily S\+E\+T1} {\ttfamily }. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_gabcf983a6f0ecb9b58ccc962441fc91b2}{\+\_\+\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}}~(\mbox{\hyperlink{group__GPIO_ga3996edfaf7b1c6fcbd2aca884e4fdc14}{\+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}})
\begin{DoxyCompactList}\small\item\em G\+P\+IO L\+ED Mask For {\ttfamily S\+E\+T1} {\ttfamily }. (Tied to Pin 47) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_gae503b04b906862c243aaac5ad683227b}{\+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}}~(1 $<$$<$ (47 -\/ 32))
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin 47 Mask For {\ttfamily C\+L\+R1} {\ttfamily }. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__GPIO_ga8d02b00b8714242fb7ffc8e174b19316}{\+\_\+\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}}~(\mbox{\hyperlink{group__GPIO_gae503b04b906862c243aaac5ad683227b}{\+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}})
\begin{DoxyCompactList}\small\item\em G\+P\+IO L\+ED Mask For {\ttfamily C\+L\+R1} {\ttfamily }. (Tied to Pin 47) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
The function select registers are used to define the operation of the general-\/purpose I/O pins. Each of the 54 G\+P\+IO pins has at least two alternative functions as defined in section 16.\+2. The F\+S\+EL\{n\} field determines the functionality of the nth G\+P\+IO pin. All unused alternative function lines are tied to ground and will output a “0” if selected. All pins reset to normal G\+P\+IO input operation. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__GPIO_ga8d02b00b8714242fb7ffc8e174b19316}\label{group__GPIO_ga8d02b00b8714242fb7ffc8e174b19316}} 
\index{GPIO@{GPIO}!\_CLR1\_LED\_MASK@{\_CLR1\_LED\_MASK}}
\index{\_CLR1\_LED\_MASK@{\_CLR1\_LED\_MASK}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{\_CLR1\_LED\_MASK}{\_CLR1\_LED\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK~(\mbox{\hyperlink{group__GPIO_gae503b04b906862c243aaac5ad683227b}{\+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}})}



G\+P\+IO L\+ED Mask For {\ttfamily C\+L\+R1} {\ttfamily }. (Tied to Pin 47) 



Definition at line 246 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_gae503b04b906862c243aaac5ad683227b}\label{group__GPIO_gae503b04b906862c243aaac5ad683227b}} 
\index{GPIO@{GPIO}!\_CLR1\_P47\_MASK@{\_CLR1\_P47\_MASK}}
\index{\_CLR1\_P47\_MASK@{\_CLR1\_P47\_MASK}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{\_CLR1\_P47\_MASK}{\_CLR1\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK~(1 $<$$<$ (47 -\/ 32))}



G\+P\+IO Pin 47 Mask For {\ttfamily C\+L\+R1} {\ttfamily }. 



Definition at line 244 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_gabcf983a6f0ecb9b58ccc962441fc91b2}\label{group__GPIO_gabcf983a6f0ecb9b58ccc962441fc91b2}} 
\index{GPIO@{GPIO}!\_SET1\_LED\_MASK@{\_SET1\_LED\_MASK}}
\index{\_SET1\_LED\_MASK@{\_SET1\_LED\_MASK}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{\_SET1\_LED\_MASK}{\_SET1\_LED\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK~(\mbox{\hyperlink{group__GPIO_ga3996edfaf7b1c6fcbd2aca884e4fdc14}{\+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}})}



G\+P\+IO L\+ED Mask For {\ttfamily S\+E\+T1} {\ttfamily }. (Tied to Pin 47) 



Definition at line 241 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga3996edfaf7b1c6fcbd2aca884e4fdc14}\label{group__GPIO_ga3996edfaf7b1c6fcbd2aca884e4fdc14}} 
\index{GPIO@{GPIO}!\_SET1\_P47\_MASK@{\_SET1\_P47\_MASK}}
\index{\_SET1\_P47\_MASK@{\_SET1\_P47\_MASK}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{\_SET1\_P47\_MASK}{\_SET1\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK~(1 $<$$<$ (47 -\/ 32))}



G\+P\+IO Pin 47 Mask For {\ttfamily S\+E\+T1} {\ttfamily }. 



Definition at line 238 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_gadba6abe96b9462cced79feb910bfa95a}\label{group__GPIO_gadba6abe96b9462cced79feb910bfa95a}} 
\index{GPIO@{GPIO}!CLR0\_ADDR@{CLR0\_ADDR}}
\index{CLR0\_ADDR@{CLR0\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{CLR0\_ADDR}{CLR0\_ADDR}}
{\footnotesize\ttfamily \#define C\+L\+R0\+\_\+\+A\+D\+DR~(0x20200028)}



G\+P\+IO Pin Output Clear 0, 32 bits, W only. 



Definition at line 220 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga005edf95ea4fba7fe3e977762d54a419}\label{group__GPIO_ga005edf95ea4fba7fe3e977762d54a419}} 
\index{GPIO@{GPIO}!CLR1\_ADDR@{CLR1\_ADDR}}
\index{CLR1\_ADDR@{CLR1\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{CLR1\_ADDR}{CLR1\_ADDR}}
{\footnotesize\ttfamily \#define C\+L\+R1\+\_\+\+A\+D\+DR~(0x2020002C)}



G\+P\+IO Pin Output Clear 1, 32 bits, W only. 



Definition at line 223 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_gaf30e12af40c4d5ba4174f3d0dd9ce3c7}\label{group__GPIO_gaf30e12af40c4d5ba4174f3d0dd9ce3c7}} 
\index{GPIO@{GPIO}!FSEL0\_ADDR@{FSEL0\_ADDR}}
\index{FSEL0\_ADDR@{FSEL0\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{FSEL0\_ADDR}{FSEL0\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L0\+\_\+\+A\+D\+DR~(0x20200000)}



G\+P\+IO Function Select 0, 32 bits, R/W. 



Definition at line 186 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga9583bcc564390bcf6bdf1519371428b6}\label{group__GPIO_ga9583bcc564390bcf6bdf1519371428b6}} 
\index{GPIO@{GPIO}!FSEL1\_ADDR@{FSEL1\_ADDR}}
\index{FSEL1\_ADDR@{FSEL1\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{FSEL1\_ADDR}{FSEL1\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L1\+\_\+\+A\+D\+DR~(0x20200004)}



G\+P\+IO Function Select 1, 32 bits, R/W. 



Definition at line 189 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_gabbe6f9597613f402119eff8218854665}\label{group__GPIO_gabbe6f9597613f402119eff8218854665}} 
\index{GPIO@{GPIO}!FSEL2\_ADDR@{FSEL2\_ADDR}}
\index{FSEL2\_ADDR@{FSEL2\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{FSEL2\_ADDR}{FSEL2\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L2\+\_\+\+A\+D\+DR~(0x20200008)}



G\+P\+IO Function Select 2, 32 bits, R/W. 



Definition at line 192 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga7b3d40d2a9d5b7376c368708770c9ded}\label{group__GPIO_ga7b3d40d2a9d5b7376c368708770c9ded}} 
\index{GPIO@{GPIO}!FSEL3\_ADDR@{FSEL3\_ADDR}}
\index{FSEL3\_ADDR@{FSEL3\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{FSEL3\_ADDR}{FSEL3\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L3\+\_\+\+A\+D\+DR~(0x2020000C)}



G\+P\+IO Function Select 3, 32 bits, R/W. 



Definition at line 195 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga74e156cfdb43ddefc294b81be063e555}\label{group__GPIO_ga74e156cfdb43ddefc294b81be063e555}} 
\index{GPIO@{GPIO}!FSEL4\_ADDR@{FSEL4\_ADDR}}
\index{FSEL4\_ADDR@{FSEL4\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{FSEL4\_ADDR}{FSEL4\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L4\+\_\+\+A\+D\+DR~(0x20200010)}



G\+P\+IO Function Select 4, 32 bits, R/W. 



Definition at line 198 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga4353ba04bb144788c880d4bbeac8dec2}\label{group__GPIO_ga4353ba04bb144788c880d4bbeac8dec2}} 
\index{GPIO@{GPIO}!FSEL5\_ADDR@{FSEL5\_ADDR}}
\index{FSEL5\_ADDR@{FSEL5\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{FSEL5\_ADDR}{FSEL5\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L5\+\_\+\+A\+D\+DR~(0x20200014)}



G\+P\+IO Function Select 5, 32 bits, R/W. 



Definition at line 201 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga4194362086e512dcc8ea9a168eba6262}\label{group__GPIO_ga4194362086e512dcc8ea9a168eba6262}} 
\index{GPIO@{GPIO}!LEV0\_ADDR@{LEV0\_ADDR}}
\index{LEV0\_ADDR@{LEV0\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{LEV0\_ADDR}{LEV0\_ADDR}}
{\footnotesize\ttfamily \#define L\+E\+V0\+\_\+\+A\+D\+DR~(0x20200034)}



G\+P\+IO Pin Level 0, 32 bits, R only. 



Definition at line 229 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga8a68c91f8de822ae4b2ccdce14e8c9e0}\label{group__GPIO_ga8a68c91f8de822ae4b2ccdce14e8c9e0}} 
\index{GPIO@{GPIO}!LEV1\_ADDR@{LEV1\_ADDR}}
\index{LEV1\_ADDR@{LEV1\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{LEV1\_ADDR}{LEV1\_ADDR}}
{\footnotesize\ttfamily \#define L\+E\+V1\+\_\+\+A\+D\+DR~(0x20200038)}



G\+P\+IO Pin Level 1, 32 bits, R only. 



Definition at line 232 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_gaa950488cb7cbe2554b748dbfe3e61876}\label{group__GPIO_gaa950488cb7cbe2554b748dbfe3e61876}} 
\index{GPIO@{GPIO}!SET0\_ADDR@{SET0\_ADDR}}
\index{SET0\_ADDR@{SET0\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{SET0\_ADDR}{SET0\_ADDR}}
{\footnotesize\ttfamily \#define S\+E\+T0\+\_\+\+A\+D\+DR~(0x2020001C)}



G\+P\+IO Pin Output Set 0, 32 bits, W only. 



Definition at line 211 of file Arm.\+h.

\mbox{\Hypertarget{group__GPIO_ga6a37befed779e9b9308480f8248f4fed}\label{group__GPIO_ga6a37befed779e9b9308480f8248f4fed}} 
\index{GPIO@{GPIO}!SET1\_ADDR@{SET1\_ADDR}}
\index{SET1\_ADDR@{SET1\_ADDR}!GPIO@{GPIO}}
\doxysubsubsection{\texorpdfstring{SET1\_ADDR}{SET1\_ADDR}}
{\footnotesize\ttfamily \#define S\+E\+T1\+\_\+\+A\+D\+DR~(0x20200020)}



G\+P\+IO Pin Output Set 1, 32 bits, W only. 



Definition at line 214 of file Arm.\+h.

