<!DOCTYPE html>
<html lang="en">
  
  <head>
  <meta charset="UTF-8">
  <title>Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="theme-color" content="#157878">
  <!--<link rel="stylesheet" href="/css/normalize.css">-->
  <link rel="stylesheet" href="css/normalize.css">
  <link href='https://fonts.googleapis.com/css?family=Open+Sans:400,700' rel='stylesheet' type='text/css'>
  <link rel="stylesheet" type="text/css" href="https://maxcdn.bootstrapcdn.com/font-awesome/4.7.0/css/font-awesome.min.css">
  <link rel="stylesheet" href="css/cayman.css">
</head>


  <body>
    <section class="page-header">
  
  
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
  
    
    
      <a class="btn" href="Welcome.html">Welcome</a>
    
  
    
    
      <a class="btn" href="Schedule.html">Schedule</a>
    
  
    
    
      <a class="btn" href="Proceedings.html">Proceedings</a>
    
  
    
    
      <a class="btn" href="ProgrammeCommittee.html">Programme Committee</a>
    
  
    
    
      <a class="btn" href="Submit.html">Submit Paper</a>
    
  

  <div class="site-title">
    <div class="site-logo"><img class="sclogo" src="assets/images/sclogo.png"></img></div>
    <div class="site-intro"><h2 class="project-introline">14th IEEE International Workshop on</h2></div>
    <div class="site-headline"><h1 class="project-name">Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems</h1></div>
    <div class="site-subline"><h2 class="project-tagline">held in conjunction with SC23&#58; The International Conference for High Performance Computing, Networking, Storage and Analysis</h2></div>
    <!--<div class="site-coop"><h3 class="project-coop">In cooperation with <img class="tchpc-logo" src="assets/images/tchpc_logo.png"></img></h3></div>-->
  </div>

</section>


    <section class="main-content">
      
      <p><strong>17:00 - 17:30</strong><br />
<strong>Modelling Data Locality of Sparse Matrix-Vector Multiplication on the A64FX</strong></p>

<p>Sergej Breiter, Karl Fürlinger<br />
<em>Ludwig-Maximilians-Universität München, Munich, Germany</em></p>

<p>James D. Trotter<br />
<em>Simula Research Laboratory Oslo, Norway</em></p>

<p><em>One of the novel features of the Fujitsu A64FX CPU is the sector cache. This feature enables hardware-supported partitioning of the L1 and L2 caches and allows the programmer control of which partition is used to place data in. This paper performs an in-depth study of how to apply the sector cache to a frequently used sparse matrix-vector multiplication (SpMV) kernel. A performance model based on reuse analysis is used to better understand situations where the sector cache leads to improved reuse and to predict the cache behavior. The model correctly predicts the number of L2 cache misses within 2–3 % for sequential and parallel SpMV with 48 threads using a collection of 490 sparse matrices. Further experiments show the effect of various sector cache configurations on performance. A median speedup of about 1.05× is achieved, whereas the maximum speedup is about 1.6×.</em></p>


      <footer class="site-footer">
  <span class="site-footer-owner">The <a href="">PMBS23</a> site is maintained by <a href="https://cs.york.ac.uk/~saw">Steven Wright</a>.</span>
</footer>


    </section>

  </body>
</html>
