OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/vboxuser/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/counter/runs/RUN_2025.05.10_17.48.37/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/counter/src/counter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 125000 125000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1411
Number of terminals:      11
Number of snets:          2
Number of nets:           236

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 121.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16430.
[INFO DRT-0033] mcon shape region query size = 10176.
[INFO DRT-0033] met1 shape region query size = 3498.
[INFO DRT-0033] via shape region query size = 950.
[INFO DRT-0033] met2 shape region query size = 572.
[INFO DRT-0033] via2 shape region query size = 760.
[INFO DRT-0033] met3 shape region query size = 577.
[INFO DRT-0033] via3 shape region query size = 760.
[INFO DRT-0033] met4 shape region query size = 250.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] met5 shape region query size = 56.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 354 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 103 unique inst patterns.
[INFO DRT-0084]   Complete 223 groups.
#scanned instances     = 1411
#unique  instances     = 121
#stdCellGenAp          = 3070
#stdCellValidPlanarAp  = 40
#stdCellValidViaAp     = 2249
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 760
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 117.34 (MB), peak = 117.34 (MB)

Number of guides:     2769

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 18 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 18 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 725.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 799.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 523.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 96.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 28.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1276 vertical wires in 1 frboxes and 895 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 189 vertical wires in 1 frboxes and 301 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.89 (MB), peak = 123.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.89 (MB), peak = 123.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 137.62 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 142.37 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 145.49 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 140.27 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:01, memory = 156.77 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:03, memory = 151.32 (MB).
    Completing 70% with 103 violations.
    elapsed time = 00:00:03, memory = 155.07 (MB).
    Completing 80% with 103 violations.
    elapsed time = 00:00:05, memory = 159.70 (MB).
    Completing 90% with 164 violations.
    elapsed time = 00:00:10, memory = 170.70 (MB).
    Completing 100% with 229 violations.
    elapsed time = 00:00:10, memory = 170.70 (MB).
[INFO DRT-0199]   Number of violations = 289.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2     27     35      1
Recheck              0     40     20      0
Short                0    107     57      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:10, memory = 499.10 (MB), peak = 499.10 (MB)
Total wire length = 24395 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10747 um.
Total wire length on LAYER met2 = 9916 um.
Total wire length on LAYER met3 = 2507 um.
Total wire length on LAYER met4 = 1224 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2196.
Up-via summary (total 2196):

-----------------------
 FR_MASTERSLICE       0
            li1     743
           met1    1255
           met2     142
           met3      56
           met4       0
-----------------------
                   2196


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 289 violations.
    elapsed time = 00:00:00, memory = 499.47 (MB).
    Completing 20% with 289 violations.
    elapsed time = 00:00:00, memory = 499.47 (MB).
    Completing 30% with 289 violations.
    elapsed time = 00:00:00, memory = 499.47 (MB).
    Completing 40% with 289 violations.
    elapsed time = 00:00:00, memory = 499.47 (MB).
    Completing 50% with 266 violations.
    elapsed time = 00:00:00, memory = 509.35 (MB).
    Completing 60% with 266 violations.
    elapsed time = 00:00:02, memory = 499.53 (MB).
    Completing 70% with 216 violations.
    elapsed time = 00:00:02, memory = 502.03 (MB).
    Completing 80% with 216 violations.
    elapsed time = 00:00:02, memory = 502.03 (MB).
    Completing 90% with 200 violations.
    elapsed time = 00:00:08, memory = 502.03 (MB).
    Completing 100% with 150 violations.
    elapsed time = 00:00:08, memory = 502.03 (MB).
[INFO DRT-0199]   Number of violations = 150.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0     12     31      1
Short                0     93     12      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 505.03 (MB), peak = 509.35 (MB)
Total wire length = 24457 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10788 um.
Total wire length on LAYER met2 = 9875 um.
Total wire length on LAYER met3 = 2536 um.
Total wire length on LAYER met4 = 1255 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2238.
Up-via summary (total 2238):

-----------------------
 FR_MASTERSLICE       0
            li1     743
           met1    1299
           met2     140
           met3      56
           met4       0
-----------------------
                   2238


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 150 violations.
    elapsed time = 00:00:00, memory = 505.03 (MB).
    Completing 20% with 150 violations.
    elapsed time = 00:00:02, memory = 505.13 (MB).
    Completing 30% with 146 violations.
    elapsed time = 00:00:02, memory = 505.13 (MB).
    Completing 40% with 146 violations.
    elapsed time = 00:00:02, memory = 505.13 (MB).
    Completing 50% with 146 violations.
    elapsed time = 00:00:04, memory = 505.13 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:04, memory = 505.13 (MB).
    Completing 70% with 112 violations.
    elapsed time = 00:00:08, memory = 516.51 (MB).
    Completing 80% with 119 violations.
    elapsed time = 00:00:08, memory = 516.51 (MB).
    Completing 90% with 119 violations.
    elapsed time = 00:00:08, memory = 516.51 (MB).
    Completing 100% with 122 violations.
    elapsed time = 00:00:09, memory = 516.51 (MB).
[INFO DRT-0199]   Number of violations = 122.
Viol/Layer        met1   met2   met3
Metal Spacing        8     12      1
Short               93      8      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 516.51 (MB), peak = 516.63 (MB)
Total wire length = 24359 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10764 um.
Total wire length on LAYER met2 = 9822 um.
Total wire length on LAYER met3 = 2498 um.
Total wire length on LAYER met4 = 1275 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2190.
Up-via summary (total 2190):

-----------------------
 FR_MASTERSLICE       0
            li1     743
           met1    1242
           met2     143
           met3      62
           met4       0
-----------------------
                   2190


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 122 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 20% with 122 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 30% with 122 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 40% with 122 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 50% with 121 violations.
    elapsed time = 00:00:01, memory = 516.51 (MB).
    Completing 60% with 121 violations.
    elapsed time = 00:00:03, memory = 516.51 (MB).
    Completing 70% with 90 violations.
    elapsed time = 00:00:03, memory = 516.51 (MB).
    Completing 80% with 90 violations.
    elapsed time = 00:00:05, memory = 516.51 (MB).
    Completing 90% with 63 violations.
    elapsed time = 00:00:07, memory = 516.51 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:07, memory = 516.51 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1   met2
Metal Spacing        2      5
Short               21      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:07, memory = 516.51 (MB), peak = 516.63 (MB)
Total wire length = 24294 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10378 um.
Total wire length on LAYER met2 = 9695 um.
Total wire length on LAYER met3 = 2822 um.
Total wire length on LAYER met4 = 1397 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2236.
Up-via summary (total 2236):

-----------------------
 FR_MASTERSLICE       0
            li1     743
           met1    1235
           met2     182
           met3      76
           met4       0
-----------------------
                   2236


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 70% with 23 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:00, memory = 516.51 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:00, memory = 524.88 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 524.88 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 524.88 (MB), peak = 524.88 (MB)
Total wire length = 24303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10344 um.
Total wire length on LAYER met2 = 9729 um.
Total wire length on LAYER met3 = 2865 um.
Total wire length on LAYER met4 = 1364 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2243.
Up-via summary (total 2243):

-----------------------
 FR_MASTERSLICE       0
            li1     743
           met1    1241
           met2     187
           met3      72
           met4       0
-----------------------
                   2243


[INFO DRT-0198] Complete detail routing.
Total wire length = 24303 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10344 um.
Total wire length on LAYER met2 = 9729 um.
Total wire length on LAYER met3 = 2865 um.
Total wire length on LAYER met4 = 1364 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2243.
Up-via summary (total 2243):

-----------------------
 FR_MASTERSLICE       0
            li1     743
           met1    1241
           met2     187
           met3      72
           met4       0
-----------------------
                   2243


[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:37, memory = 524.88 (MB), peak = 524.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/counter/runs/RUN_2025.05.10_17.48.37/results/routing/counter.odb'…
Writing netlist to '/openlane/designs/counter/runs/RUN_2025.05.10_17.48.37/results/routing/counter.nl.v'…
Writing powered netlist to '/openlane/designs/counter/runs/RUN_2025.05.10_17.48.37/results/routing/counter.pnl.v'…
Writing layout to '/openlane/designs/counter/runs/RUN_2025.05.10_17.48.37/results/routing/counter.def'…
