===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.5279 seconds

  ----Wall Time----  ----Name----
    3.4351 ( 11.6%)  FIR Parser
   13.9412 ( 47.2%)  'firrtl.circuit' Pipeline
    1.1617 (  3.9%)    'firrtl.module' Pipeline
    1.0333 (  3.5%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1284 (  0.4%)      LowerCHIRRTLPass
    0.0940 (  0.3%)    InferWidths
    0.6204 (  2.1%)    InferResets
    0.0198 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0804 (  0.3%)    WireDFT
    0.0196 (  0.1%)    PrefixModules
    0.6174 (  2.1%)    LowerFIRRTLTypes
    5.7823 ( 19.6%)    'firrtl.module' Pipeline
    0.6968 (  2.4%)      ExpandWhens
    0.0220 (  0.1%)      RemoveResets
    4.7306 ( 16.0%)      Canonicalizer
    0.3328 (  1.1%)      InferReadWrite
    0.3982 (  1.3%)    Inliner
    0.9852 (  3.3%)    IMConstProp
    0.0288 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.5675 ( 12.1%)    'firrtl.module' Pipeline
    3.5675 ( 12.1%)      Canonicalizer
    0.3060 (  1.0%)    RemoveUnusedPorts
    0.0272 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.3083 (  1.0%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.1618 ( 10.7%)  LowerFIRRTLToHW
    0.0267 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    6.0361 ( 20.4%)  'hw.module' Pipeline
    0.7226 (  2.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.0905 ( 13.9%)    Canonicalizer
    0.5388 (  1.8%)    HWCleanup
    0.0628 (  0.2%)    HWLegalizeModules
    0.6214 (  2.1%)    PrettifyVerilog
    2.9507 ( 10.0%)  ExportVerilog
    0.0019 (  0.0%)  Rest
   29.5279 (100.0%)  Total

{
  totalTime: 29.556,
  maxMemory: 672333824
}
