{"vcs1":{"timestamp_begin":1684260853.613293149, "rt":1.27, "ut":0.36, "st":0.21}}
{"vcselab":{"timestamp_begin":1684260854.974680134, "rt":1.20, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684260856.247132639, "rt":0.42, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684260852.965103023}
{"VCS_COMP_START_TIME": 1684260852.965103023}
{"VCS_COMP_END_TIME": 1684260858.241853130}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330308}}
{"stitch_vcselab": {"peak_mem": 211884}}
