$date
	Mon Dec 12 01:13:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 32 ! Out2 [31:0] $end
$var wire 32 " Out1 [31:0] $end
$var reg 32 # D1 [31:0] $end
$var reg 5 $ R1 [4:0] $end
$var reg 5 % R2 [4:0] $end
$var reg 5 & W1 [4:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$scope module register_file $end
$var wire 32 ) D1 [31:0] $end
$var wire 5 * R1 [4:0] $end
$var wire 5 + R2 [4:0] $end
$var wire 5 , W1 [4:0] $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 32 - Out1 [31:0] $end
$var reg 32 . Out2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
bx *
bx )
1(
0'
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
0(
1'
#2
b100000 #
b100000 )
b1 &
b1 ,
b11 %
b11 +
b1 $
b1 *
0'
#3
b11001 #
b11001 )
b11 &
b11 ,
1'
#4
0'
#5
b11001 !
b11001 .
1'
#6
0'
#7
1'
#8
0'
#9
1'
#10
0'
#11
1'
#12
0'
#13
1'
#14
0'
#15
1'
#16
0'
#17
1'
#18
0'
#19
1'
