Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 20 00:59:44 2023
| Host         : LAPTOP-U9EM5UJ6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           
TIMING-20  Warning   Non-clocked latch              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: uart_rx/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_rx/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_tx/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_tx/state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.811        0.000                      0                  130        0.167        0.000                      0                  130        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.811        0.000                      0                  130        0.167        0.000                      0                  130        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 uart_rx/counter_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/counter_bps_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 2.431ns (58.422%)  route 1.730ns (41.578%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.170    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  uart_rx/counter_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_rx/counter_bps_reg[0]/Q
                         net (fo=36, routed)          0.911     6.501    uart_rx/counter_bps_reg_n_0_[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.271 r  uart_rx/counter_bps0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart_rx/counter_bps0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart_rx/counter_bps0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart_rx/counter_bps0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  uart_rx/counter_bps0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    uart_rx/counter_bps0_carry__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  uart_rx/counter_bps0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.622    uart_rx/counter_bps0_carry__2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  uart_rx/counter_bps0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.739    uart_rx/counter_bps0_carry__3_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  uart_rx/counter_bps0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_rx/counter_bps0_carry__4_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  uart_rx/counter_bps0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.973    uart_rx/counter_bps0_carry__5_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.212 r  uart_rx/counter_bps0_carry__6/O[2]
                         net (fo=1, routed)           0.819     9.031    uart_rx/data0[31]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.301     9.332 r  uart_rx/counter_bps[31]_i_1/O
                         net (fo=1, routed)           0.000     9.332    uart_rx/counter_bps[31]
    SLICE_X65Y86         FDCE                                         r  uart_rx/counter_bps_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.501    14.872    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  uart_rx/counter_bps_reg[31]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y86         FDCE (Setup_fdce_C_D)        0.032    15.142    uart_rx/counter_bps_reg[31]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 uart_tx/counter_bps_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.828ns (20.051%)  route 3.302ns (79.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  uart_tx/counter_bps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  uart_tx/counter_bps_reg[6]/Q
                         net (fo=2, routed)           0.833     6.452    uart_tx/counter_bps_reg_n_0_[6]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.576 r  uart_tx/baudrate_pulse_i_6/O
                         net (fo=1, routed)           0.409     6.986    uart_tx/baudrate_pulse_i_6_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  uart_tx/baudrate_pulse_i_3/O
                         net (fo=33, routed)          2.059     9.169    uart_tx/baudrate_pulse_i_3_n_0
    SLICE_X59Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.293 r  uart_tx/counter_bps[27]_i_1__0/O
                         net (fo=1, routed)           0.000     9.293    uart_tx/counter_bps[27]_i_1__0_n_0
    SLICE_X59Y86         FDCE                                         r  uart_tx/counter_bps_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.500    14.871    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y86         FDCE                                         r  uart_tx/counter_bps_reg[27]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X59Y86         FDCE (Setup_fdce_C_D)        0.031    15.140    uart_tx/counter_bps_reg[27]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 uart_rx/counter_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/counter_bps_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 2.520ns (61.815%)  route 1.557ns (38.185%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.170    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  uart_rx/counter_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_rx/counter_bps_reg[0]/Q
                         net (fo=36, routed)          0.911     6.501    uart_rx/counter_bps_reg_n_0_[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.271 r  uart_rx/counter_bps0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart_rx/counter_bps0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart_rx/counter_bps0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart_rx/counter_bps0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  uart_rx/counter_bps0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    uart_rx/counter_bps0_carry__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  uart_rx/counter_bps0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.622    uart_rx/counter_bps0_carry__2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  uart_rx/counter_bps0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.739    uart_rx/counter_bps0_carry__3_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  uart_rx/counter_bps0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_rx/counter_bps0_carry__4_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  uart_rx/counter_bps0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.973    uart_rx/counter_bps0_carry__5_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.296 r  uart_rx/counter_bps0_carry__6/O[1]
                         net (fo=1, routed)           0.645     8.941    uart_rx/data0[30]
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.306     9.247 r  uart_rx/counter_bps[30]_i_1/O
                         net (fo=1, routed)           0.000     9.247    uart_rx/counter_bps[30]
    SLICE_X65Y86         FDCE                                         r  uart_rx/counter_bps_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.501    14.872    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y86         FDCE                                         r  uart_rx/counter_bps_reg[30]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y86         FDCE (Setup_fdce_C_D)        0.031    15.141    uart_rx/counter_bps_reg[30]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 uart_tx/counter_bps_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.828ns (20.119%)  route 3.288ns (79.881%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  uart_tx/counter_bps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  uart_tx/counter_bps_reg[6]/Q
                         net (fo=2, routed)           0.833     6.452    uart_tx/counter_bps_reg_n_0_[6]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.576 r  uart_tx/baudrate_pulse_i_6/O
                         net (fo=1, routed)           0.409     6.986    uart_tx/baudrate_pulse_i_6_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  uart_tx/baudrate_pulse_i_3/O
                         net (fo=33, routed)          2.045     9.155    uart_tx/baudrate_pulse_i_3_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.279 r  uart_tx/counter_bps[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.279    uart_tx/counter_bps[28]_i_1__0_n_0
    SLICE_X60Y86         FDCE                                         r  uart_tx/counter_bps_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.500    14.871    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  uart_tx/counter_bps_reg[28]/C
                         clock pessimism              0.273    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)        0.081    15.190    uart_tx/counter_bps_reg[28]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 uart_tx/counter_bps_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.828ns (20.416%)  route 3.228ns (79.584%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  uart_tx/counter_bps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  uart_tx/counter_bps_reg[6]/Q
                         net (fo=2, routed)           0.833     6.452    uart_tx/counter_bps_reg_n_0_[6]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.576 r  uart_tx/baudrate_pulse_i_6/O
                         net (fo=1, routed)           0.409     6.986    uart_tx/baudrate_pulse_i_6_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  uart_tx/baudrate_pulse_i_3/O
                         net (fo=33, routed)          1.985     9.095    uart_tx/baudrate_pulse_i_3_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.219 r  uart_tx/counter_bps[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.219    uart_tx/counter_bps[29]_i_1__0_n_0
    SLICE_X59Y87         FDCE                                         r  uart_tx/counter_bps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.501    14.872    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  uart_tx/counter_bps_reg[29]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)        0.029    15.139    uart_tx/counter_bps_reg[29]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 uart_tx/counter_bps_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.828ns (20.426%)  route 3.226ns (79.574%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y81         FDCE                                         r  uart_tx/counter_bps_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  uart_tx/counter_bps_reg[6]/Q
                         net (fo=2, routed)           0.833     6.452    uart_tx/counter_bps_reg_n_0_[6]
    SLICE_X60Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.576 r  uart_tx/baudrate_pulse_i_6/O
                         net (fo=1, routed)           0.409     6.986    uart_tx/baudrate_pulse_i_6_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  uart_tx/baudrate_pulse_i_3/O
                         net (fo=33, routed)          1.983     9.093    uart_tx/baudrate_pulse_i_3_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.217 r  uart_tx/counter_bps[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.217    uart_tx/counter_bps[30]_i_1__0_n_0
    SLICE_X59Y87         FDCE                                         r  uart_tx/counter_bps_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.501    14.872    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y87         FDCE                                         r  uart_tx/counter_bps_reg[30]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X59Y87         FDCE (Setup_fdce_C_D)        0.031    15.141    uart_tx/counter_bps_reg[30]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 uart_rx/counter_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/counter_bps_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 2.288ns (57.188%)  route 1.713ns (42.812%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.170    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  uart_rx/counter_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_rx/counter_bps_reg[0]/Q
                         net (fo=36, routed)          0.911     6.501    uart_rx/counter_bps_reg_n_0_[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.271 r  uart_rx/counter_bps0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart_rx/counter_bps0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart_rx/counter_bps0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart_rx/counter_bps0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  uart_rx/counter_bps0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    uart_rx/counter_bps0_carry__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  uart_rx/counter_bps0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.622    uart_rx/counter_bps0_carry__2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  uart_rx/counter_bps0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.739    uart_rx/counter_bps0_carry__3_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  uart_rx/counter_bps0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_rx/counter_bps0_carry__4_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.075 r  uart_rx/counter_bps0_carry__5/O[0]
                         net (fo=1, routed)           0.802     8.876    uart_rx/data0[25]
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.295     9.171 r  uart_rx/counter_bps[25]_i_1/O
                         net (fo=1, routed)           0.000     9.171    uart_rx/counter_bps[25]
    SLICE_X63Y87         FDCE                                         r  uart_rx/counter_bps_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.502    14.873    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y87         FDCE                                         r  uart_rx/counter_bps_reg[25]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X63Y87         FDCE (Setup_fdce_C_D)        0.029    15.140    uart_rx/counter_bps_reg[25]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 uart_tx/counter_bps_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.890ns (22.459%)  route 3.073ns (77.541%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.167    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  uart_tx/counter_bps_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.518     5.685 r  uart_tx/counter_bps_reg[18]/Q
                         net (fo=2, routed)           0.800     6.486    uart_tx/counter_bps_reg_n_0_[18]
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.610 r  uart_tx/baudrate_pulse_i_8/O
                         net (fo=1, routed)           0.641     7.251    uart_tx/baudrate_pulse_i_8_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  uart_tx/baudrate_pulse_i_4/O
                         net (fo=33, routed)          1.631     9.006    uart_tx/baudrate_pulse_i_4_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I1_O)        0.124     9.130 r  uart_tx/counter_bps[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.130    uart_tx/counter_bps[2]_i_1__0_n_0
    SLICE_X59Y80         FDCE                                         r  uart_tx/counter_bps_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.494    14.865    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y80         FDCE                                         r  uart_tx/counter_bps_reg[2]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)        0.029    15.132    uart_tx/counter_bps_reg[2]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 uart_rx/counter_bps_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/counter_bps_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 2.405ns (60.658%)  route 1.560ns (39.342%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.170    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDCE                                         r  uart_rx/counter_bps_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDCE (Prop_fdce_C_Q)         0.419     5.589 r  uart_rx/counter_bps_reg[0]/Q
                         net (fo=36, routed)          0.911     6.501    uart_rx/counter_bps_reg_n_0_[0]
    SLICE_X64Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.271 r  uart_rx/counter_bps0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.271    uart_rx/counter_bps0_carry_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.388 r  uart_rx/counter_bps0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    uart_rx/counter_bps0_carry__0_n_0
    SLICE_X64Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.505 r  uart_rx/counter_bps0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.505    uart_rx/counter_bps0_carry__1_n_0
    SLICE_X64Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.622 r  uart_rx/counter_bps0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.622    uart_rx/counter_bps0_carry__2_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.739 r  uart_rx/counter_bps0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.739    uart_rx/counter_bps0_carry__3_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.856 r  uart_rx/counter_bps0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.856    uart_rx/counter_bps0_carry__4_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.973 r  uart_rx/counter_bps0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.973    uart_rx/counter_bps0_carry__5_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.192 r  uart_rx/counter_bps0_carry__6/O[0]
                         net (fo=1, routed)           0.649     8.840    uart_rx/data0[29]
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.295     9.135 r  uart_rx/counter_bps[29]_i_1/O
                         net (fo=1, routed)           0.000     9.135    uart_rx/counter_bps[29]
    SLICE_X65Y87         FDCE                                         r  uart_rx/counter_bps_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.502    14.873    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  uart_rx/counter_bps_reg[29]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y87         FDCE (Setup_fdce_C_D)        0.032    15.143    uart_rx/counter_bps_reg[29]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 uart_tx/counter_bps_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.890ns (22.328%)  route 3.096ns (77.672%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.167    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y84         FDCE                                         r  uart_tx/counter_bps_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDCE (Prop_fdce_C_Q)         0.518     5.685 r  uart_tx/counter_bps_reg[18]/Q
                         net (fo=2, routed)           0.800     6.486    uart_tx/counter_bps_reg_n_0_[18]
    SLICE_X59Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.610 r  uart_tx/baudrate_pulse_i_8/O
                         net (fo=1, routed)           0.641     7.251    uart_tx/baudrate_pulse_i_8_n_0
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.375 r  uart_tx/baudrate_pulse_i_4/O
                         net (fo=33, routed)          1.655     9.029    uart_tx/baudrate_pulse_i_4_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124     9.153 r  uart_tx/counter_bps[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.153    uart_tx/counter_bps[1]_i_1__0_n_0
    SLICE_X60Y80         FDCE                                         r  uart_tx/counter_bps_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.494    14.865    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y80         FDCE                                         r  uart_tx/counter_bps_reg[1]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X60Y80         FDCE (Setup_fdce_C_D)        0.077    15.180    uart_tx/counter_bps_reg[1]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart_tx/tx_data_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tx_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.498    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y83         FDPE                                         r  uart_tx/tx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.639 r  uart_tx/tx_data_reg[9]/Q
                         net (fo=1, routed)           0.114     1.754    uart_tx/tx_data_reg_n_0_[9]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.799 r  uart_tx/tx_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart_tx/p_1_in[8]
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     2.009    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[8]/C
                         clock pessimism             -0.498     1.510    
    SLICE_X60Y81         FDCE (Hold_fdce_C_D)         0.121     1.631    uart_tx/tx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.496    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  uart_rx/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  uart_rx/rx_data_reg[2]/Q
                         net (fo=2, routed)           0.108     1.745    uart_tx/Q[1]
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  uart_tx/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    uart_tx/p_1_in[2]
    SLICE_X62Y80         FDCE                                         r  uart_tx/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     2.010    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  uart_tx/tx_data_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.091     1.600    uart_tx/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.497    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  uart_rx/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141     1.638 r  uart_rx/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.109     1.747    uart_tx/Q[3]
    SLICE_X62Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  uart_tx/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.792    uart_tx/p_1_in[4]
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.011    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[4]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.092     1.602    uart_tx/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_tx/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.499    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  uart_tx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  uart_tx/counter_reg[0]/Q
                         net (fo=5, routed)           0.110     1.750    uart_tx/counter_reg_n_0_[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  uart_tx/stop_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    uart_tx/stop
    SLICE_X62Y83         FDCE                                         r  uart_tx/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.013    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  uart_tx/stop_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.092     1.604    uart_tx/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_tx/tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.690%)  route 0.119ns (36.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.496    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  uart_tx/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.119     1.780    uart_tx/tx_data_reg_n_0_[6]
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  uart_tx/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.825    uart_tx/p_1_in[5]
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.011    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[5]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.092     1.624    uart_tx/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rx/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.498    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  uart_rx/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.639 f  uart_rx/counter_reg[0]/Q
                         net (fo=5, routed)           0.120     1.760    uart_rx/counter[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  uart_rx/stop_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_rx/stop1_out
    SLICE_X62Y82         FDCE                                         r  uart_rx/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.854     2.012    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  uart_rx/stop_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.091     1.602    uart_rx/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_rx/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.680%)  route 0.149ns (41.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.497    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_rx/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.164     1.661 r  uart_rx/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.149     1.811    uart_rx/Q[4]
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.048     1.859 r  uart_rx/rx_data[4]_i_1/O
                         net (fo=2, routed)           0.000     1.859    uart_rx/rx_data[4]
    SLICE_X63Y81         FDCE                                         r  uart_rx/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.011    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  uart_rx/rx_data_reg[4]/C
                         clock pessimism             -0.478     1.532    
    SLICE_X63Y81         FDCE (Hold_fdce_C_D)         0.101     1.633    uart_rx/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_tx/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/counter_bps_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.227ns (70.857%)  route 0.093ns (29.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.499    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  uart_tx/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.627 f  uart_tx/state_reg[0]/Q
                         net (fo=16, routed)          0.093     1.721    uart_tx/state_reg_n_0_[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I2_O)        0.099     1.820 r  uart_tx/counter_bps[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    uart_tx/counter_bps[0]_i_1__0_n_0
    SLICE_X62Y83         FDCE                                         r  uart_tx/counter_bps_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.013    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  uart_tx/counter_bps_reg[0]/C
                         clock pessimism             -0.513     1.499    
    SLICE_X62Y83         FDCE (Hold_fdce_C_D)         0.091     1.590    uart_tx/counter_bps_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx/tx_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.496    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  uart_tx/tx_data_reg[8]/Q
                         net (fo=1, routed)           0.148     1.809    uart_tx/tx_data_reg_n_0_[8]
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.854 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    uart_tx/p_1_in[7]
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     2.009    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[7]/C
                         clock pessimism             -0.512     1.496    
    SLICE_X60Y81         FDCE (Hold_fdce_C_D)         0.121     1.617    uart_tx/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart_rx/uart_rx_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/uart_rx_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.258%)  route 0.169ns (50.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.587     1.500    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  uart_rx/uart_rx_reg_reg[2]/Q
                         net (fo=3, routed)           0.169     1.833    uart_rx/p_0_in_0[0]
    SLICE_X60Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.013    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[3]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X60Y86         FDCE (Hold_fdce_C_D)         0.059     1.593    uart_rx/uart_rx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85    uart_rx/counter_bps_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y83    uart_rx/counter_bps_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84    uart_rx/counter_bps_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84    uart_rx/counter_bps_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84    uart_rx/counter_bps_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84    uart_rx/counter_bps_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84    uart_rx/counter_bps_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y84    uart_rx/counter_bps_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y85    uart_rx/counter_bps_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85    uart_rx/counter_bps_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85    uart_rx/counter_bps_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83    uart_rx/counter_bps_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83    uart_rx/counter_bps_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85    uart_rx/counter_bps_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85    uart_rx/counter_bps_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83    uart_rx/counter_bps_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y83    uart_rx/counter_bps_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84    uart_rx/counter_bps_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.513ns  (logic 4.236ns (44.532%)  route 5.277ns (55.468%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.167    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  uart_tx/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.419     5.586 f  uart_tx/state_reg[1]/Q
                         net (fo=19, routed)          1.030     6.616    uart_tx/state_reg[1]
    SLICE_X61Y83         LUT2 (Prop_lut2_I1_O)        0.296     6.912 r  uart_tx/uart_rxd_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.247    11.159    uart_rxd_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.680 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.680    uart_rxd_out
    D10                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.795ns  (logic 4.042ns (59.488%)  route 2.753ns (40.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.613     5.164    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.518     5.682 r  uart_rx/rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.753     8.435    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         3.524    11.959 r  led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.959    led3_b
    K2                                                                r  led3_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.048ns (61.720%)  route 2.511ns (38.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.681 r  uart_rx/rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.511     8.192    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         3.530    11.722 r  led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.722    led2_b
    H4                                                                r  led2_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 4.064ns (63.722%)  route 2.314ns (36.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.681 r  uart_rx/rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.314     7.995    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         3.546    11.541 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.541    led1_b
    G4                                                                r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 4.063ns (63.935%)  route 2.292ns (36.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.612     5.163    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.518     5.681 r  uart_rx/rx_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.292     7.973    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545    11.518 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.518    led0_b
    E1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/uart_rx_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.101ns  (logic 0.664ns (31.600%)  route 1.437ns (68.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.170    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     5.688 r  uart_rx/uart_rx_reg_reg[2]/Q
                         net (fo=3, routed)           0.952     6.640    uart_rx/p_0_in_0[0]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.146     6.786 r  uart_rx/next_reg[0]_i_1/O
                         net (fo=1, routed)           0.485     7.272    uart_rx/next__0[0]
    SLICE_X60Y85         LDCE                                         r  uart_rx/next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/uart_rx_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.065ns  (logic 0.642ns (31.084%)  route 1.423ns (68.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.619     5.170    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     5.688 f  uart_rx/uart_rx_reg_reg[2]/Q
                         net (fo=3, routed)           0.952     6.640    uart_rx/p_0_in_0[0]
    SLICE_X60Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.764 r  uart_rx/next_reg[1]_i_1/O
                         net (fo=1, routed)           0.471     7.236    uart_rx/next__0[1]
    SLICE_X60Y85         LDCE                                         r  uart_rx/next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.806ns  (logic 0.608ns (33.657%)  route 1.198ns (66.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.167    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  uart_tx/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.456     5.623 f  uart_tx/stop_reg/Q
                         net (fo=2, routed)           0.816     6.439    uart_tx/stop_reg_n_0
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.591 r  uart_tx/next_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.382     6.974    uart_tx/next__0[1]
    SLICE_X61Y82         LDCE                                         r  uart_tx/next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.580ns (41.546%)  route 0.816ns (58.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.616     5.167    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  uart_tx/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.456     5.623 r  uart_tx/stop_reg/Q
                         net (fo=2, routed)           0.816     6.439    uart_tx/stop_reg_n_0
    SLICE_X61Y82         LUT3 (Prop_lut3_I2_O)        0.124     6.563 r  uart_tx/next_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.563    uart_tx/next__0[0]
    SLICE_X61Y82         LDCE                                         r  uart_tx/next_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx/stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.958%)  route 0.210ns (53.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.498    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  uart_rx/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141     1.639 f  uart_rx/stop_reg/Q
                         net (fo=4, routed)           0.210     1.850    uart_tx/done
    SLICE_X61Y82         LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  uart_tx/next_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    uart_tx/next__0[0]
    SLICE_X61Y82         LDCE                                         r  uart_tx/next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/stop_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.187ns (36.204%)  route 0.330ns (63.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.498    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y82         FDCE                                         r  uart_rx/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  uart_rx/stop_reg/Q
                         net (fo=4, routed)           0.210     1.850    uart_tx/done
    SLICE_X61Y82         LUT3 (Prop_lut3_I2_O)        0.046     1.896 r  uart_tx/next_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.119     2.015    uart_tx/next__0[1]
    SLICE_X61Y82         LDCE                                         r  uart_tx/next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/uart_rx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.209ns (40.383%)  route 0.309ns (59.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.499    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  uart_rx/uart_rx_reg_reg[3]/Q
                         net (fo=2, routed)           0.163     1.827    uart_rx/p_0_in_0[1]
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.045     1.872 r  uart_rx/next_reg[1]_i_1/O
                         net (fo=1, routed)           0.145     2.017    uart_rx/next__0[1]
    SLICE_X60Y85         LDCE                                         r  uart_rx/next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/uart_rx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.207ns (38.162%)  route 0.335ns (61.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.586     1.499    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  uart_rx/uart_rx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDCE (Prop_fdce_C_Q)         0.164     1.663 f  uart_rx/uart_rx_reg_reg[3]/Q
                         net (fo=2, routed)           0.163     1.827    uart_rx/p_0_in_0[1]
    SLICE_X60Y86         LUT4 (Prop_lut4_I3_O)        0.043     1.870 r  uart_rx/next_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     2.042    uart_rx/next__0[0]
    SLICE_X60Y85         LDCE                                         r  uart_rx/next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.409ns (69.802%)  route 0.610ns (30.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.496    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  uart_rx/rx_data_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.610     2.270    lopt
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.516 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.516    led0_b
    E1                                                                r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.411ns (69.207%)  route 0.628ns (30.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.496    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  uart_rx/rx_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.628     2.288    lopt_1
    G4                   OBUF (Prop_obuf_I_O)         1.247     3.535 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.535    led1_b
    G4                                                                r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.395ns (66.375%)  route 0.707ns (33.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.583     1.496    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDCE (Prop_fdce_C_Q)         0.164     1.660 r  uart_rx/rx_data_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.707     2.367    lopt_2
    H4                   OBUF (Prop_obuf_I_O)         1.231     3.598 r  led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.598    led2_b
    H4                                                                r  led2_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx/rx_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.389ns (63.666%)  route 0.793ns (36.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.584     1.497    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.164     1.661 r  uart_rx/rx_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.793     2.454    lopt_3
    K2                   OBUF (Prop_obuf_I_O)         1.225     3.679 r  led3_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.679    led3_b
    K2                                                                r  led3_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.139ns  (logic 1.408ns (44.864%)  route 1.731ns (55.136%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.585     1.498    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y83         FDCE                                         r  uart_tx/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  uart_tx/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.156     1.796    uart_tx/tx_data[0]
    SLICE_X61Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.841 r  uart_tx/uart_rxd_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.575     3.415    uart_rxd_out_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.638 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.638    uart_rxd_out
    D10                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 1.715ns (20.752%)  route 6.549ns (79.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.661     8.264    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.496     4.867    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 1.715ns (20.752%)  route 6.549ns (79.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.661     8.264    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.496     4.867    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.264ns  (logic 1.715ns (20.752%)  route 6.549ns (79.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.661     8.264    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.496     4.867    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y81         FDCE                                         r  uart_rx/rx_data_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.256ns  (logic 1.715ns (20.772%)  route 6.541ns (79.228%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.653     8.256    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X63Y80         FDCE                                         r  uart_rx/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.495     4.866    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  uart_rx/rx_data_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.146ns  (logic 1.715ns (21.052%)  route 6.431ns (78.948%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.543     8.146    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X63Y81         FDCE                                         r  uart_rx/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.496     4.867    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  uart_rx/rx_data_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.124ns  (logic 1.715ns (21.109%)  route 6.409ns (78.891%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.521     8.124    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.495     4.866    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.124ns  (logic 1.715ns (21.109%)  route 6.409ns (78.891%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.521     8.124    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.495     4.866    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.124ns  (logic 1.715ns (21.109%)  route 6.409ns (78.891%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.521     8.124    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.495     4.866    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y80         FDCE                                         r  uart_rx/rx_data_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.095ns  (logic 1.715ns (21.185%)  route 6.380ns (78.815%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.492     8.095    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X60Y82         FDCE                                         r  uart_rx/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.497     4.868    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_rx/rx_data_reg[5]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            uart_rx/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.095ns  (logic 1.715ns (21.185%)  route 6.380ns (78.815%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  btn_IBUF_inst/O
                         net (fo=107, routed)         5.484     6.951    uart_rx/AR[0]
    SLICE_X63Y84         LUT5 (Prop_lut5_I3_O)        0.124     7.075 r  uart_rx/rx_data[8]_i_6/O
                         net (fo=1, routed)           0.404     7.479    uart_rx/rx_data[8]_i_6_n_0
    SLICE_X63Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.603 r  uart_rx/rx_data[8]_i_1/O
                         net (fo=12, routed)          0.492     8.095    uart_rx/rx_data[8]_i_1_n_0
    SLICE_X60Y82         FDCE                                         r  uart_rx/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.497     4.868    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y82         FDCE                                         r  uart_rx/rx_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx/next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_rx/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.178ns (58.726%)  route 0.125ns (41.274%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         LDCE                         0.000     0.000 r  uart_rx/next_reg[0]/G
    SLICE_X60Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_rx/next_reg[0]/Q
                         net (fo=2, routed)           0.125     0.303    uart_rx/next[0]
    SLICE_X63Y84         FDPE                                         r  uart_rx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.014    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y84         FDPE                                         r  uart_rx/state_reg[0]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.607%)  route 0.174ns (52.393%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[1]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[1]/Q
                         net (fo=12, routed)          0.174     0.332    uart_tx/next[1]
    SLICE_X62Y83         FDCE                                         r  uart_tx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.013    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  uart_tx/state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx/next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_rx/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.178ns (49.409%)  route 0.182ns (50.591%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         LDCE                         0.000     0.000 r  uart_rx/next_reg[1]/G
    SLICE_X60Y85         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_rx/next_reg[1]/Q
                         net (fo=2, routed)           0.182     0.360    uart_rx/next[1]
    SLICE_X62Y84         FDCE                                         r  uart_rx/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.014    uart_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  uart_rx/state_reg[1]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.158ns (40.953%)  route 0.228ns (59.047%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[0]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[0]/Q
                         net (fo=12, routed)          0.228     0.386    uart_tx/next[0]
    SLICE_X62Y83         FDPE                                         r  uart_tx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.855     2.013    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y83         FDPE                                         r  uart_tx/state_reg[0]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.203ns (52.136%)  route 0.186ns (47.864%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[1]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[1]/Q
                         net (fo=12, routed)          0.186     0.344    uart_tx/next[1]
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.045     0.389 r  uart_tx/tx_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    uart_tx/p_1_in[1]
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.011    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.203ns (49.534%)  route 0.207ns (50.466%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[0]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[0]/Q
                         net (fo=12, routed)          0.207     0.365    uart_tx/next[0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.410 r  uart_tx/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.410    uart_tx/p_1_in[6]
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     2.009    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.203ns (43.643%)  route 0.262ns (56.357%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[1]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[1]/Q
                         net (fo=12, routed)          0.262     0.420    uart_tx/next[1]
    SLICE_X62Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.465 r  uart_tx/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.465    uart_tx/p_1_in[2]
    SLICE_X62Y80         FDCE                                         r  uart_tx/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     2.010    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  uart_tx/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.203ns (41.785%)  route 0.283ns (58.215%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[0]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[0]/Q
                         net (fo=12, routed)          0.283     0.441    uart_tx/next[0]
    SLICE_X60Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.486 r  uart_tx/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.486    uart_tx/p_1_in[7]
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.851     2.009    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X60Y81         FDCE                                         r  uart_tx/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.203ns (41.646%)  route 0.284ns (58.354%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[0]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx/next_reg[0]/Q
                         net (fo=12, routed)          0.284     0.442    uart_tx/next[0]
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.045     0.487 r  uart_tx/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.487    uart_tx/p_1_in[5]
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.011    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y81         FDCE                                         r  uart_tx/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_tx/next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx/tx_data_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.206ns (39.537%)  route 0.315ns (60.463%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         LDCE                         0.000     0.000 r  uart_tx/next_reg[0]/G
    SLICE_X61Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  uart_tx/next_reg[0]/Q
                         net (fo=12, routed)          0.196     0.354    uart_tx/next[0]
    SLICE_X61Y83         LUT4 (Prop_lut4_I2_O)        0.048     0.402 r  uart_tx/tx_data[9]_i_2/O
                         net (fo=1, routed)           0.119     0.521    uart_tx/tx_data12_out
    SLICE_X61Y83         FDPE                                         r  uart_tx/tx_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.853     2.011    uart_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y83         FDPE                                         r  uart_tx/tx_data_reg[9]/C





