Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Sun Jun 19 17:12:40 2016
| Host             : ubuntu running 64-bit Ubuntu 16.04 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.802  |
| Dynamic (W)              | 1.667  |
| Device Static (W)        | 0.135  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.2   |
| Junction Temperature (C) | 45.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      334 |       --- |             --- |
|   LUT as Logic |    <0.001 |       68 |     17600 |            0.39 |
|   CARRY4       |    <0.001 |       15 |      4400 |            0.34 |
|   Register     |    <0.001 |       95 |     35200 |            0.27 |
|   Others       |     0.000 |      146 |       --- |             --- |
| Signals        |    <0.001 |      172 |       --- |             --- |
| Block RAM      |    <0.001 |        2 |        60 |            3.33 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| I/O            |     0.002 |       15 |       100 |           15.00 |
| PS7            |     1.556 |        1 |       --- |             --- |
| Static Power   |     0.135 |          |           |                 |
| Total          |     1.802 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.010 |       0.003 |      0.007 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.012 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------------------------------+-----------------+
| Clock              | Domain                                                         | Constraint (ns) |
+--------------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0         | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]    |            10.0 |
| clk_out2_clk_wiz_0 | design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out2_clk_wiz_0 |            20.0 |
| clk_out3_clk_wiz_0 | design_1_i/panel_test_0/inst/clk_wiz_0/inst/clk_out3_clk_wiz_0 |            30.0 |
| clkfbout_clk_wiz_0 | design_1_i/panel_test_0/inst/clk_wiz_0/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| design_1_wrapper                                     |     1.667 |
|   design_1_i                                         |     1.664 |
|     panel_test_0                                     |     0.108 |
|       inst                                           |     0.108 |
|         clk_wiz_0                                    |     0.106 |
|           inst                                       |     0.106 |
|         matrix                                       |     0.001 |
|           bram_bottom                                |    <0.001 |
|             U0                                       |    <0.001 |
|               inst_blk_mem_gen                       |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                   valid.cstr                         |    <0.001 |
|                     ramloop[0].ram.r                 |    <0.001 |
|                       prim_init.ram                  |    <0.001 |
|           bram_top                                   |    <0.001 |
|             U0                                       |    <0.001 |
|               inst_blk_mem_gen                       |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                   valid.cstr                         |    <0.001 |
|                     ramloop[0].ram.r                 |    <0.001 |
|                       prim_init.ram                  |    <0.001 |
|     processing_system7_0                             |     1.557 |
|       inst                                           |     1.557 |
+------------------------------------------------------+-----------+


