{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669929089498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669929089499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  1 15:11:29 2022 " "Processing started: Thu Dec  1 15:11:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669929089499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929089499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_processor -c ARM_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_processor -c ARM_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929089499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669929090065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669929090065 ""}
{ "Warning" "WSGN_SEARCH_FILE" "arm_processor.sv 1 1 " "Using design file arm_processor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_processor " "Found entity 1: ARM_processor" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929101911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929101911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_clean arm_processor.sv(16) " "Verilog HDL Implicit Net warning at arm_processor.sv(16): created implicit net for \"CLK_clean\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PK_clean arm_processor.sv(18) " "Verilog HDL Implicit Net warning at arm_processor.sv(18): created implicit net for \"PK_clean\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101911 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLR arm_processor.sv(28) " "Verilog HDL Implicit Net warning at arm_processor.sv(28): created implicit net for \"CLR\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "KEY1 arm_processor.sv(42) " "Verilog HDL Implicit Net warning at arm_processor.sv(42): created implicit net for \"KEY1\"" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_processor " "Elaborating entity \"ARM_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669929101913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INSTR arm_processor.sv(22) " "Verilog HDL or VHDL warning at arm_processor.sv(22): object \"INSTR\" assigned a value but never read" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669929101915 "|ARM_processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 arm_processor.sv(10) " "Output port \"HEX3\" at arm_processor.sv(10) has no driver" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929101915 "|ARM_processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 arm_processor.sv(11) " "Output port \"HEX4\" at arm_processor.sv(11) has no driver" {  } { { "arm_processor.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669929101915 "|ARM_processor"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.sv 1 1 " "Using design file debouncer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/debouncer.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929101934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929101934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:CLKclean " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:CLKclean\"" {  } { { "arm_processor.sv" "CLKclean" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101935 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg10.sv 1 1 " "Using design file reg10.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg10 " "Found entity 1: reg10" {  } { { "reg10.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/reg10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929101961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929101961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg10 reg10:nextInst " "Elaborating entity \"reg10\" for hierarchy \"reg10:nextInst\"" {  } { { "arm_processor.sv" "nextInst" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929101989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929101989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:timeStep " "Elaborating entity \"counter\" for hierarchy \"counter:timeStep\"" {  } { { "arm_processor.sv" "timeStep" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929101990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(11) " "Verilog HDL assignment warning at counter.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669929101991 "|ARM_processor|counter:timeStep"}
{ "Warning" "WSGN_SEARCH_FILE" "registerfile.sv 1 1 " "Using design file registerfile.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerfile.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929102021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929102021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENR0 registerfile.sv(17) " "Verilog HDL Implicit Net warning at registerfile.sv(17): created implicit net for \"ENR0\"" {  } { { "registerfile.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929102021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regBank " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regBank\"" {  } { { "arm_processor.sv" "regBank" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/arm_processor.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929102022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_3to8.sv 1 1 " "Using design file decoder_3to8.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/decoder_3to8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929102050 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929102050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 registerFile:regBank\|decoder_3to8:write_decoder " "Elaborating entity \"decoder_3to8\" for hierarchy \"registerFile:regBank\|decoder_3to8:write_decoder\"" {  } { { "registerfile.sv" "write_decoder" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929102051 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trireg10.sv 1 1 " "Using design file trireg10.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trireg10 " "Found entity 1: trireg10" {  } { { "trireg10.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/trireg10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929102078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929102078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trireg10 registerFile:regBank\|trireg10:R0 " "Elaborating entity \"trireg10\" for hierarchy \"registerFile:regBank\|trireg10:R0\"" {  } { { "registerfile.sv" "R0" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/registerfile.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669929102079 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msalu.sv 1 1 " "Using design file msalu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 msALU " "Found entity 1: msALU" {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669929102162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669929102162 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUControl msalu.sv(30) " "Verilog HDL error at msalu.sv(30): object \"ALUControl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669929102163 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUControl msalu.sv(35) " "Verilog HDL error at msalu.sv(35): object \"ALUControl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669929102163 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUControl msalu.sv(40) " "Verilog HDL error at msalu.sv(40): object \"ALUControl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669929102163 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUControl msalu.sv(45) " "Verilog HDL error at msalu.sv(45): object \"ALUControl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 45 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669929102163 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUControl msalu.sv(50) " "Verilog HDL error at msalu.sv(50): object \"ALUControl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669929102163 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUControl msalu.sv(55) " "Verilog HDL error at msalu.sv(55): object \"ALUControl\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "msalu.sv" "" { Text "C:/Users/neilr/Desktop/Project_2/Project_2/msalu.sv" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1669929102163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669929102314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  1 15:11:42 2022 " "Processing ended: Thu Dec  1 15:11:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669929102314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669929102314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669929102314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929102314 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669929103014 ""}
