# **Genaro Salazar Ruiz** üë®üèΩ‚Äçüíª

## **About Me** ‚ú® ‚ú®

**Hello!!!!** üëã

I‚Äôm Genaro Salazar Ruiz, a 2025 Electrical Engineering graduate from UCSD and a current Master's student in Wireless Embedded Systems @ UCSD. I have 3+ years of experience building high-performance embedded systems, low-level firmware, and DSP pipelines, turning complex ideas into production-ready solutions.

I have 3+ years of hands-on experience through a mix of professional work and projects, building high-performance embedded systems, low-level firmware, and DSP pipelines. I thrive on solving complex problems, optimizing systems for speed and accuracy, and turning ideas into production-ready solutions.

I am constantly learning new techniques and improving my skills to create innovative solutions in the tech space.

### **Skills & Technologies** üîß
- **Languages**: C, C++, Python, MATLAB, ArmV8 Assembly
- **Tools & Frameworks**: Git, Docker, VSCode, GitHub, CCStudio, Clion, CodeBlocks
- **Embedded Systems**: Raspberry Pi, Arduino, EFM32, ESP32, MSP430
- **Other**: Machine Learning, Signal Processing, Firmware Level

---

## **Interests** üåü
- **Embedded Systems**: Working with hardware and low-level programming to build efficient solutions.
- **Signal Processing**: Optimizing algorithms and systems for processing complex data.
- **Software Development**: Writing clean, maintainable code for a variety of applications.
- **Machine Learning**: Exploring how AI can improve everyday technology.
- **Open Source**: Contributing to projects and helping others grow in the tech community.

---

## **Showcase of Projects** üìÇ

Here are some of my notable projects:

### 1. **[Zip Archive Project](https://github.com/pollo2001/Zip_Archive)** üóÇÔ∏è
   - **Description**: A **C++** project that implements a custom zip file system to compress and decompress files. The system employs an optimized algorithm that ensures minimal memory usage while handling large datasets efficiently. It demonstrates my ability to design file systems with a focus on performance and memory optimization.
   - **Skills Used**: C++, Algorithms, Data Structures, Design Patterns, File Compression

### 2. **[IIR Melody Generator](https://github.com/pollo2001/IIR_Melody_Generator)** üé∂
   - **Description**: A **melody generator** that processes an array of audio signals by applying an **IIR filter**. The project started as a **MATLAB** prototype and was later optimized for performance using **C**. It demonstrates my understanding of Digital Signal Processing (DSP) and the ability to translate MATLAB algorithms into optimized C code for real-time audio processing.
   - **Skills Used**: C, DSP, Audio Processing, Signal Filtering, MATLAB, Performance Optimization

### 3. **[SHA-256/Bitcoin Miner](https://github.com/pollo2001/SHA-256_TEAM_KARNA_ASADA)** üí∞
   - **Description**: A **Bitcoin miner** implementation that uses **SHA-256** hashing to mine cryptocurrency. This project showcases my ability to implement and optimize complex cryptographic algorithms for high-performance execution. It involves parallel processing techniques to maximize mining efficiency, highlighting my skills in algorithm optimization and hardware-level computation.
   - **Skills Used**: C++, Cryptography, SHA-256, Parallel Processing, Algorithm Optimization, Digital Design

### 4. **[Ray Tracing (C99)](https://github.com/pollo2001/Ray_Tracing)** üéØ
   - **Description**: This project implements ray tracing in **C99** to simulate light interactions with objects in 3D space. It leverages linear algebra for efficient vector computations, providing a solid foundation for understanding graphics programming. The project demonstrates how to optimize mathematical models for high-performance applications, useful in gaming and computer graphics.
   - **Skills Used**: C99, Linear Algebra, Mathematics, Optimization, C, Graphics Programming

### 5. **[Assembly Dice Roll](https://github.com/pollo2001/Dice_Roll)** üé≤
   - **Description**: A **dice rolling simulation** built in **Assembly** using stack operations to simulate randomness. The project was implemented on a **Raspberry Pi 4B** (using **ARMv8 architecture**) and emphasizes low-level programming concepts, memory management, and stack manipulation. It highlights my ability to work with hardware and understand how the stack is used in real-world applications like randomness generation and process execution.
   - **Skills Used**: Assembly, ARMv8, Raspberry Pi 4B, Stack Implementation, Low-Level Programming, Memory Management

### 6. **[Line-Following Robot ‚Äì Real-Time PID Control (Arduino Mega 2560)](https://github.com/pollo2001/Line-Follower-RC)** ü§ñ  
- **Description**: Designed and implemented a **real-time PID control system** on an **Arduino Mega 2560** for precise motor synchronization and fast response during competitive line-following events.  
- Engineered weighted photoresistor feedback algorithm with real-time potentiometer tuning for on-the-fly PID gain optimization.
- Implemented battery-aware **adaptive control**: added threshold-based turn normalization (if |turn| > 1 ‚Üí scale by constant) to prevent motor saturation under varying voltage conditions.
- Empirically characterized hardware across battery states to derive **optimal scaling constants** (0.4√ó high charge, adjusted for depleted conditions).
- Achieved **first-place performance** with modular firmware featuring calibration, diagnostic, and motor control modes. 
- **Skills Used:** C/C++ (Arduino), PID Control, Embedded Systems, Hardware Characterization, Adaptive Nonlinear Control
  

### 7. **[QPSK Signal Processing & PLL](https://github.com/pollo2001/QPSK-Digital-Communication-PLL-DSP-Pipeline)** üì°
- **Description**: Applied **DSP techniques** on QPSK waveforms including **PLL, Kalman filtering, matched filtering,
FFT equalization, phase tracking, low-pass/Blackman filtering**, and signal analysis. Optimized **C/MATLAB pipelines** for low-latency execution and validated performance against ideal signals.
- **Skills Used**: MATLAB, C, DSP, PLL, Kalman Filtering, Low-Pass/Blackman Filtering, FFT Equalization, Phase Tracking, Signal Analysis, Communication Systems

### 8. **[OFDM Simulation & Channel Equalization](https://github.com/pollo2001/OFDM-Simulation-Channel-Distortion-Equalization)** üì∂
- **Description**: Implemented **OFDM signal generation, cyclic prefix insertion, channel modeling, and equalization** using MATLAB. Applied **FFT analysis, power spectral density evaluation, channel estimation, and frequency-domain equalization** to optimize signal integrity and minimize inter-symbol interference. Demonstrated robust performance under channel distortion and validated results with preamble-based synchronization.
- **Skills Used**: MATLAB, C, DSP, OFDM, FFT Analysis, Cyclic Prefix, Channel Modeling, Equalization, Preamble Synchronization, Signal Processing

### 9. **[SafeStep Visual Aid Module ‚Äì ESP32-CAM](https://github.com/pollo2001/SafeStep-Visual-Aid-Impairment-Module)** üëÅÔ∏è‚Äçüó®Ô∏è
- **Description**: Designed a **visual aid module for visually impaired users** using the **ESP32-CAM**, implementing **firmware for video capture, streaming, and OTA updates**. Collaborated with a team for **assembly and documentation**, showcasing integration of hardware and embedded systems to provide real-time environmental awareness.  
- **Skills Used**: ESP32, C/C++, Firmware Development, Embedded Systems, OTA Updates, Hardware Integration, Team Collaboration, Rapid Prototyping

### 10. **[Low-Power UART Data Logger ‚Äì EFM32 (Multiscale Ocean Dynamics, UCSD)](https://github.com/pollo2001/Low-Power-Logger)** üîãüì°  
- **Description**: Developed a **low-power data logging module** on a 32-bit **EFM32 MCU**, supporting **long-duration, low-energy sensor deployments** for UCSD‚Äôs **Multiscale Ocean Dynamics Lab**.  
  - Implemented a **DMA-driven UART framework** with **ISR-based packet handling** to capture 24-byte data frames at **microsecond resolution**.  
  - Operated the system in **Energy Mode 2 (EM2)**, achieving **>90% power savings** while maintaining deterministic timing.  
  - Designed for **field-validated reliability**, including test firmware to emulate shipboard and autonomous platform conditions.  
  - **NDA-compliant sanitized release** ‚Äî all proprietary identifiers and register details removed while preserving core design logic.  
- **Skills Used**: C, EFM32 Firmware, DMA, ISR, Low-Power Embedded Design, Real-Time Logging, Hardware/Software Integration  

### 11. **[Digital-to-Analog Converter Simulator ‚Äì Inverting Op-Amp](https://github.com/pollo2001/Digital-to-Analog-Converter-Simulator-for-Inverting-Op-Amp-Circuits)** ‚ö°
- **Description**: Created a **C++ simulator for inverting op-amp DAC circuits**, calculating output voltages from n-bit digital inputs. Features **truth table generation** and **resistor-weighted summing calculations**, expandable for **different input resolutions and feedback configurations**, acting as a **real-time analog signal calculator**.
- **Skills Used**: C++, Object-Oriented Design, Recursive Algorithms, Circuit Simulation, Embedded Systems Math

### 12. **[Variant Class Implementation ‚Äì C++](https://github.com/pollo2001/Variant-Type)** üõ†Ô∏è
- **Description**: Built a **custom `Variant` class** supporting `int`, `float`, and `string` types with **dynamic type tracking**, optional-based safe getters, **arithmetic/comparison operators**, and **streamable output**. Designed **unit tests** and performed **peer code review**, emphasizing **robust, type-safe, and extendable software design**.
- **Skills Used**: C++, OOP, Optional Handling, Operator Overloading, Testing, Software Design, Code Review

### 13. **[BareMetalPLL ‚Äì Digital Phase-Locked Loop Simulation (C)](https://github.com/pollo2001/BareMetalPLL)** ‚öôÔ∏è  
- **Description**: Developed a **bare-metal C simulation** of an **Integer-N Digital PLL** to model synthesizer behavior and control loop dynamics for embedded applications.  
  - Implemented **Q16.16 fixed-point arithmetic** for deterministic and hardware-accurate execution.  
  - Designed a **Type-II Integer-N architecture** with modular **NCO, divider, and PI loop components** for flexible configuration.  
  - Enforced **no dynamic memory usage**, ensuring predictability and real-time performance for embedded platforms.  
  - Structured for **future Fractional-N and Delta-Sigma Modulator extensions** to support fine frequency resolution and phase-noise analysis.  
- **Skills Used**: C (C17), Fixed-Point DSP, PLL Design, Control Systems, Embedded Simulation, Software Architecture  


### 14. **[Prime Number Calculator ‚Äì ARM Assembly & NEON SIMD](https://github.com/pollo2001/Prime_Number)** üßÆ
- **Description**: Created an **ARM assembly program** to efficiently calculate all prime numbers within a user-defined range. Optimized for **Cortex-A72** processors on the Raspberry Pi using **NEON SIMD** instructions for significantly faster division and remainder checking. The project emphasizes **low-level optimization** and high-performance computation in a constrained environment.
- **Skills Used**: ARM Assembly (AArch64), SIMD Optimization (NEON), High-Performance Computing, Low-Level Programming, Algorithm Optimization (Prime Checking), Cortex-A72 Architecture.

### 15. **[Smart_PLL_Interface ‚Äì RF Synthesizer GUI & Test Automation Framework (Z-Communications, Inc.)](https://github.com/pollo2001/Smart_PLL_Interface)** üì°  
- **Description**: Built a **Python-based test automation and control GUI** for **Z-Communications‚Äô Smart SSG PLL synthesizer line**, enabling real-time device communication and validation.  
  - Designed a **multi-threaded, SCPI-style control layer** for automated sweep control, frequency analysis, and lock-time verification.  
  - Added **auto-connect logic, safe disconnect, and asynchronous polling** to enhance reliability during extended testing.  
  - Reduced manual validation time by **over 60%**, improving production throughput and repeatability.  
  - **NDA-compliant sanitized release**, preserving structure and logic while removing all proprietary firmware and register mappings.  
- **Skills Used**: Python, GUI Development, Serial Communication, RF Test Automation, SCPI Protocol, Threading, Hardware Integration  

### 16. **[NDA-Safe Generic Bit-Bang SPI ‚Äì One-Time Device Initialization](https://github.com/pollo2001/NDA-Generic-BitBang-OneTime)** ‚ö°
- **Description**: Provides a **compact, NDA-safe SPI bit-bang template** for **one-time initialization of 24‚Äì32 bit devices** on microcontrollers. Designed for **three-wire setups** (DATA, CLK, LE), this firmware ensures reliable device configuration without using hardware SPI.  
  - Configurable **bit-width** up to 64 bits; larger writes may be slower or limited by the slave device buffer.  
  - MCU enters **deep sleep (LPM4)** after initialization to minimize power draw and avoid interference with sensitive signals.  
  - Fully **redacted and NDA-compliant**, intended for **learning, demonstration, or generic embedded integration** without exposing proprietary registers or board schematics.  
- **Skills Used**: Embedded C, Bit-Bang SPI, Microcontroller Firmware, Low-Power Design, Configurable Peripheral Initialization, NDA-Safe Development

---

## **Contact Me** üì¨

- **LinkedIn**: [Genaro's LinkedIn](https://www.linkedin.com/in/genaro-salazar2001)

---

## **Licenses** üìú
- **See License details in each project!**
---

Feel free to explore my repositories or hire me ü§©! Please reach out if you're interested in collaborating! üëæ
