#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Apr 27 17:18:21 2016
# Process ID: 20572
# Current directory: C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1
# Command line: vivado.exe -log mipsfpga_display.vds -mode batch -messageDb vivado.pb -notrace -source mipsfpga_display.tcl
# Log file: C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/mipsfpga_display.vds
# Journal file: C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mipsfpga_display.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2015.4/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top mipsfpga_display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 266.953 ; gain = 94.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mipsfpga_display' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mipsfpga_display.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mf_disp_axi_top' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_axi_top.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mf_disp_top' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_top.v:23]
INFO: [Synth 8-638] synthesizing module 'mf_disp_addr_dec' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_addr_dec.v:43]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_addr_dec' (1#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_addr_dec.v:43]
INFO: [Synth 8-638] synthesizing module 'mf_disp_cmd_reg_top' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_cmd_reg_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_cmd_reg_top' (2#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_cmd_reg_top.v:23]
INFO: [Synth 8-638] synthesizing module 'mf_disp_fb_top' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_fb_top.v:22]
INFO: [Synth 8-638] synthesizing module 'mf_disp_sync' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_sync.v:22]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_sync.v:33]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_sync.v:35]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_sync' (3#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_sync.v:22]
INFO: [Synth 8-638] synthesizing module 'fb_bram_mem_gen' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/realtime/fb_bram_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fb_bram_mem_gen' (4#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/realtime/fb_bram_mem_gen_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'pal_bram_mem_gen' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/realtime/pal_bram_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pal_bram_mem_gen' (5#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/realtime/pal_bram_mem_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_fb_top' (6#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_fb_top.v:22]
INFO: [Synth 8-638] synthesizing module 'mf_disp_syncs' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_syncs.v:23]
	Parameter NUM bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_fifo_gen' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/realtime/cdc_fifo_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'cdc_fifo_gen' (7#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/realtime/cdc_fifo_gen_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_syncs' (8#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_syncs.v:23]
INFO: [Synth 8-638] synthesizing module 'mf_disp_intf_vga_top' [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_intf_vga_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_intf_vga_top' (9#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_intf_vga_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_top' (10#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mf_disp_axi_top' (11#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mf_disp_axi_top.v:4]
INFO: [Synth 8-256] done synthesizing module 'mipsfpga_display' (12#1) [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/src/mipsfpga_display.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 303.188 ; gain = 131.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 303.188 ; gain = 131.055
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/dcp/cdc_fifo_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync'
Finished Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/dcp/cdc_fifo_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync'
Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/dcp_2/pal_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/pal_ram'
Finished Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/dcp_2/pal_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/pal_ram'
Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/dcp_3/fb_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/fb_ram'
Finished Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/mipsfpga_display_2015_4.runs/synth_1/.Xil/Vivado-20572-/dcp_3/fb_bram_mem_gen_in_context.xdc] for cell 'mf_disp_axi_top_inst/disp/fb/fb_ram'
Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/constrs/timing.xdc]
Finished Parsing XDC File [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/constrs/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/matt.lokes/Projects/mipsfpga-display/src/verilog/proj/constrs/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mipsfpga_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mipsfpga_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 601.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 7     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mf_disp_addr_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module mf_disp_cmd_reg_top 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mf_disp_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module mf_disp_fb_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mf_disp_syncs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mf_disp_intf_vga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module mf_disp_axi_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_buser[-1] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_buser[0] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[31] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[30] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[29] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[28] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[27] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[26] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[25] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[24] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[23] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[22] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[21] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[20] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[19] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[18] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[17] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[16] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[15] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[14] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[13] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[12] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[11] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[10] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[9] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[8] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[7] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[6] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[5] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[4] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[3] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[2] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[1] driven by constant 1
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_rdata[0] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_ruser[-1] driven by constant 0
WARNING: [Synth 8-3917] design mipsfpga_display has port s00_axi_ruser[0] driven by constant 0
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awsize[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awsize[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awsize[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awlock
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awcache[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awcache[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awcache[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awcache[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awqos[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awqos[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awqos[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awqos[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awregion[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awregion[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awregion[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awregion[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awuser[-1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_awuser[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_wuser[-1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_wuser[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[15]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[14]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[13]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[12]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[11]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[10]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[9]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[8]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[7]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[6]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[5]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[4]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arsize[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arsize[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arsize[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arburst[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arburst[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arlock
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arcache[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arcache[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arcache[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arcache[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arqos[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arqos[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arqos[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arqos[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arregion[3]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arregion[2]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arregion[1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_arregion[0]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_aruser[-1]
WARNING: [Synth 8-3331] design mipsfpga_display has unconnected port s00_axi_aruser[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 601.316 ; gain = 429.184

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_rresp_reg[0] ' (FDRE) to '\mf_disp_axi_top_inst/axi_rresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mf_disp_axi_top_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance '\mf_disp_axi_top_inst/axi_bresp_reg[0] ' (FDRE) to '\mf_disp_axi_top_inst/axi_bresp_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mf_disp_axi_top_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[1] ) is unused and will be removed from module mipsfpga_display.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[0] ) is unused and will be removed from module mipsfpga_display.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_bresp_reg[1] ) is unused and will be removed from module mipsfpga_display.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_bresp_reg[0] ) is unused and will be removed from module mipsfpga_display.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_rresp_reg[1] ) is unused and will be removed from module mipsfpga_display.
WARNING: [Synth 8-3332] Sequential element (\mf_disp_axi_top_inst/axi_rresp_reg[0] ) is unused and will be removed from module mipsfpga_display.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 601.316 ; gain = 429.184

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fb_bram_mem_gen  |         1|
|2     |pal_bram_mem_gen |         1|
|3     |cdc_fifo_gen     |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |cdc_fifo_gen     |     1|
|2     |fb_bram_mem_gen  |     1|
|3     |pal_bram_mem_gen |     1|
|4     |BUFG             |     2|
|5     |CARRY4           |    23|
|6     |LUT1             |    64|
|7     |LUT2             |    28|
|8     |LUT3             |    25|
|9     |LUT4             |    79|
|10    |LUT5             |    69|
|11    |LUT6             |    51|
|12    |FDCE             |    66|
|13    |FDRE             |    64|
|14    |IBUF             |    77|
|15    |OBUF             |    62|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |   666|
|2     |  mf_disp_axi_top_inst |mf_disp_axi_top      |   525|
|3     |    disp               |mf_disp_top          |   333|
|4     |      cmd              |mf_disp_cmd_reg_top  |     9|
|5     |      dm_sync_sp       |mf_disp_sync         |     3|
|6     |      en_sync_sp       |mf_disp_sync_0       |     3|
|7     |      fb               |mf_disp_fb_top       |    73|
|8     |        fs_sync_ps     |mf_disp_sync_2       |     3|
|9     |      intf             |mf_disp_intf_vga_top |   226|
|10    |      intf_syncs       |mf_disp_syncs        |    16|
|11    |      tm_sync_sp       |mf_disp_sync_1       |     3|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 601.316 ; gain = 99.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 601.316 ; gain = 429.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 601.316 ; gain = 409.246
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 601.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 17:18:49 2016...
