v 20121123 2
C 48200 52000 1 180 0 header40-2.sym
{
T 47950 43500 5 10 0 1 180 0 1
device=HEADER40
T 47600 43900 5 10 1 1 180 0 1
refdes=J3
T 48200 52000 5 10 0 1 180 0 1
footprint=HEADER40_2
}
N 46800 49800 46100 49800 4
N 46800 46200 46100 46200 4
N 42600 52100 42900 52100 4
N 42900 51700 42600 51700 4
N 42600 51300 42900 51300 4
N 42600 50900 42900 50900 4
N 42600 50500 42900 50500 4
N 42900 50100 42600 50100 4
N 42600 49700 42900 49700 4
N 42600 49300 42900 49300 4
N 42900 48900 42600 48900 4
N 42600 48500 42900 48500 4
N 42900 48100 42600 48100 4
N 42600 47700 42900 47700 4
N 42900 47300 42600 47300 4
N 42600 46900 42900 46900 4
N 42900 46500 42600 46500 4
C 31000 52000 1 0 0 resistor-2.sym
{
T 31400 52350 5 10 0 1 0 0 1
device=RESISTOR
T 31100 51800 5 10 1 1 0 0 1
refdes=R8
T 31600 51800 5 10 1 1 0 0 1
value=2k
T 31000 52000 5 10 0 1 0 0 1
footprint=0603
}
C 30800 51600 1 0 1 resistor-2.sym
{
T 30400 51950 5 10 0 1 0 6 1
device=RESISTOR
T 30300 51900 5 10 1 1 0 6 1
refdes=R5
T 30500 51900 5 10 1 1 0 0 1
value=1k
T 30800 51600 5 10 0 1 0 0 1
footprint=0603
}
C 30800 51200 1 0 1 resistor-2.sym
{
T 30400 51550 5 10 0 1 0 6 1
device=RESISTOR
T 30300 51000 5 10 1 1 0 6 1
refdes=R9
T 30500 51000 5 10 1 1 0 0 1
value=1k
T 30800 51200 5 10 0 1 0 0 1
footprint=0603
}
C 31100 50800 1 0 0 resistor-2.sym
{
T 31500 51150 5 10 0 1 0 0 1
device=RESISTOR
T 31200 51100 5 10 1 1 0 0 1
refdes=R12
T 31700 51100 5 10 1 1 0 0 1
value=2k
T 31100 50800 5 10 0 1 0 0 1
footprint=0603
}
N 32300 52100 31900 52100 4
N 32300 50900 32000 50900 4
N 32300 51300 30800 51300 4
N 32300 51700 30800 51700 4
N 31000 52100 30900 52100 4
N 30900 52100 30900 51700 4
N 31100 50900 30900 50900 4
N 30900 50900 30900 51300 4
C 27600 51600 1 0 0 con_SMA.sym
{
T 27800 51850 5 10 1 1 0 0 1
refdes=SMA2
T 27600 51600 5 10 0 1 0 0 1
footprint=sma_jack
T 27600 51600 5 10 0 1 0 0 1
device=SMA
}
C 27600 51400 1 180 1 con_SMA.sym
{
T 27800 51150 5 10 1 1 180 6 1
refdes=SMA3
T 27600 51400 5 10 0 1 0 0 1
footprint=sma_jack
T 27600 51400 5 10 0 1 0 0 1
device=SMA
}
C 31100 50400 1 0 0 resistor-2.sym
{
T 31500 50750 5 10 0 1 0 0 1
device=RESISTOR
T 31200 50200 5 10 1 1 0 0 1
refdes=R15
T 31700 50200 5 10 1 1 0 0 1
value=2k
T 31100 50400 5 10 0 1 0 0 1
footprint=0603
}
C 30800 50000 1 0 1 resistor-2.sym
{
T 30400 50350 5 10 0 1 0 6 1
device=RESISTOR
T 30300 50300 5 10 1 1 0 6 1
refdes=R11
T 30500 50300 5 10 1 1 0 0 1
value=1k
T 30800 50000 5 10 0 1 0 0 1
footprint=0603
}
C 30800 49600 1 0 1 resistor-2.sym
{
T 30400 49950 5 10 0 1 0 6 1
device=RESISTOR
T 30300 49400 5 10 1 1 0 6 1
refdes=R14
T 30500 49400 5 10 1 1 0 0 1
value=1k
T 30800 49600 5 10 0 1 0 0 1
footprint=0603
}
C 31100 49200 1 0 0 resistor-2.sym
{
T 31500 49550 5 10 0 1 0 0 1
device=RESISTOR
T 31200 49500 5 10 1 1 0 0 1
refdes=R16
T 31700 49500 5 10 1 1 0 0 1
value=2k
T 31100 49200 5 10 0 1 0 0 1
footprint=0603
}
N 31100 50500 30900 50500 4
N 30900 50500 30900 50100 4
N 31100 49300 30900 49300 4
N 30900 49300 30900 49700 4
N 30800 49700 32300 49700 4
N 30800 50100 32300 50100 4
N 32000 50500 32300 50500 4
N 24200 44000 23700 44000 4
N 23700 43900 23700 44100 4
N 24500 44700 24200 44700 4
N 24200 44700 24200 45100 4
C 23500 45000 1 270 0 capacitor-1.sym
{
T 24200 44800 5 10 0 1 270 0 1
device=CAPACITOR
T 24000 44900 5 10 1 1 180 0 1
refdes=C7
T 24200 44300 5 10 1 1 180 0 1
value=470n
T 23500 45000 5 10 0 1 0 0 1
footprint=0603
}
N 23700 45000 23700 45100 4
N 26500 45100 28900 45100 4
N 26500 44700 26700 44700 4
C 27600 44900 1 180 0 capacitor-1.sym
{
T 27400 44200 5 10 0 1 180 0 1
device=CAPACITOR
T 27100 44900 5 10 1 1 180 0 1
refdes=C10
T 27700 44900 5 10 1 1 180 0 1
value=470p
T 27600 44900 5 10 0 1 270 0 1
footprint=0603
}
N 27900 44300 27900 45100 4
C 28300 44900 1 270 0 capacitor-1.sym
{
T 29000 44700 5 10 0 1 270 0 1
device=CAPACITOR
T 28800 44800 5 10 1 1 180 0 1
refdes=C17
T 28800 44300 5 10 1 1 180 0 1
value=1u
T 28300 44900 5 10 0 1 0 0 1
footprint=0603
}
N 28500 45100 28500 44900 4
N 28500 44000 28500 43900 4
N 22500 39100 22200 39100 4
C 21900 39000 1 90 1 capacitor-1.sym
{
T 21200 38800 5 10 0 1 270 2 1
device=CAPACITOR
T 21300 38900 5 10 1 1 180 6 1
refdes=C11
T 21200 38400 5 10 1 1 180 6 1
value=470n
T 21900 39000 5 10 0 1 0 0 1
footprint=0603
}
N 22500 38700 22200 38700 4
N 21700 38100 21700 37900 4
N 22200 38700 22200 47900 4
N 21700 39100 22200 39100 4
C 25500 38900 1 180 0 capacitor-1.sym
{
T 25300 38200 5 10 0 1 180 0 1
device=CAPACITOR
T 25100 38800 5 10 1 1 0 0 1
refdes=C23
T 25100 38500 5 10 1 1 0 0 1
value=470p
T 25500 38900 5 10 0 1 0 0 1
footprint=0603
}
N 24500 38700 24600 38700 4
N 24500 39100 28900 39100 4
N 25500 38700 25600 38700 4
N 25600 38700 25600 39100 4
C 25500 38200 1 0 0 resistor-2.sym
{
T 25900 38550 5 10 0 1 0 0 1
device=RESISTOR
T 25700 38500 5 10 1 1 0 0 1
refdes=R24
T 25700 38000 5 10 1 1 0 0 1
value=330k
T 25500 38200 5 10 0 1 0 0 1
footprint=0603
}
N 24500 38300 25500 38300 4
N 26400 38300 26500 38300 4
N 26500 38300 26500 39100 4
C 28800 37800 1 0 0 TPS60403.sym
{
T 30600 39600 5 10 1 1 0 6 1
refdes=U7
T 29200 39800 5 10 0 1 0 0 1
device=TPS60403
T 29200 40000 5 10 0 1 0 0 1
footprint=SOT25_12345
}
N 30900 39100 32400 39100 4
N 34400 38300 35700 38300 4
C 28100 38700 1 270 0 capacitor-1.sym
{
T 28800 38500 5 10 0 1 270 0 1
device=CAPACITOR
T 28200 38600 5 10 1 1 180 0 1
refdes=C30
T 28200 38100 5 10 1 1 180 0 1
value=1u
T 28100 38700 5 10 0 1 0 0 1
footprint=0603
}
N 28900 38300 28700 38300 4
N 28700 38300 28700 37800 4
N 28700 37800 28300 37800 4
N 28900 38700 28300 38700 4
N 31100 38100 31100 38300 4
N 31100 38300 30900 38300 4
C 27100 38900 1 270 0 capacitor-1.sym
{
T 27800 38700 5 10 0 1 270 0 1
device=CAPACITOR
T 27700 38800 5 10 1 1 180 0 1
refdes=C28
T 27600 38300 5 10 1 1 180 0 1
value=1u
T 27100 38900 5 10 0 1 0 0 1
footprint=0603
}
N 27300 37900 27300 38000 4
N 27300 38900 27300 39100 4
N 34400 38700 35400 38700 4
N 34400 39100 34800 39100 4
N 34800 39100 34800 39600 4
N 34800 39600 37200 39600 4
N 33300 46900 33300 47000 4
N 34300 48900 35500 48900 4
N 34300 47700 34600 47700 4
N 34300 48100 35500 48100 4
N 34300 48500 34600 48500 4
N 31100 48900 32300 48900 4
N 32100 47700 32300 47700 4
N 31100 48100 32300 48100 4
N 32000 48500 32300 48500 4
C 36700 52500 1 270 1 capacitor-1.sym
{
T 37400 52700 5 10 0 1 270 6 1
device=CAPACITOR
T 36500 53300 5 10 1 1 180 6 1
refdes=C14
T 36500 52700 5 10 1 1 180 6 1
value=0.1u
T 36700 52500 5 10 0 1 0 0 1
footprint=0603
}
C 36700 51400 1 270 1 capacitor-1.sym
{
T 37400 51600 5 10 0 1 270 6 1
device=CAPACITOR
T 36500 52200 5 10 1 1 180 6 1
refdes=C18
T 36500 51700 5 10 1 1 180 6 1
value=0.1u
T 36700 51400 5 10 0 1 0 0 1
footprint=0603
}
C 37400 53200 1 270 0 capacitor-1.sym
{
T 38100 53000 5 10 0 1 270 0 1
device=CAPACITOR
T 37500 53100 5 10 1 1 180 0 1
refdes=C19
T 37500 52600 5 10 1 1 180 0 1
value=10u
T 37400 53200 5 10 0 1 0 0 1
footprint=0603
}
N 32300 49300 32000 49300 4
C 35200 52400 1 90 0 resistor-2.sym
{
T 34850 52800 5 10 0 1 90 0 1
device=RESISTOR
T 34900 53000 5 10 1 1 180 0 1
refdes=R17
T 34900 52700 5 10 1 1 180 0 1
value=1k
T 35200 52400 5 10 0 1 0 0 1
footprint=0603
}
N 39000 51700 38500 51700 4
N 38500 52100 39000 52100 4
N 36900 51300 39000 51300 4
N 38500 50900 39000 50900 4
C 37800 52400 1 270 0 capacitor-1.sym
{
T 38500 52200 5 10 0 1 270 0 1
device=CAPACITOR
T 38400 52300 5 10 1 1 180 0 1
refdes=C21
T 38400 51700 5 10 1 1 180 0 1
value=0.1u
T 37800 52400 5 10 0 1 0 0 1
footprint=0603
}
N 36900 51300 36900 51400 4
N 38000 51500 38000 51300 4
N 36900 53500 38500 53500 4
N 36900 53500 36900 53400 4
N 37600 53200 37600 53500 4
N 37600 52300 37600 51300 4
N 38000 52400 38000 53500 4
N 36900 52500 36900 52300 4
N 36900 52400 37300 52400 4
N 37300 52400 37300 52100 4
C 35200 51500 1 90 0 resistor-2.sym
{
T 34850 51900 5 10 0 1 90 0 1
device=RESISTOR
T 35000 52200 5 10 1 1 180 0 1
refdes=R18
T 34900 51800 5 10 1 1 180 0 1
value=1k
T 35200 51500 5 10 0 1 0 0 1
footprint=0603
}
N 34300 51700 34600 51700 4
N 34600 51700 34600 52400 4
N 34600 52100 34300 52100 4
N 34600 52400 36200 52400 4
N 34300 51300 34500 51300 4
N 34500 51300 34500 50900 4
N 34300 50900 34700 50900 4
N 39000 48500 38600 48500 4
N 38600 47700 38600 48900 4
N 38600 48900 39000 48900 4
N 39000 47700 38600 47700 4
N 39000 48100 38600 48100 4
N 38600 48500 38200 48500 4
N 38200 48500 38200 48300 4
C 37100 46800 1 270 0 capacitor-1.sym
{
T 37800 46600 5 10 0 1 270 0 1
device=CAPACITOR
T 37200 46700 5 10 1 1 180 0 1
refdes=C32
T 37200 46100 5 10 1 1 180 0 1
value=10u
T 37100 46800 5 10 0 1 0 0 1
footprint=0603
}
C 37600 46800 1 270 0 capacitor-1.sym
{
T 38300 46600 5 10 0 1 270 0 1
device=CAPACITOR
T 38200 46700 5 10 1 1 180 0 1
refdes=C35
T 38200 46100 5 10 1 1 180 0 1
value=0.1u
T 37600 46800 5 10 0 1 0 0 1
footprint=0603
}
N 37000 46900 39000 46900 4
N 37300 46900 37300 46800 4
N 37800 46800 37800 46900 4
N 37300 45800 37800 45800 4
N 37800 45700 37800 45900 4
N 37300 45800 37300 45900 4
C 24400 46200 1 0 0 ADP3335.sym
{
T 26200 48400 5 10 1 1 0 6 1
refdes=U2
T 24800 48600 5 10 0 1 0 0 1
device=ADP3335
T 24800 48800 5 10 0 1 0 0 1
footprint=MSOP8
}
N 24500 46700 23700 46700 4
N 23700 46600 23700 46800 4
N 26500 47900 29000 47900 4
N 26800 47100 26800 47900 4
N 26800 47500 26500 47500 4
N 26800 47100 26500 47100 4
C 27100 47700 1 270 0 capacitor-1.sym
{
T 27800 47500 5 10 0 1 270 0 1
device=CAPACITOR
T 27600 47600 5 10 1 1 180 0 1
refdes=C8
T 27800 47100 5 10 1 1 180 0 1
value=470p
T 27100 47700 5 10 0 1 0 0 1
footprint=0603
}
N 26500 46700 27300 46700 4
N 27300 46700 27300 46800 4
N 27300 47900 27300 47700 4
C 27900 47700 1 270 0 capacitor-1.sym
{
T 28600 47500 5 10 0 1 270 0 1
device=CAPACITOR
T 28400 47600 5 10 1 1 180 0 1
refdes=C9
T 28400 47100 5 10 1 1 180 0 1
value=1u
T 27900 47700 5 10 0 1 0 0 1
footprint=0603
}
N 28100 47900 28100 47700 4
N 28100 46800 28100 46700 4
N 24500 47500 24200 47500 4
N 24200 47100 24200 47900 4
C 23500 47700 1 270 0 capacitor-1.sym
{
T 24200 47500 5 10 0 1 270 0 1
device=CAPACITOR
T 24000 47600 5 10 1 1 180 0 1
refdes=C6
T 24000 47100 5 10 1 1 180 0 1
value=1u
T 23500 47700 5 10 0 1 0 0 1
footprint=0603
}
N 24500 47100 24200 47100 4
N 23700 47700 23700 47900 4
N 24500 47900 19800 47900 4
N 24500 45100 23200 45100 4
N 23200 45100 23200 47900 4
N 38200 42900 39000 42900 4
N 38600 42900 38600 42100 4
N 38600 42100 39000 42100 4
N 39000 42500 38600 42500 4
N 38200 42900 38200 42600 4
N 38200 40500 39000 40500 4
N 38600 40500 38600 39700 4
N 38600 39700 39000 39700 4
N 39000 40100 38600 40100 4
N 38200 40500 38200 40200 4
N 38600 41700 38600 40900 4
N 38600 40900 39000 40900 4
N 38600 41300 39000 41300 4
N 39000 43300 38600 43300 4
N 38600 43300 38600 42900 4
N 39000 44900 38600 44900 4
N 31200 43700 39000 43700 4
N 39000 44100 38600 44100 4
C 19800 48900 1 0 1 header3-1.sym
{
T 18800 49550 5 10 0 1 0 6 1
device=HEADER3
T 19400 50200 5 10 1 1 0 6 1
refdes=J1
T 19800 48900 5 10 0 1 0 0 1
footprint=JUMPER3
}
C 18800 51200 1 0 0 con_SMA.sym
{
T 19000 51450 5 10 1 1 0 0 1
refdes=SMA1
T 18800 51200 5 10 0 1 0 0 1
footprint=sma_jack
T 18800 51200 5 10 0 1 0 0 1
device=SMA
}
N 18900 51100 18900 51200 4
N 42600 46100 42800 46100 4
N 42800 46100 42800 45700 4
N 42600 45700 42900 45700 4
C 31800 41500 1 0 0 fb.sym
{
T 32200 42000 5 10 1 1 0 4 1
refdes=FB3
T 31800 43200 5 10 0 1 0 0 1
device=HI1206N101R-10
T 31800 41500 5 10 0 1 0 0 1
footprint=1206
}
C 36400 41700 1 270 0 capacitor-1.sym
{
T 37100 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 36500 41500 5 10 1 1 180 0 1
refdes=C45
T 36500 41100 5 10 1 1 180 0 1
value=1n
T 36400 41700 5 10 0 1 0 0 1
footprint=0603
}
C 37000 41700 1 270 0 capacitor-1.sym
{
T 37700 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 37100 41500 5 10 1 1 180 0 1
refdes=C46
T 37200 41100 5 10 1 1 180 0 1
value=0.1u
T 37000 41700 5 10 0 1 0 0 1
footprint=0603
}
C 35000 41700 1 270 0 capacitor-1.sym
{
T 35700 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 35100 41500 5 10 1 1 180 0 1
refdes=C42
T 35100 41100 5 10 1 1 180 0 1
value=1n
T 35000 41700 5 10 0 1 0 0 1
footprint=0603
}
C 35600 41700 1 270 0 capacitor-1.sym
{
T 36300 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 35700 41500 5 10 1 1 180 0 1
refdes=C44
T 35800 41100 5 10 1 1 180 0 1
value=0.1u
T 35600 41700 5 10 0 1 0 0 1
footprint=0603
}
C 33600 41700 1 270 0 capacitor-1.sym
{
T 34300 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 33700 41500 5 10 1 1 180 0 1
refdes=C37
T 33700 41100 5 10 1 1 180 0 1
value=1n
T 33600 41700 5 10 0 1 0 0 1
footprint=0603
}
C 34200 41700 1 270 0 capacitor-1.sym
{
T 34900 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 34300 41500 5 10 1 1 180 0 1
refdes=C39
T 34400 41100 5 10 1 1 180 0 1
value=0.1u
T 34200 41700 5 10 0 1 0 0 1
footprint=0603
}
C 32800 41700 1 270 0 capacitor-1.sym
{
T 33500 41500 5 10 0 1 270 0 1
device=CAPACITOR
T 32900 41500 5 10 1 1 180 0 1
refdes=C34
T 32900 41100 5 10 1 1 180 0 1
value=10u
T 32800 41700 5 10 0 1 0 0 1
footprint=0805
}
N 33000 40800 37200 40800 4
N 31800 41700 31500 41700 4
N 39000 44500 38600 44500 4
N 39000 41700 32600 41700 4
C 30400 43500 1 0 0 fb.sym
{
T 30800 44000 5 10 1 1 0 4 1
refdes=FB2
T 30400 45200 5 10 0 1 0 0 1
device=HI1206N101R-10
T 30400 43500 5 10 0 1 0 0 1
footprint=1206
}
C 36400 43700 1 270 0 capacitor-1.sym
{
T 37100 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 36600 43500 5 10 1 1 180 0 1
refdes=C40
T 36500 43100 5 10 1 1 180 0 1
value=1n
T 36400 43700 5 10 0 1 0 0 1
footprint=0603
}
C 37000 43700 1 270 0 capacitor-1.sym
{
T 37700 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 37100 43500 5 10 1 1 180 0 1
refdes=C43
T 37200 43100 5 10 1 1 180 0 1
value=0.1u
T 37000 43700 5 10 0 1 0 0 1
footprint=0603
}
C 35000 43700 1 270 0 capacitor-1.sym
{
T 35700 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 35100 43500 5 10 1 1 180 0 1
refdes=C36
T 35100 43100 5 10 1 1 180 0 1
value=1n
T 35000 43700 5 10 0 1 0 0 1
footprint=0603
}
C 35600 43700 1 270 0 capacitor-1.sym
{
T 36300 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 35700 43500 5 10 1 1 180 0 1
refdes=C38
T 35800 43100 5 10 1 1 180 0 1
value=0.1u
T 35600 43700 5 10 0 1 0 0 1
footprint=0603
}
C 33600 43700 1 270 0 capacitor-1.sym
{
T 34300 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 33700 43500 5 10 1 1 180 0 1
refdes=C31
T 33700 43100 5 10 1 1 180 0 1
value=1n
T 33600 43700 5 10 0 1 0 0 1
footprint=0603
}
C 34200 43700 1 270 0 capacitor-1.sym
{
T 34900 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 34300 43500 5 10 1 1 180 0 1
refdes=C33
T 34400 43100 5 10 1 1 180 0 1
value=0.1u
T 34200 43700 5 10 0 1 0 0 1
footprint=0603
}
C 31400 43700 1 270 0 capacitor-1.sym
{
T 32100 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 31500 43500 5 10 1 1 180 0 1
refdes=C26
T 31500 43100 5 10 1 1 180 0 1
value=10u
T 31400 43700 5 10 0 1 0 0 1
footprint=0805
}
N 31600 42800 37200 42800 4
N 30400 43700 30100 43700 4
C 32200 43700 1 270 0 capacitor-1.sym
{
T 32900 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 32300 43500 5 10 1 1 180 0 1
refdes=C27
T 32300 43100 5 10 1 1 180 0 1
value=1n
T 32200 43700 5 10 0 1 0 0 1
footprint=0603
}
C 32800 43700 1 270 0 capacitor-1.sym
{
T 33500 43500 5 10 0 1 270 0 1
device=CAPACITOR
T 32900 43500 5 10 1 1 180 0 1
refdes=C29
T 33000 43100 5 10 1 1 180 0 1
value=0.1u
T 32800 43700 5 10 0 1 0 0 1
footprint=0603
}
N 27700 51400 27700 51600 4
N 27700 51500 27300 51500 4
N 27300 51500 27300 51400 4
N 28200 51700 28200 51800 4
N 28200 51800 28050 51800 4
N 28050 51200 28200 51200 4
N 28200 51200 28200 51300 4
C 27600 50000 1 0 0 con_SMA.sym
{
T 27800 50250 5 10 1 1 0 0 1
refdes=SMA4
T 27600 50000 5 10 0 1 0 0 1
footprint=sma_jack
T 27600 50000 5 10 0 1 0 0 1
device=SMA
}
C 27600 49800 1 180 1 con_SMA.sym
{
T 27800 49550 5 10 1 1 180 6 1
refdes=SMA5
T 27600 49800 5 10 0 1 0 0 1
footprint=sma_jack
T 27600 49800 5 10 0 1 0 0 1
device=SMA
}
N 27700 49800 27700 50000 4
N 27700 49900 27300 49900 4
N 27300 49900 27300 49800 4
N 28200 50100 28200 50200 4
N 28200 50200 28050 50200 4
N 28050 49600 28200 49600 4
N 28200 49600 28200 49700 4
N 21700 39100 21700 39000 4
N 21700 38000 22200 38000 4
N 22200 38000 22200 38300 4
N 22200 38300 22500 38300 4
C 21700 51500 1 180 1 resistor-2.sym
{
T 22100 51150 5 10 0 1 180 6 1
device=RESISTOR
T 22100 51600 5 10 1 1 0 6 1
refdes=R1
T 22200 51600 5 10 1 1 0 0 1
value=2k
T 21700 51500 5 10 0 1 0 0 1
footprint=0603
}
C 21700 51800 1 0 0 capacitor-1.sym
{
T 21900 52500 5 10 0 1 0 0 1
device=CAPACITOR
T 22000 52200 5 10 1 1 180 0 1
refdes=C2
T 22600 52200 5 10 1 1 180 0 1
value=1n
T 21700 51800 5 10 0 1 0 0 1
footprint=0603
}
N 21700 52000 21600 52000 4
N 22600 52000 22700 52000 4
N 22700 52000 22700 51400 4
C 23200 50900 1 90 1 capacitor-1.sym
{
T 22500 50700 5 10 0 1 270 2 1
device=CAPACITOR
T 22700 50700 5 10 1 1 180 6 1
refdes=C3
T 22600 50300 5 10 1 1 180 6 1
value=1u
T 23200 50900 5 10 0 1 0 0 1
footprint=0603
}
N 22600 51400 23300 51400 4
C 21700 51100 1 180 1 resistor-2.sym
{
T 22100 50750 5 10 0 1 180 6 1
device=RESISTOR
T 22000 50700 5 10 1 1 0 6 1
refdes=R2
T 22200 50700 5 10 1 1 0 0 1
value=2k
T 21700 51100 5 10 0 1 90 0 1
footprint=0603
}
C 28400 51800 1 180 1 resistor-2.sym
{
T 28800 51450 5 10 0 1 180 6 1
device=RESISTOR
T 28900 51900 5 10 1 1 0 6 1
refdes=R3
T 29000 51900 5 10 1 1 0 0 1
value=0
T 28400 51800 5 10 0 1 0 0 1
footprint=0603
}
C 28400 51400 1 180 1 resistor-2.sym
{
T 28800 51050 5 10 0 1 180 6 1
device=RESISTOR
T 28900 51000 5 10 1 1 0 6 1
refdes=R4
T 29000 51000 5 10 1 1 0 0 1
value=0
T 28400 51400 5 10 0 1 0 0 1
footprint=0603
}
C 28400 50200 1 180 1 resistor-2.sym
{
T 28800 49850 5 10 0 1 180 6 1
device=RESISTOR
T 28900 50300 5 10 1 1 0 6 1
refdes=R6
T 29000 50300 5 10 1 1 0 0 1
value=0
T 28400 50200 5 10 0 1 0 0 1
footprint=0603
}
C 28400 49800 1 180 1 resistor-2.sym
{
T 28800 49450 5 10 0 1 180 6 1
device=RESISTOR
T 28900 49400 5 10 1 1 0 6 1
refdes=R10
T 29000 49400 5 10 1 1 0 0 1
value=0
T 28400 49800 5 10 0 1 0 0 1
footprint=0603
}
C 28700 50900 1 180 1 resistor-2.sym
{
T 29100 50550 5 10 0 1 180 6 1
device=RESISTOR
T 29100 50500 5 10 1 1 0 6 1
refdes=R7
T 29200 50500 5 10 1 1 0 0 1
value=50
T 28700 50900 5 10 0 1 0 0 1
footprint=0603
}
N 29900 51300 29300 51300 4
N 29600 50800 29700 50800 4
N 29700 50800 29700 51300 4
N 28700 50800 28500 50800 4
C 28700 49300 1 180 1 resistor-2.sym
{
T 29100 48950 5 10 0 1 180 6 1
device=RESISTOR
T 29100 48900 5 10 1 1 0 6 1
refdes=R13
T 29200 48900 5 10 1 1 0 0 1
value=50
T 28700 49300 5 10 0 1 0 0 1
footprint=0603
}
N 28500 49200 28700 49200 4
N 29600 49200 29700 49200 4
N 29700 49200 29700 49700 4
N 29300 49700 29900 49700 4
N 29300 50100 29900 50100 4
N 29300 51700 29900 51700 4
N 28200 51700 28400 51700 4
N 28200 51300 28400 51300 4
N 28200 50100 28400 50100 4
N 28200 49700 28400 49700 4
N 42600 45300 42900 45300 4
N 42600 44900 42900 44900 4
N 42600 44500 42900 44500 4
N 42600 44100 42900 44100 4
N 42600 43700 42900 43700 4
N 42600 43300 42900 43300 4
N 42600 42900 42900 42900 4
N 42600 42500 42900 42500 4
N 42600 42100 42900 42100 4
N 42600 41700 42900 41700 4
N 42600 41300 42900 41300 4
N 42600 40900 42900 40900 4
N 42600 40500 42900 40500 4
N 42600 40100 42900 40100 4
N 42600 39700 42900 39700 4
C 28900 47900 1 0 0 vcc.sym
{
T 28900 49600 5 8 0 0 0 0 1
footprint=none
T 28900 49400 5 8 0 0 0 0 1
symversion=1.0
T 28900 47900 5 10 0 1 0 0 1
net=+3V3VA:1
T 29000 47900 5 10 1 1 0 0 1
value=+3V3VA
}
C 28800 45100 1 0 0 vcc.sym
{
T 28800 46800 5 8 0 0 0 0 1
footprint=none
T 28800 46600 5 8 0 0 0 0 1
symversion=1.0
T 28800 45100 5 10 0 0 0 0 1
net=+3V3VD:1
T 28900 45100 5 10 1 1 0 0 1
value=+3V3VD
}
C 30000 43700 1 0 0 vcc.sym
{
T 30000 45400 5 8 0 0 0 0 1
footprint=none
T 30000 45200 5 8 0 0 0 0 1
symversion=1.0
T 30000 43700 5 10 0 1 0 0 1
net=+3V3VA:1
T 29400 43700 5 10 1 1 0 0 1
value=+3V3VA
}
C 31400 41700 1 0 0 vcc.sym
{
T 31400 43400 5 8 0 0 0 0 1
footprint=none
T 31400 43200 5 8 0 0 0 0 1
symversion=1.0
T 31400 41700 5 10 0 0 0 0 1
net=+3V3VD:1
T 30800 41700 5 10 1 1 0 0 1
value=+3V3VD
}
C 37100 39600 1 0 0 vcc.sym
{
T 37100 41300 5 8 0 0 0 0 1
footprint=none
T 37100 41100 5 8 0 0 0 0 1
symversion=1.0
T 37100 39600 5 10 0 0 0 0 1
net=-VS:1
T 37200 39600 5 10 1 1 0 0 1
value=-VS
}
C 26100 51000 1 0 0 vcc.sym
{
T 26100 52700 5 8 0 0 0 0 1
footprint=none
T 26100 52500 5 8 0 0 0 0 1
symversion=1.0
T 26100 51000 5 10 0 0 0 0 1
net=+3V3VD:1
T 26200 51000 5 10 1 1 0 0 1
value=+3V3VD
}
C 32200 46900 1 0 0 ADA4932-2.sym
{
T 34000 52600 5 10 1 1 0 6 1
refdes=U4
T 32600 52800 5 10 0 0 0 0 1
device=ADA4932-2YCPZ
T 32600 53000 5 10 0 0 0 0 1
footprint=QFN24_4_EP
}
C 46600 44300 1 180 0 output-1.sym
{
T 46500 44000 5 10 0 0 180 0 1
device=OUTPUT
T 46600 44300 5 10 0 0 0 0 1
net=CLK_DE0:1
T 44900 44100 5 10 1 1 0 0 1
value=CLK_DE0
}
C 49200 44300 1 180 0 input-1.sym
{
T 49200 44000 5 10 0 0 180 0 1
device=INPUT
T 49200 44300 5 10 0 0 180 0 1
net=CLK_ADC:1
T 50100 44300 5 10 1 1 180 0 1
value=CLK_ADC
}
C 45800 51300 1 0 0 input-1.sym
{
T 45800 51600 5 10 0 0 0 0 1
device=INPUT
T 45800 51300 5 10 0 0 0 0 1
net=OTR_A:1
T 45100 51300 5 10 1 1 0 0 1
value=OTR_A
}
C 45800 47700 1 0 0 input-1.sym
{
T 45800 48000 5 10 0 0 0 0 1
device=INPUT
T 45800 47700 5 10 0 0 0 0 1
net=OTR_B:1
T 45100 47700 5 10 1 1 0 0 1
value=OTR_B
}
C 49200 45100 1 180 0 input-1.sym
{
T 49200 44800 5 10 0 0 180 0 1
device=INPUT
T 49200 45100 5 10 0 0 180 0 1
net=DB02:1
T 49700 45100 5 10 1 1 180 0 1
value=DB02
}
C 45800 45300 1 0 0 input-1.sym
{
T 45800 45600 5 10 0 0 0 0 1
device=INPUT
T 45800 45300 5 10 0 0 0 0 1
net=DB03:1
T 45300 45300 5 10 1 1 0 0 1
value=DB03
}
C 49200 45900 1 180 0 input-1.sym
{
T 49200 45600 5 10 0 0 180 0 1
device=INPUT
T 49200 45900 5 10 0 0 180 0 1
net=DB06:1
T 49700 45900 5 10 1 1 180 0 1
value=DB06
}
C 45800 44500 1 0 0 input-1.sym
{
T 45800 44800 5 10 0 0 0 0 1
device=INPUT
T 45800 44500 5 10 0 0 0 0 1
net=DB00:1
T 45300 44500 5 10 1 1 0 0 1
value=DB00
}
C 45800 44900 1 0 0 input-1.sym
{
T 45800 45200 5 10 0 0 0 0 1
device=INPUT
T 45800 44900 5 10 0 0 0 0 1
net=DB01:1
T 45300 44900 5 10 1 1 0 0 1
value=DB01
}
C 49200 45500 1 180 0 input-1.sym
{
T 49200 45200 5 10 0 0 180 0 1
device=INPUT
T 49200 45500 5 10 0 0 180 0 1
net=DB04:1
T 49700 45500 5 10 1 1 180 0 1
value=DB04
}
C 45800 45700 1 0 0 input-1.sym
{
T 45800 46000 5 10 0 0 0 0 1
device=INPUT
T 45800 45700 5 10 0 0 0 0 1
net=DB05:1
T 45300 45700 5 10 1 1 0 0 1
value=DB05
}
C 45800 46500 1 0 0 input-1.sym
{
T 45800 46800 5 10 0 0 0 0 1
device=INPUT
T 45800 46500 5 10 0 0 0 0 1
net=DB08:1
T 45300 46500 5 10 1 1 0 0 1
value=DB08
}
C 49200 46700 1 180 0 input-1.sym
{
T 49200 46400 5 10 0 0 180 0 1
device=INPUT
T 49200 46700 5 10 0 0 180 0 1
net=DB07:1
T 49700 46700 5 10 1 1 180 0 1
value=DB07
}
C 45800 46900 1 0 0 input-1.sym
{
T 45800 47200 5 10 0 0 0 0 1
device=INPUT
T 45800 46900 5 10 0 0 0 0 1
net=DB10:1
T 45300 46900 5 10 1 1 0 0 1
value=DB10
}
C 49200 47500 1 180 0 input-1.sym
{
T 49200 47200 5 10 0 0 180 0 1
device=INPUT
T 49200 47500 5 10 0 0 180 0 1
net=DB11:1
T 49700 47500 5 10 1 1 180 0 1
value=DB11
}
C 45800 46300 1 270 0 gnd.sym
C 49200 47100 1 180 0 input-1.sym
{
T 49200 46800 5 10 0 0 180 0 1
device=INPUT
T 49200 47100 5 10 0 0 180 0 1
net=DB09:1
T 49700 47100 5 10 1 1 180 0 1
value=DB09
}
C 45800 47300 1 0 0 input-1.sym
{
T 45800 47600 5 10 0 0 0 0 1
device=INPUT
T 45800 47300 5 10 0 0 0 0 1
net=DB12:1
T 45300 47300 5 10 1 1 0 0 1
value=DB12
}
C 49200 47900 1 180 0 input-1.sym
{
T 49200 47600 5 10 0 0 180 0 1
device=INPUT
T 49200 47900 5 10 0 0 180 0 1
net=DB13:1
T 49700 47900 5 10 1 1 180 0 1
value=DB13
}
C 49200 48300 1 180 0 input-1.sym
{
T 49200 48000 5 10 0 0 180 0 1
device=INPUT
T 49200 48300 5 10 0 0 180 0 1
net=DA00:1
T 49700 48300 5 10 1 1 180 0 1
value=DA00
}
C 45800 48100 1 0 0 input-1.sym
{
T 45800 48400 5 10 0 0 0 0 1
device=INPUT
T 45800 48100 5 10 0 0 0 0 1
net=DA01:1
T 45300 48100 5 10 1 1 0 0 1
value=DA01
}
C 49200 49100 1 180 0 input-1.sym
{
T 49200 48800 5 10 0 0 180 0 1
device=INPUT
T 49200 49100 5 10 0 0 180 0 1
net=DA04:1
T 49700 49100 5 10 1 1 180 0 1
value=DA04
}
C 45800 48900 1 0 0 input-1.sym
{
T 45800 49200 5 10 0 0 0 0 1
device=INPUT
T 45800 48900 5 10 0 0 0 0 1
net=DA05:1
T 45300 48900 5 10 1 1 0 0 1
value=DA05
}
C 49200 50300 1 180 0 input-1.sym
{
T 49200 50000 5 10 0 0 180 0 1
device=INPUT
T 49200 50300 5 10 0 0 180 0 1
net=DA08:1
T 49700 50300 5 10 1 1 180 0 1
value=DA08
}
C 49200 48700 1 180 0 input-1.sym
{
T 49200 48400 5 10 0 0 180 0 1
device=INPUT
T 49200 48700 5 10 0 0 180 0 1
net=DA02:1
T 49700 48700 5 10 1 1 180 0 1
value=DA02
}
C 45800 48500 1 0 0 input-1.sym
{
T 45800 48800 5 10 0 0 0 0 1
device=INPUT
T 45800 48500 5 10 0 0 0 0 1
net=DA03:1
T 45300 48500 5 10 1 1 0 0 1
value=DA03
}
C 49200 49500 1 180 0 input-1.sym
{
T 49200 49200 5 10 0 0 180 0 1
device=INPUT
T 49200 49500 5 10 0 0 180 0 1
net=DA06:1
T 49700 49500 5 10 1 1 180 0 1
value=DA06
}
C 45800 49300 1 0 0 input-1.sym
{
T 45800 49600 5 10 0 0 0 0 1
device=INPUT
T 45800 49300 5 10 0 0 0 0 1
net=DA07:1
T 45300 49300 5 10 1 1 0 0 1
value=DA07
}
C 49200 50700 1 180 0 input-1.sym
{
T 49200 50400 5 10 0 0 180 0 1
device=INPUT
T 49200 50700 5 10 0 0 180 0 1
net=DA10:1
T 49700 50700 5 10 1 1 180 0 1
value=DA10
}
C 45800 50500 1 0 0 input-1.sym
{
T 45800 50800 5 10 0 0 0 0 1
device=INPUT
T 45800 50500 5 10 0 0 0 0 1
net=DA11:1
T 45300 50500 5 10 1 1 0 0 1
value=DA11
}
C 45800 49900 1 270 0 gnd.sym
C 45800 50100 1 0 0 input-1.sym
{
T 45800 50400 5 10 0 0 0 0 1
device=INPUT
T 45800 50100 5 10 0 0 0 0 1
net=DA09:1
T 45300 50100 5 10 1 1 0 0 1
value=DA09
}
C 49200 51100 1 180 0 input-1.sym
{
T 49200 50800 5 10 0 0 180 0 1
device=INPUT
T 49200 51100 5 10 0 0 180 0 1
net=DA12:1
T 49700 51100 5 10 1 1 180 0 1
value=DA12
}
C 45800 50900 1 0 0 input-1.sym
{
T 45800 51200 5 10 0 0 0 0 1
device=INPUT
T 45800 50900 5 10 0 0 0 0 1
net=DA13:1
T 45300 50900 5 10 1 1 0 0 1
value=DA13
}
C 43700 45800 1 180 0 input-1.sym
{
T 43700 45500 5 10 0 0 180 0 1
device=INPUT
T 43700 45800 5 10 0 0 180 0 1
net=CLK_ADC:1
T 44600 45800 5 10 1 1 180 0 1
value=CLK_ADC
}
C 42900 45200 1 0 0 output-1.sym
{
T 43000 45500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 45200 5 10 0 0 180 0 1
net=OTR_B:1
T 44400 45400 5 10 1 1 180 0 1
value=OTR_B
}
C 42900 52000 1 0 0 output-1.sym
{
T 43000 52300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 52000 5 10 0 0 180 0 1
net=OTR_A:1
T 44400 52200 5 10 1 1 180 0 1
value=OTR_A
}
C 42900 51600 1 0 0 output-1.sym
{
T 43000 51900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 51600 5 10 0 0 180 0 1
net=DA13:1
T 44200 51800 5 10 1 1 180 0 1
value=DA13
}
C 42900 51200 1 0 0 output-1.sym
{
T 43000 51500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 51200 5 10 0 0 180 0 1
net=DA12:1
T 44200 51400 5 10 1 1 180 0 1
value=DA12
}
C 42900 50800 1 0 0 output-1.sym
{
T 43000 51100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 50800 5 10 0 0 180 0 1
net=DA11:1
T 44200 51000 5 10 1 1 180 0 1
value=DA11
}
C 42900 50400 1 0 0 output-1.sym
{
T 43000 50700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 50400 5 10 0 0 180 0 1
net=DA10:1
T 44200 50600 5 10 1 1 180 0 1
value=DA10
}
C 42900 50000 1 0 0 output-1.sym
{
T 43000 50300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 50000 5 10 0 0 180 0 1
net=DA09:1
T 44200 50200 5 10 1 1 180 0 1
value=DA09
}
C 42900 49600 1 0 0 output-1.sym
{
T 43000 49900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 49600 5 10 0 0 180 0 1
net=DA08:1
T 44200 49800 5 10 1 1 180 0 1
value=DA08
}
C 42900 49200 1 0 0 output-1.sym
{
T 43000 49500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 49200 5 10 0 0 180 0 1
net=DA07:1
T 44200 49400 5 10 1 1 180 0 1
value=DA07
}
C 42900 48800 1 0 0 output-1.sym
{
T 43000 49100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 48800 5 10 0 0 180 0 1
net=DA06:1
T 44200 49000 5 10 1 1 180 0 1
value=DA06
}
C 42900 48400 1 0 0 output-1.sym
{
T 43000 48700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 48400 5 10 0 0 180 0 1
net=DA05:1
T 44200 48600 5 10 1 1 180 0 1
value=DA05
}
C 42900 48000 1 0 0 output-1.sym
{
T 43000 48300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 48000 5 10 0 0 180 0 1
net=DA04:1
T 44200 48200 5 10 1 1 180 0 1
value=DA04
}
C 42900 47600 1 0 0 output-1.sym
{
T 43000 47900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 47600 5 10 0 0 180 0 1
net=DA03:1
T 44200 47800 5 10 1 1 180 0 1
value=DA03
}
C 42900 47200 1 0 0 output-1.sym
{
T 43000 47500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 47200 5 10 0 0 180 0 1
net=DA02:1
T 44200 47400 5 10 1 1 180 0 1
value=DA02
}
C 42900 46800 1 0 0 output-1.sym
{
T 43000 47100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 46800 5 10 0 0 180 0 1
net=DA01:1
T 44200 47000 5 10 1 1 180 0 1
value=DA01
}
C 42900 46400 1 0 0 output-1.sym
{
T 43000 46700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 46400 5 10 0 0 180 0 1
net=DA00:1
T 44200 46600 5 10 1 1 180 0 1
value=DA00
}
C 42900 44800 1 0 0 output-1.sym
{
T 43000 45100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 44800 5 10 0 0 180 0 1
net=DB13:1
T 44200 45000 5 10 1 1 180 0 1
value=DB13
}
C 42900 44400 1 0 0 output-1.sym
{
T 43000 44700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 44400 5 10 0 0 180 0 1
net=DB12:1
T 44200 44600 5 10 1 1 180 0 1
value=DB12
}
C 42900 44000 1 0 0 output-1.sym
{
T 43000 44300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 44000 5 10 0 0 180 0 1
net=DB11:1
T 44200 44200 5 10 1 1 180 0 1
value=DB11
}
C 42900 43600 1 0 0 output-1.sym
{
T 43000 43900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 43600 5 10 0 0 180 0 1
net=DB10:1
T 44200 43800 5 10 1 1 180 0 1
value=DB10
}
C 42900 43200 1 0 0 output-1.sym
{
T 43000 43500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 43200 5 10 0 0 180 0 1
net=DB09:1
T 44200 43400 5 10 1 1 180 0 1
value=DB09
}
C 42900 42800 1 0 0 output-1.sym
{
T 43000 43100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 42800 5 10 0 0 180 0 1
net=DB08:1
T 44200 43000 5 10 1 1 180 0 1
value=DB08
}
C 42900 42400 1 0 0 output-1.sym
{
T 43000 42700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 42400 5 10 0 0 180 0 1
net=DB07:1
T 44200 42600 5 10 1 1 180 0 1
value=DB07
}
C 42900 42000 1 0 0 output-1.sym
{
T 43000 42300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 42000 5 10 0 0 180 0 1
net=DB06:1
T 44200 42200 5 10 1 1 180 0 1
value=DB06
}
C 42900 41600 1 0 0 output-1.sym
{
T 43000 41900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 41600 5 10 0 0 180 0 1
net=DB05:1
T 44200 41800 5 10 1 1 180 0 1
value=DB05
}
C 42900 41200 1 0 0 output-1.sym
{
T 43000 41500 5 10 0 0 0 0 1
device=OUTPUT
T 42900 41200 5 10 0 0 180 0 1
net=DB04:1
T 44200 41400 5 10 1 1 180 0 1
value=DB04
}
C 42900 40800 1 0 0 output-1.sym
{
T 43000 41100 5 10 0 0 0 0 1
device=OUTPUT
T 42900 40800 5 10 0 0 180 0 1
net=DB03:1
T 44200 41000 5 10 1 1 180 0 1
value=DB03
}
C 42900 40400 1 0 0 output-1.sym
{
T 43000 40700 5 10 0 0 0 0 1
device=OUTPUT
T 42900 40400 5 10 0 0 180 0 1
net=DB02:1
T 44200 40600 5 10 1 1 180 0 1
value=DB02
}
C 42900 40000 1 0 0 output-1.sym
{
T 43000 40300 5 10 0 0 0 0 1
device=OUTPUT
T 42900 40000 5 10 0 0 180 0 1
net=DB01:1
T 44200 40200 5 10 1 1 180 0 1
value=DB01
}
C 42900 39600 1 0 0 output-1.sym
{
T 43000 39900 5 10 0 0 0 0 1
device=OUTPUT
T 42900 39600 5 10 0 0 180 0 1
net=DB00:1
T 44200 39800 5 10 1 1 180 0 1
value=DB00
}
C 28400 43600 1 0 0 gnd.sym
C 38100 39900 1 0 0 gnd.sym
C 35400 48100 1 0 0 vcc.sym
{
T 35400 49800 5 8 0 0 0 0 1
footprint=none
T 35400 49600 5 8 0 0 0 0 1
symversion=1.0
T 35400 48100 5 10 0 0 0 0 1
net=-VS:1
T 35500 48100 5 10 1 1 0 0 1
value=-VS
}
C 26000 51700 1 0 0 output-1.sym
{
T 26100 52000 5 10 0 0 0 0 1
device=OUTPUT
T 26000 51700 5 10 0 0 180 0 1
net=CLK_ADCMP:1
T 27200 52100 5 10 1 1 180 0 1
value=CLK_ADCMP
}
N 25600 51800 25600 51400 4
C 23600 43600 1 0 0 gnd.sym
C 33300 40500 1 0 0 gnd.sym
C 38100 48000 1 0 0 gnd.sym
C 27200 41600 1 90 0 gnd.sym
C 47000 40700 1 270 0 gnd.sym
N 47300 41800 47500 41800 4
N 47300 41400 47500 41400 4
N 47300 41000 47500 41000 4
N 47300 40600 47500 40600 4
C 45800 51700 1 0 0 input-1.sym
{
T 45800 52000 5 10 0 0 0 0 1
device=INPUT
T 45800 51700 5 10 0 0 0 0 1
net=RESET_N:1
T 44900 51700 5 10 1 1 0 0 1
value=RESET_N
}
C 49200 51500 1 180 0 input-1.sym
{
T 49200 51200 5 10 0 0 180 0 1
device=INPUT
T 49200 51500 5 10 0 0 180 0 1
net=UART_RX:1
T 50100 51500 5 10 1 1 180 0 1
value=UART_RX
}
C 46500 41300 1 0 0 input-1.sym
{
T 46500 41600 5 10 0 0 0 0 1
device=INPUT
T 46500 41300 5 10 0 0 0 0 1
net=UART_TX:1
T 45600 41300 5 10 1 1 0 0 1
value=UART_TX
}
C 48400 51700 1 0 0 output-1.sym
{
T 48500 52000 5 10 0 0 0 0 1
device=OUTPUT
T 48400 51700 5 10 0 0 180 0 1
net=UART_TX:1
T 50100 51900 5 10 1 1 180 0 1
value=UART_TX
}
C 47300 41100 1 180 0 output-1.sym
{
T 47200 40800 5 10 0 0 180 0 1
device=OUTPUT
T 47300 41100 5 10 0 0 0 0 1
net=UART_RX:1
T 45600 40900 5 10 1 1 0 0 1
value=UART_RX
}
C 47300 41900 1 180 0 output-1.sym
{
T 47200 41600 5 10 0 0 180 0 1
device=OUTPUT
T 47300 41900 5 10 0 0 0 0 1
net=RESET_N:1
T 45600 41700 5 10 1 1 0 0 1
value=RESET_N
}
N 24300 50200 24300 50300 4
N 21600 52000 21600 51400 4
N 22600 51000 23300 51000 4
C 19800 51600 1 180 1 capacitor-1.sym
{
T 20000 50900 5 10 0 1 0 2 1
device=CAPACITOR
T 20100 51100 5 10 1 1 0 6 1
refdes=C1
T 20700 51100 5 10 1 1 0 6 1
value=0.1u
T 19800 51600 5 10 0 1 90 0 1
footprint=0603
}
N 19250 51400 19800 51400 4
N 20700 51400 21700 51400 4
N 21600 51000 21700 51000 4
N 23000 49900 23000 50000 4
N 21600 51000 21600 51400 4
C 20000 49400 1 0 0 output-1.sym
{
T 20100 49700 5 10 0 0 0 0 1
device=OUTPUT
T 20000 49400 5 10 0 0 180 0 1
net=CLK_ADC:1
T 21800 49600 5 10 1 1 180 0 1
value=CLK_ADC
}
C 20800 50000 1 180 0 input-1.sym
{
T 20800 49700 5 10 0 0 180 0 1
device=INPUT
T 20800 50000 5 10 0 0 180 0 1
net=CLK_DE0:1
T 21700 50000 5 10 1 1 180 0 1
value=CLK_DE0
}
N 20000 49900 19800 49900 4
N 20000 49500 19800 49500 4
C 20800 49200 1 180 0 input-1.sym
{
T 20800 48900 5 10 0 0 180 0 1
device=INPUT
T 20800 49200 5 10 0 0 180 0 1
net=CLK_ADCMP:1
T 22000 49200 5 10 1 1 180 0 1
value=CLK_ADCMP
}
N 20000 49100 19800 49100 4
N 23000 51000 23000 50900 4
C 22400 37800 1 0 0 ADP3330.sym
{
T 24200 39600 5 10 1 1 0 6 1
refdes=U5
T 22800 39800 5 10 0 0 0 0 1
device=ADP3330ARTZ
T 22800 40000 5 10 0 0 0 0 1
footprint=SOT26
}
C 24400 43800 1 0 0 ADP3330.sym
{
T 26200 45600 5 10 1 1 0 6 1
refdes=U3
T 24800 45800 5 10 0 0 0 0 1
device=ADP3330ARTZ
T 24800 46000 5 10 0 0 0 0 1
footprint=SOT26
}
N 24200 44000 24200 44300 4
N 24200 44300 24500 44300 4
C 26700 44200 1 0 0 resistor-2.sym
{
T 27100 44550 5 10 0 1 0 0 1
device=RESISTOR
T 26800 44000 5 10 1 1 0 0 1
refdes=R19
T 27200 44000 5 10 1 1 0 0 1
value=330k
T 26700 44200 5 10 0 1 0 0 1
footprint=0603
}
N 27600 44700 27900 44700 4
N 26700 44300 26500 44300 4
N 27600 44300 27900 44300 4
C 31700 39100 1 270 0 capacitor-1.sym
{
T 32400 38900 5 10 0 1 270 0 1
device=CAPACITOR
T 32300 39000 5 10 1 1 180 0 1
refdes=C41
T 32200 38500 5 10 1 1 180 0 1
value=1u
T 31700 39100 5 10 0 1 0 0 1
footprint=0603
}
C 25800 50000 1 270 1 capacitor-1.sym
{
T 26500 50200 5 10 0 1 90 2 1
device=CAPACITOR
T 26100 50700 5 10 1 1 180 6 1
refdes=C5
T 26100 50300 5 10 1 1 180 6 1
value=0.1u
T 25800 50000 5 10 0 1 180 0 1
footprint=0603
}
C 25200 50000 1 270 1 capacitor-1.sym
{
T 25900 50200 5 10 0 1 90 2 1
device=CAPACITOR
T 25400 50700 5 10 1 1 180 6 1
refdes=C4
T 25400 50300 5 10 1 1 180 6 1
value=100p
T 25200 50000 5 10 0 1 180 0 1
footprint=0603
}
C 23200 50200 1 0 0 ADCMP600.sym
{
T 25000 51900 5 10 1 1 0 6 1
refdes=U1
T 23600 52100 5 10 0 0 0 0 1
device=ADCMP600BRJZ
T 23600 52300 5 10 0 0 0 0 1
footprint=SOT25_12345
}
N 25300 51000 26200 51000 4
N 25400 49900 26000 49900 4
N 25400 50900 25400 51000 4
N 26000 51000 26000 50900 4
N 25400 49900 25400 50000 4
N 26000 50000 26000 49900 4
C 36000 50400 1 0 1 resistor-2.sym
{
T 35600 50750 5 10 0 1 0 6 1
device=RESISTOR
T 35500 50700 5 10 1 1 0 6 1
refdes=R21
T 35600 50700 5 10 1 1 0 0 1
value=33
T 36000 50400 5 10 0 1 0 0 1
footprint=0603
}
C 35300 50000 1 0 1 resistor-2.sym
{
T 34900 50350 5 10 0 1 0 6 1
device=RESISTOR
T 34800 50300 5 10 1 1 0 6 1
refdes=R20
T 34900 50300 5 10 1 1 0 0 1
value=33
T 35300 50000 5 10 0 1 0 0 1
footprint=0603
}
C 36000 49600 1 0 1 resistor-2.sym
{
T 35600 49950 5 10 0 1 0 6 1
device=RESISTOR
T 35500 49900 5 10 1 1 0 6 1
refdes=R23
T 35600 49900 5 10 1 1 0 0 1
value=33
T 36000 49600 5 10 0 1 0 0 1
footprint=0603
}
C 35300 49200 1 0 1 resistor-2.sym
{
T 34900 49550 5 10 0 1 0 6 1
device=RESISTOR
T 34800 49500 5 10 1 1 0 6 1
refdes=R22
T 34900 49500 5 10 1 1 0 0 1
value=33
T 35300 49200 5 10 0 1 0 0 1
footprint=0603
}
N 34300 50500 35100 50500 4
N 34300 50100 34400 50100 4
N 34300 49700 35100 49700 4
N 34300 49300 34400 49300 4
C 36700 50100 1 90 0 capacitor-1.sym
{
T 36000 50300 5 10 0 1 270 8 1
device=CAPACITOR
T 36900 50900 5 10 1 1 180 0 1
refdes=C20
T 36900 50400 5 10 1 1 180 0 1
value=22p
T 36700 50100 5 10 0 1 0 6 1
footprint=0603
}
C 36700 48800 1 90 0 capacitor-1.sym
{
T 36000 49000 5 10 0 1 270 8 1
device=CAPACITOR
T 36900 49600 5 10 1 1 180 0 1
refdes=C25
T 36900 49100 5 10 1 1 180 0 1
value=22p
T 36700 48800 5 10 0 1 0 6 1
footprint=0603
}
N 35300 50100 39000 50100 4
N 36000 50500 36000 51000 4
N 36000 51000 37000 51000 4
N 37000 51000 37000 50500 4
N 37000 50500 39000 50500 4
N 36000 49700 39000 49700 4
N 35300 49300 36000 49300 4
N 36000 49300 36000 48800 4
N 36000 48800 37000 48800 4
N 37000 48800 37000 49300 4
N 37000 49300 39000 49300 4
N 25300 51400 25600 51400 4
N 25600 51800 26000 51800 4
N 38600 45300 39000 45300 4
N 38600 45700 39000 45700 4
N 38600 46100 39000 46100 4
N 38600 46500 39000 46500 4
C 37000 46700 1 0 1 header3-1.sym
{
T 36000 47350 5 10 0 0 0 6 1
device=HEADER3
T 36600 48000 5 10 1 1 0 6 1
refdes=J2
T 37000 46700 5 10 0 1 0 0 1
footprint=JUMPER3
}
N 38500 51700 38500 53500 4
N 38500 51300 38500 50900 4
N 38600 43700 38600 46100 4
N 39000 47300 37000 47300 4
N 37200 47700 37000 47700 4
N 36100 38700 36100 38600 4
C 36500 39600 1 270 0 capacitor-1.sym
{
T 37200 39400 5 10 0 1 270 0 1
device=CAPACITOR
T 37100 39400 5 10 1 1 180 0 1
refdes=C48
T 37000 39000 5 10 1 1 180 0 1
value=10u
T 36500 39600 5 10 0 1 0 0 1
footprint=0805
}
N 36700 38700 36700 38300 4
C 34600 48300 1 0 0 capacitor-1.sym
{
T 34800 49000 5 10 0 1 0 0 1
device=CAPACITOR
T 34700 48600 5 10 1 1 0 0 1
refdes=C22
T 35200 48600 5 10 1 1 0 0 1
value=0.1u
T 34600 48300 5 10 0 1 90 0 1
footprint=0603
}
C 31100 48300 1 0 0 capacitor-1.sym
{
T 31300 49000 5 10 0 1 0 0 1
device=CAPACITOR
T 31200 48600 5 10 1 1 0 0 1
refdes=C12
T 31700 48600 5 10 1 1 0 0 1
value=0.1u
T 31100 48300 5 10 0 1 90 0 1
footprint=0603
}
C 31200 47500 1 0 0 capacitor-1.sym
{
T 31400 48200 5 10 0 1 0 0 1
device=CAPACITOR
T 31300 47400 5 10 1 1 0 0 1
refdes=C16
T 31800 47400 5 10 1 1 0 0 1
value=0.1u
T 31200 47500 5 10 0 1 90 0 1
footprint=0603
}
C 35400 48900 1 0 0 vcc.sym
{
T 35400 50600 5 8 0 0 0 0 1
footprint=none
T 35400 50400 5 8 0 0 0 0 1
symversion=1.0
T 35400 48900 5 10 0 0 0 0 1
net=-VS:1
T 35500 48900 5 10 1 1 0 0 1
value=-VS
}
N 32100 48900 32100 48500 4
N 32100 48100 32100 47700 4
N 34500 48900 34500 48500 4
N 34500 47700 34500 48100 4
C 34600 47500 1 0 0 capacitor-1.sym
{
T 34800 48200 5 10 0 1 0 0 1
device=CAPACITOR
T 34600 47400 5 10 1 1 0 0 1
refdes=C24
T 35200 47400 5 10 1 1 0 0 1
value=0.1u
T 34600 47500 5 10 0 1 90 0 1
footprint=0603
}
C 31000 48900 1 0 0 vcc.sym
{
T 31000 50600 5 8 0 0 0 0 1
footprint=none
T 31000 50400 5 8 0 0 0 0 1
symversion=1.0
T 31000 48900 5 10 0 1 0 0 1
net=+3V3VA:1
T 30400 48900 5 10 1 1 0 0 1
value=+3V3VA
}
C 31000 48100 1 0 0 vcc.sym
{
T 31000 49800 5 8 0 0 0 0 1
footprint=none
T 31000 49600 5 8 0 0 0 0 1
symversion=1.0
T 31000 48100 5 10 0 1 0 0 1
net=+3V3VA:1
T 30400 48100 5 10 1 1 0 0 1
value=+3V3VA
}
C 35500 51500 1 270 1 capacitor-1.sym
{
T 36200 51700 5 10 0 1 270 6 1
device=CAPACITOR
T 35300 52300 5 10 1 1 180 6 1
refdes=C13
T 35300 51800 5 10 1 1 180 6 1
value=0.1u
T 35500 51500 5 10 0 1 0 0 1
footprint=0603
}
N 35100 51500 36200 51500 4
C 36000 51500 1 270 1 capacitor-1.sym
{
T 36700 51700 5 10 0 1 270 6 1
device=CAPACITOR
T 35800 52300 5 10 1 1 180 6 1
refdes=C15
T 35800 51800 5 10 1 1 180 6 1
value=10u
T 36000 51500 5 10 0 1 0 0 1
footprint=0603
}
C 25300 41500 1 0 0 fb.sym
{
T 25700 42000 5 10 1 1 0 4 1
refdes=FB1
T 25300 43200 5 10 0 1 0 0 1
device=HI1206N101R-10
T 25300 41500 5 10 0 1 0 0 1
footprint=1206
}
C 24200 41800 1 270 0 agnd.sym
N 24500 41700 25300 41700 4
N 26900 41700 26100 41700 4
C 21600 37600 1 0 0 agnd.sym
C 27200 37600 1 0 0 agnd.sym
C 31000 37800 1 0 0 agnd.sym
C 33300 37300 1 0 0 agnd.sym
C 31800 37900 1 0 0 agnd.sym
C 36600 38000 1 0 0 agnd.sym
C 31900 42500 1 0 0 agnd.sym
C 28000 46400 1 0 0 agnd.sym
C 23600 46300 1 0 0 agnd.sym
C 27200 51100 1 0 0 agnd.sym
C 27200 49500 1 0 0 agnd.sym
C 28400 50500 1 0 0 agnd.sym
C 28400 48900 1 0 0 agnd.sym
C 30800 48600 1 270 0 agnd.sym
C 30900 47800 1 270 0 agnd.sym
C 35800 48400 1 90 0 agnd.sym
C 35800 47600 1 90 0 agnd.sym
C 37200 51800 1 0 0 agnd.sym
C 35300 51200 1 0 0 agnd.sym
C 37700 45400 1 0 0 agnd.sym
C 38300 46600 1 270 0 agnd.sym
C 37500 47600 1 90 0 agnd.sym
C 38100 42300 1 0 0 agnd.sym
N 46600 51400 46800 51400 4
N 48400 51000 48200 51000 4
N 46600 51000 46800 51000 4
N 46600 50600 46800 50600 4
N 46600 50200 46800 50200 4
N 48400 50200 48200 50200 4
N 48400 50600 48200 50600 4
N 46600 49400 46800 49400 4
N 46600 49000 46800 49000 4
N 46600 48600 46800 48600 4
N 48400 49400 48200 49400 4
N 48400 49000 48200 49000 4
N 48400 48600 48200 48600 4
N 48400 48200 48200 48200 4
N 46600 48200 46800 48200 4
N 46600 47800 46800 47800 4
N 48400 47800 48200 47800 4
N 46600 47400 46800 47400 4
N 48400 47400 48200 47400 4
N 48400 47000 48200 47000 4
N 48400 46600 48200 46600 4
N 46600 47000 46800 47000 4
N 46600 46600 46800 46600 4
N 46600 44600 46800 44600 4
N 48400 44200 48200 44200 4
N 46600 44200 46800 44200 4
N 46600 51800 46800 51800 4
N 48400 51800 48200 51800 4
N 48400 51400 48200 51400 4
C 33200 46600 1 0 0 agnd.sym
C 35000 53300 1 0 0 vcc.sym
{
T 35000 55000 5 8 0 0 0 0 1
footprint=none
T 35000 54800 5 8 0 0 0 0 1
symversion=1.0
T 35000 53300 5 10 0 1 0 0 1
net=+3V3VA:1
T 34400 53300 5 10 1 1 0 0 1
value=+3V3VA
}
C 22900 49600 1 0 0 agnd.sym
C 24200 49900 1 0 0 agnd.sym
C 25600 49600 1 0 0 agnd.sym
C 32300 37500 1 0 0 LT1964.sym
{
T 34100 39600 5 10 1 1 0 6 1
refdes=U8
T 32700 39800 5 10 0 0 0 0 1
device=LT1964ES5
T 32700 40000 5 10 0 0 0 0 1
footprint=SOT25_12345
}
C 36200 38700 1 90 0 resistor-2.sym
{
T 35850 39100 5 10 0 1 90 0 1
device=RESISTOR
T 36000 39400 5 10 1 1 180 0 1
refdes=R25
T 36000 39100 5 10 1 1 180 0 1
value=33k
T 36200 38700 5 10 0 1 0 0 1
footprint=0603
}
C 35200 39600 1 270 0 capacitor-1.sym
{
T 35900 39400 5 10 0 1 270 0 1
device=CAPACITOR
T 35300 39400 5 10 1 1 180 0 1
refdes=C47
T 35300 39000 5 10 1 1 180 0 1
value=10n
T 35200 39600 5 10 0 1 0 0 1
footprint=0603
}
C 36200 37700 1 90 0 resistor-2.sym
{
T 35850 38100 5 10 0 1 90 0 1
device=RESISTOR
T 36500 38600 5 10 1 1 180 0 1
refdes=R26
T 36500 38100 5 10 1 1 180 0 1
value=33k
T 36200 37700 5 10 0 1 0 0 1
footprint=0603
}
C 36000 37300 1 0 0 agnd.sym
N 35700 38300 35700 38700 4
N 35700 38700 36100 38700 4
N 36100 37700 36100 37600 4
C 28000 47900 1 0 0 testpt-1.sym
{
T 28100 48300 5 10 1 1 0 0 1
refdes=TP2
T 28400 48800 5 10 0 0 0 0 1
device=TESTPOINT
T 28400 48600 5 10 0 0 0 0 1
footprint=TST
}
C 28400 45100 1 0 0 testpt-1.sym
{
T 28500 45500 5 10 1 1 0 0 1
refdes=TP3
T 28800 46000 5 10 0 0 0 0 1
device=TESTPOINT
T 28800 45800 5 10 0 0 0 0 1
footprint=TST
}
C 26400 39100 1 0 0 testpt-1.sym
{
T 26500 39500 5 10 1 1 0 0 1
refdes=TP4
T 26800 40000 5 10 0 0 0 0 1
device=TESTPOINT
T 26800 39800 5 10 0 0 0 0 1
footprint=TST
}
C 31800 39100 1 0 0 testpt-1.sym
{
T 31900 39500 5 10 1 1 0 0 1
refdes=TP5
T 32200 40000 5 10 0 0 0 0 1
device=TESTPOINT
T 32200 39800 5 10 0 0 0 0 1
footprint=TST
}
C 36600 39600 1 0 0 testpt-1.sym
{
T 36700 40000 5 10 1 1 0 0 1
refdes=TP6
T 37000 40500 5 10 0 0 0 0 1
device=TESTPOINT
T 37000 40300 5 10 0 0 0 0 1
footprint=TST
}
C 19800 46900 1 0 1 header3-1.sym
{
T 18800 47550 5 10 0 0 0 6 1
device=HEADER3
T 19400 48200 5 10 1 1 0 6 1
refdes=PWL3
T 19800 46900 5 10 0 0 0 0 1
footprint=PWL3
}
C 20200 47100 1 0 0 vcc.sym
{
T 20200 48800 5 8 0 0 0 0 1
footprint=none
T 20200 48600 5 8 0 0 0 0 1
symversion=1.0
T 20200 47100 5 10 0 1 0 0 1
net=-VCC:1
T 20300 47100 5 10 1 1 0 0 1
value=-VCC
}
N 20300 47100 19800 47100 4
C 31200 39500 1 0 0 vcc.sym
{
T 31200 41200 5 8 0 0 0 0 1
footprint=none
T 31200 41000 5 8 0 0 0 0 1
symversion=1.0
T 31200 39500 5 10 0 1 0 0 1
net=-VCC:1
T 31300 39500 5 10 1 1 0 0 1
value=-VCC
}
N 31300 39500 31300 39100 4
C 38900 39200 1 0 0 AD9248.sym
{
T 42300 52600 5 10 1 1 0 6 1
refdes=U6
T 39300 52800 5 10 0 0 0 0 1
device=AD9248BSTZ
T 39300 53000 5 10 0 0 0 0 1
footprint=LQFP64_7
}
N 46600 45800 46800 45800 4
N 48400 45800 48200 45800 4
N 46600 45400 46800 45400 4
N 48400 45400 48200 45400 4
N 46600 45000 46800 45000 4
N 48400 45000 48200 45000 4
C 21300 47300 1 0 0 testpt-1.sym
{
T 21400 47700 5 10 1 1 0 0 1
refdes=TP1
T 21700 48200 5 10 0 0 0 0 1
device=TESTPOINT
T 21700 48000 5 10 0 0 0 0 1
footprint=TST
}
C 21300 46800 1 0 0 agnd.sym
N 21400 47100 21400 47300 4
N 19800 47500 21000 47500 4
N 21000 47500 21000 47200 4
N 21000 47200 21400 47200 4
C 34600 50900 1 0 0 vcc.sym
{
T 34600 52600 5 8 0 0 0 0 1
footprint=none
T 34600 52400 5 8 0 0 0 0 1
symversion=1.0
T 34600 50900 5 10 0 1 0 0 1
net=+3V3VA:1
T 34700 50900 5 10 1 1 0 0 1
value=+3V3VA
}
C 18800 50800 1 0 0 agnd.sym
C 47500 40400 1 0 0 jumper4.sym
{
T 48500 41400 5 8 0 0 0 0 1
device=JUMPER4
T 47900 42100 5 10 1 1 0 0 1
refdes=J4
T 48500 41200 5 8 0 0 0 0 1
footprint=JUMPER4
}
