/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [14:0] _06_;
  wire [16:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [8:0] celloutsig_0_65z;
  wire [9:0] celloutsig_0_66z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [28:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[46] ? in_data[21] : in_data[41]);
  assign celloutsig_0_34z = !(celloutsig_0_31z[2] ? celloutsig_0_3z[2] : celloutsig_0_14z[2]);
  assign celloutsig_0_5z = !(celloutsig_0_3z[0] ? celloutsig_0_4z[4] : celloutsig_0_2z);
  assign celloutsig_0_64z = !(celloutsig_0_34z ? in_data[76] : celloutsig_0_24z);
  assign celloutsig_1_0z = !(in_data[114] ? in_data[174] : in_data[124]);
  assign celloutsig_1_1z = !(in_data[184] ? in_data[157] : celloutsig_1_0z);
  assign celloutsig_1_2z = !(in_data[112] ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_0_7z = !(celloutsig_0_0z ? celloutsig_0_5z : celloutsig_0_5z);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_6z = !(celloutsig_1_3z[9] ? celloutsig_1_0z : _03_);
  assign celloutsig_1_7z = !(celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_6z);
  assign celloutsig_1_13z = !(celloutsig_1_3z[1] ? in_data[164] : celloutsig_1_3z[0]);
  assign celloutsig_1_18z = !(celloutsig_1_3z[3] ? celloutsig_1_7z : celloutsig_1_7z);
  assign celloutsig_1_19z = !(celloutsig_1_8z[6] ? celloutsig_1_15z[26] : celloutsig_1_7z);
  assign celloutsig_0_10z = !(celloutsig_0_6z[3] ? celloutsig_0_2z : celloutsig_0_1z[6]);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_24z = !(celloutsig_0_4z[4] ? celloutsig_0_3z[0] : celloutsig_0_2z);
  reg [9:0] _25_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _25_ <= 10'h000;
    else _25_ <= { celloutsig_1_3z[5:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign { _05_[9:8], _03_, _05_[6:0] } = _25_;
  reg [14:0] _26_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _26_ <= 15'h0000;
    else _26_ <= { in_data[25:12], celloutsig_0_2z };
  assign { _06_[14:12], _00_, _06_[10:3], _04_, _06_[1:0] } = _26_;
  reg [16:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _27_ <= 17'h00000;
    else _27_ <= { _06_[7:6], _06_[14:12], _00_, _06_[10:3], _04_, _06_[1:0] };
  assign { _07_[16:7], _02_, _01_, _07_[4:0] } = _27_;
  assign celloutsig_0_31z = celloutsig_0_1z - { celloutsig_0_12z[19:17], celloutsig_0_22z, celloutsig_0_22z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } - { in_data[77], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } - { celloutsig_0_1z[8:3], celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[40], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z } - { celloutsig_0_3z[1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_65z = celloutsig_0_1z - { _06_[14:12], _00_, _06_[10:6] };
  assign celloutsig_0_66z = { celloutsig_0_31z[7:0], celloutsig_0_2z, celloutsig_0_2z } - { celloutsig_0_1z, celloutsig_0_64z };
  assign celloutsig_1_3z = { in_data[107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } - { in_data[130:121], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[175:160] - { celloutsig_1_3z[5:1], celloutsig_1_7z, _05_[9:8], _03_, _05_[6:0] };
  assign celloutsig_1_10z = { celloutsig_1_8z[15:3], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } - { in_data[166:153], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_15z = { _05_[9:8], _03_, _05_[6:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z } - { celloutsig_1_8z[10:4], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_9z = in_data[51:44] - { celloutsig_0_1z[4:0], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_1z[5:3], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z } - { celloutsig_0_6z[6:3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_12z = { _06_[8:6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z } - { celloutsig_0_11z[4:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[19:11] - { in_data[38:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_3z[1:0], celloutsig_0_2z, celloutsig_0_9z } - in_data[68:58];
  assign celloutsig_0_15z = { celloutsig_0_14z[8:7], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z } - { _07_[12:7], _02_, _01_, _07_[4:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_12z[16:0] - { celloutsig_0_6z[8:6], celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_22z = celloutsig_0_20z[15:13] - { celloutsig_0_4z[2:1], celloutsig_0_7z };
  assign _05_[7] = _03_;
  assign { _06_[11], _06_[2] } = { _00_, _04_ };
  assign _07_[6:5] = { _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[40:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
