{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543940115659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543940115659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 16:15:15 2018 " "Processing started: Tue Dec 04 16:15:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543940115659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543940115659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master -c master " "Command: quartus_map --read_settings_files=on --write_settings_files=off master -c master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543940115659 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543940116580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/master.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "master/synthesis/master.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "master/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "master/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_irq_mapper " "Found entity 1: master_irq_mapper" {  } { { "master/synthesis/submodules/master_irq_mapper.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0 " "Found entity 1: master_mm_interconnect_0" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file master/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "master/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116909 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "master/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: master_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: master_mm_interconnect_0_rsp_xbar_mux" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: master_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: master_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: master_mm_interconnect_0_cmd_xbar_mux" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: master_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: master_mm_interconnect_0_cmd_xbar_demux" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel master_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at master_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel master_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at master_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: master_mm_interconnect_0_id_router_002_default_decode" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116955 ""} { "Info" "ISGN_ENTITY_NAME" "2 master_mm_interconnect_0_id_router_002 " "Found entity 2: master_mm_interconnect_0_id_router_002" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel master_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at master_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel master_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at master_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_id_router_default_decode " "Found entity 1: master_mm_interconnect_0_id_router_default_decode" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116955 ""} { "Info" "ISGN_ENTITY_NAME" "2 master_mm_interconnect_0_id_router " "Found entity 2: master_mm_interconnect_0_id_router" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel master_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at master_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel master_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at master_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: master_mm_interconnect_0_addr_router_001_default_decode" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116971 ""} { "Info" "ISGN_ENTITY_NAME" "2 master_mm_interconnect_0_addr_router_001 " "Found entity 2: master_mm_interconnect_0_addr_router_001" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel master_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at master_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel master_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at master_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1543940116971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_mm_interconnect_0_addr_router_default_decode " "Found entity 1: master_mm_interconnect_0_addr_router_default_decode" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116971 ""} { "Info" "ISGN_ENTITY_NAME" "2 master_mm_interconnect_0_addr_router " "Found entity 2: master_mm_interconnect_0_addr_router" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "master/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "master/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "master/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940116987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940116987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "master/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "master/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "master/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pio_1 " "Found entity 1: master_pio_1" {  } { { "master/synthesis/submodules/master_pio_1.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_pio_4.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_pio_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pio_4 " "Found entity 1: master_pio_4" {  } { { "master/synthesis/submodules/master_pio_4.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_pio_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file master/synthesis/submodules/master_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_jtag_uart_0_sim_scfifo_w " "Found entity 1: master_jtag_uart_0_sim_scfifo_w" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""} { "Info" "ISGN_ENTITY_NAME" "2 master_jtag_uart_0_scfifo_w " "Found entity 2: master_jtag_uart_0_scfifo_w" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""} { "Info" "ISGN_ENTITY_NAME" "3 master_jtag_uart_0_sim_scfifo_r " "Found entity 3: master_jtag_uart_0_sim_scfifo_r" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""} { "Info" "ISGN_ENTITY_NAME" "4 master_jtag_uart_0_scfifo_r " "Found entity 4: master_jtag_uart_0_scfifo_r" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""} { "Info" "ISGN_ENTITY_NAME" "5 master_jtag_uart_0 " "Found entity 5: master_jtag_uart_0" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_pio_2.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_pio_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pio_2 " "Found entity 1: master_pio_2" {  } { { "master/synthesis/submodules/master_pio_2.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_pio_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_timer_0 " "Found entity 1: master_timer_0" {  } { { "master/synthesis/submodules/master_timer_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_spi_0 " "Found entity 1: master_spi_0" {  } { { "master/synthesis/submodules/master_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pio_0 " "Found entity 1: master_pio_0" {  } { { "master/synthesis/submodules/master_pio_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_onchip_memory2_0 " "Found entity 1: master_onchip_memory2_0" {  } { { "master/synthesis/submodules/master_onchip_memory2_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file master/synthesis/submodules/master_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_nios2_qsys_0_register_bank_a_module " "Found entity 1: master_nios2_qsys_0_register_bank_a_module" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "2 master_nios2_qsys_0_register_bank_b_module " "Found entity 2: master_nios2_qsys_0_register_bank_b_module" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "3 master_nios2_qsys_0_nios2_oci_debug " "Found entity 3: master_nios2_qsys_0_nios2_oci_debug" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "4 master_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: master_nios2_qsys_0_ociram_sp_ram_module" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "5 master_nios2_qsys_0_nios2_ocimem " "Found entity 5: master_nios2_qsys_0_nios2_ocimem" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "6 master_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: master_nios2_qsys_0_nios2_avalon_reg" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "7 master_nios2_qsys_0_nios2_oci_break " "Found entity 7: master_nios2_qsys_0_nios2_oci_break" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "8 master_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: master_nios2_qsys_0_nios2_oci_xbrk" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "9 master_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: master_nios2_qsys_0_nios2_oci_dbrk" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "10 master_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: master_nios2_qsys_0_nios2_oci_itrace" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "11 master_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: master_nios2_qsys_0_nios2_oci_td_mode" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "12 master_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: master_nios2_qsys_0_nios2_oci_dtrace" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "13 master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "14 master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "15 master_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: master_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "16 master_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: master_nios2_qsys_0_nios2_oci_fifo" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "17 master_nios2_qsys_0_nios2_oci_pib " "Found entity 17: master_nios2_qsys_0_nios2_oci_pib" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "18 master_nios2_qsys_0_nios2_oci_im " "Found entity 18: master_nios2_qsys_0_nios2_oci_im" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "19 master_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: master_nios2_qsys_0_nios2_performance_monitors" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "20 master_nios2_qsys_0_nios2_oci " "Found entity 20: master_nios2_qsys_0_nios2_oci" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""} { "Info" "ISGN_ENTITY_NAME" "21 master_nios2_qsys_0 " "Found entity 21: master_nios2_qsys_0" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: master_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: master_nios2_qsys_0_jtag_debug_module_tck" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: master_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_nios2_qsys_0_oci_test_bench " "Found entity 1: master_nios2_qsys_0_oci_test_bench" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master/synthesis/submodules/master_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file master/synthesis/submodules/master_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_nios2_qsys_0_test_bench " "Found entity 1: master_nios2_qsys_0_test_bench" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940117143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940117143 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "master_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at master_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1543940117159 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "master_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at master_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1543940117159 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "master_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at master_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1543940117159 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "master_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at master_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1543940117159 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "master_spi_0.v(401) " "Verilog HDL or VHDL warning at master_spi_0.v(401): conditional expression evaluates to a constant" {  } { { "master/synthesis/submodules/master_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_spi_0.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1543940117174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master " "Elaborating entity \"master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543940117268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0 master_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"master_nios2_qsys_0\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\"" {  } { { "master/synthesis/master.v" "nios2_qsys_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940117330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_test_bench master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_test_bench:the_master_nios2_qsys_0_test_bench " "Elaborating entity \"master_nios2_qsys_0_test_bench\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_test_bench:the_master_nios2_qsys_0_test_bench\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940117565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_register_bank_a_module master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a " "Elaborating entity \"master_nios2_qsys_0_register_bank_a_module\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "master_nios2_qsys_0_register_bank_a" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940117596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940117987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file master_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"master_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118018 ""}  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940118018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5sg1 " "Found entity 1: altsyncram_5sg1" {  } { { "db/altsyncram_5sg1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/altsyncram_5sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940118190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940118190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5sg1 master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5sg1:auto_generated " "Elaborating entity \"altsyncram_5sg1\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_a_module:master_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5sg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_register_bank_b_module master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b " "Elaborating entity \"master_nios2_qsys_0_register_bank_b_module\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "master_nios2_qsys_0_register_bank_b" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file master_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"master_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118846 ""}  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940118846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6sg1 " "Found entity 1: altsyncram_6sg1" {  } { { "db/altsyncram_6sg1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/altsyncram_6sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940118971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940118971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6sg1 master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6sg1:auto_generated " "Elaborating entity \"altsyncram_6sg1\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_register_bank_b_module:master_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6sg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940118971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci " "Elaborating entity \"master_nios2_qsys_0_nios2_oci\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_debug master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940119408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_debug:the_master_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119408 ""}  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940119408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_ocimem master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"master_nios2_qsys_0_nios2_ocimem\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_ociram_sp_ram_module master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"master_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "master_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file master_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"master_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119580 ""}  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940119580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o291 " "Found entity 1: altsyncram_o291" {  } { { "db/altsyncram_o291.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/altsyncram_o291.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940119705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940119705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o291 master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o291:auto_generated " "Elaborating entity \"altsyncram_o291\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_ocimem:the_master_nios2_qsys_0_nios2_ocimem\|master_nios2_qsys_0_ociram_sp_ram_module:master_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o291:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940119705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_avalon_reg master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_avalon_reg:the_master_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"master_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_avalon_reg:the_master_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_break master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_break:the_master_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_break\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_break:the_master_nios2_qsys_0_nios2_oci_break\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_xbrk master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_xbrk:the_master_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_xbrk:the_master_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_dbrk master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_dbrk:the_master_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_dbrk:the_master_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_itrace master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_itrace:the_master_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_itrace:the_master_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_dtrace master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_dtrace:the_master_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_dtrace:the_master_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_td_mode master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_dtrace:the_master_nios2_qsys_0_nios2_oci_dtrace\|master_nios2_qsys_0_nios2_oci_td_mode:master_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_dtrace:the_master_nios2_qsys_0_nios2_oci_dtrace\|master_nios2_qsys_0_nios2_oci_td_mode:master_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "master_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_fifo master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_fifo_cnt_inc master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_master_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_master_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_oci_test_bench master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_oci_test_bench:the_master_nios2_qsys_0_oci_test_bench " "Elaborating entity \"master_nios2_qsys_0_oci_test_bench\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_fifo:the_master_nios2_qsys_0_nios2_oci_fifo\|master_nios2_qsys_0_oci_test_bench:the_master_nios2_qsys_0_oci_test_bench\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120330 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "master_nios2_qsys_0_oci_test_bench " "Entity \"master_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_oci_test_bench" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1543940120346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_pib master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_pib:the_master_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_pib:the_master_nios2_qsys_0_nios2_oci_pib\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_nios2_oci_im master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_im:the_master_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"master_nios2_qsys_0_nios2_oci_im\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_nios2_oci_im:the_master_nios2_qsys_0_nios2_oci_im\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_jtag_debug_module_wrapper master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"master_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0.v" "the_master_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_jtag_debug_module_tck master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|master_nios2_qsys_0_jtag_debug_module_tck:the_master_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"master_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|master_nios2_qsys_0_jtag_debug_module_tck:the_master_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_master_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_nios2_qsys_0_jtag_debug_module_sysclk master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|master_nios2_qsys_0_jtag_debug_module_sysclk:the_master_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"master_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|master_nios2_qsys_0_jtag_debug_module_sysclk:the_master_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_master_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "master_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""}  } { { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940120596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120596 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"master_nios2_qsys_0:nios2_qsys_0\|master_nios2_qsys_0_nios2_oci:the_master_nios2_qsys_0_nios2_oci\|master_nios2_qsys_0_jtag_debug_module_wrapper:the_master_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:master_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_onchip_memory2_0 master_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"master_onchip_memory2_0\" for hierarchy \"master_onchip_memory2_0:onchip_memory2_0\"" {  } { { "master/synthesis/master.v" "onchip_memory2_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "master/synthesis/submodules/master_onchip_memory2_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file master_onchip_memory2_0.hex " "Parameter \"init_file\" = \"master_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4087 " "Parameter \"maximum_depth\" = \"4087\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4087 " "Parameter \"numwords_a\" = \"4087\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120726 ""}  } { { "master/synthesis/submodules/master_onchip_memory2_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940120726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuc1 " "Found entity 1: altsyncram_tuc1" {  } { { "db/altsyncram_tuc1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/altsyncram_tuc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940120851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940120851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuc1 master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tuc1:auto_generated " "Elaborating entity \"altsyncram_tuc1\" for hierarchy \"master_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_tuc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940120851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pio_0 master_pio_0:pio_0 " "Elaborating entity \"master_pio_0\" for hierarchy \"master_pio_0:pio_0\"" {  } { { "master/synthesis/master.v" "pio_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_spi_0 master_spi_0:spi_0 " "Elaborating entity \"master_spi_0\" for hierarchy \"master_spi_0:spi_0\"" {  } { { "master/synthesis/master.v" "spi_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_timer_0 master_timer_0:timer_0 " "Elaborating entity \"master_timer_0\" for hierarchy \"master_timer_0:timer_0\"" {  } { { "master/synthesis/master.v" "timer_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pio_2 master_pio_2:pio_2 " "Elaborating entity \"master_pio_2\" for hierarchy \"master_pio_2:pio_2\"" {  } { { "master/synthesis/master.v" "pio_2" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_jtag_uart_0 master_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"master_jtag_uart_0\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\"" {  } { { "master/synthesis/master.v" "jtag_uart_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_jtag_uart_0_scfifo_w master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w " "Elaborating entity \"master_jtag_uart_0_scfifo_w\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\"" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "the_master_jtag_uart_0_scfifo_w" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "wfifo" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940121945 ""}  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940121945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_aq21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_aq21 " "Found entity 1: scfifo_aq21" {  } { { "db/scfifo_aq21.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/scfifo_aq21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_aq21 master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated " "Elaborating entity \"scfifo_aq21\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h031 " "Found entity 1: a_dpfifo_h031" {  } { { "db/a_dpfifo_h031.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/a_dpfifo_h031.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h031 master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo " "Elaborating entity \"a_dpfifo_h031\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\"" {  } { { "db/scfifo_aq21.tdf" "dpfifo" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/scfifo_aq21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h031.tdf" "fifo_state" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/a_dpfifo_h031.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ek21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ek21 " "Found entity 1: dpram_ek21" {  } { { "db/dpram_ek21.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/dpram_ek21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ek21 master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram " "Elaborating entity \"dpram_ek21\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\"" {  } { { "db/a_dpfifo_h031.tdf" "FIFOram" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/a_dpfifo_h031.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0m1 " "Found entity 1: altsyncram_i0m1" {  } { { "db/altsyncram_i0m1.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/altsyncram_i0m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0m1 master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1 " "Elaborating entity \"altsyncram_i0m1\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|dpram_ek21:FIFOram\|altsyncram_i0m1:altsyncram1\"" {  } { { "db/dpram_ek21.tdf" "altsyncram1" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/dpram_ek21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_omb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_omb " "Found entity 1: cntr_omb" {  } { { "db/cntr_omb.tdf" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/cntr_omb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543940122757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543940122757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_omb master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count " "Elaborating entity \"cntr_omb\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_w:the_master_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_aq21:auto_generated\|a_dpfifo_h031:dpfifo\|cntr_omb:rd_ptr_count\"" {  } { { "db/a_dpfifo_h031.tdf" "rd_ptr_count" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/db/a_dpfifo_h031.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_jtag_uart_0_scfifo_r master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_r:the_master_jtag_uart_0_scfifo_r " "Elaborating entity \"master_jtag_uart_0_scfifo_r\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|master_jtag_uart_0_scfifo_r:the_master_jtag_uart_0_scfifo_r\"" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "the_master_jtag_uart_0_scfifo_r" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940122788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic master_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:master_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"master_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:master_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "master_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:master_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"master_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:master_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940123070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:master_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"master_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:master_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123070 ""}  } { { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1543940123070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pio_4 master_pio_4:pio_4 " "Elaborating entity \"master_pio_4\" for hierarchy \"master_pio_4:pio_4\"" {  } { { "master/synthesis/master.v" "pio_4" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pio_1 master_pio_1:pio_1 " "Elaborating entity \"master_pio_1\" for hierarchy \"master_pio_1:pio_1\"" {  } { { "master/synthesis/master.v" "pio_1" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0 master_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"master_mm_interconnect_0\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\"" {  } { { "master/synthesis/master.v" "mm_interconnect_0" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "master/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940123992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo master_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_addr_router master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"master_mm_interconnect_0_addr_router\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router:addr_router\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "addr_router" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_addr_router_default_decode master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router:addr_router\|master_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"master_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router:addr_router\|master_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_addr_router_001 master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"master_mm_interconnect_0_addr_router_001\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "addr_router_001" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 2907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_addr_router_001_default_decode master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router_001:addr_router_001\|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"master_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_addr_router_001:addr_router_001\|master_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_addr_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_id_router master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router:id_router " "Elaborating entity \"master_mm_interconnect_0_id_router\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router:id_router\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "id_router" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_id_router_default_decode master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router:id_router\|master_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"master_mm_interconnect_0_id_router_default_decode\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router:id_router\|master_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_id_router_002 master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"master_mm_interconnect_0_id_router_002\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "id_router_002" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_id_router_002_default_decode master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router_002:id_router_002\|master_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"master_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_id_router_002:id_router_002\|master_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_cmd_xbar_demux master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"master_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_cmd_xbar_demux_001 master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"master_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_cmd_xbar_mux master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"master_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "master/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_cmd_xbar_mux_002 master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"master_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_rsp_xbar_demux_002 master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"master_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_rsp_xbar_mux master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"master_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_mm_interconnect_0_rsp_xbar_mux_001 master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"master_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_mm_interconnect_0_rsp_xbar_mux_001.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"master_mm_interconnect_0:mm_interconnect_0\|master_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "master/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_irq_mapper master_irq_mapper:irq_mapper " "Elaborating entity \"master_irq_mapper\" for hierarchy \"master_irq_mapper:irq_mapper\"" {  } { { "master/synthesis/master.v" "irq_mapper" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "master/synthesis/master.v" "rst_controller" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/master.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "master/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "master/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543940124820 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543940133351 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "master/synthesis/submodules/master_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_spi_0.v" 242 -1 0 } } { "master/synthesis/submodules/master_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_spi_0.v" 131 -1 0 } } { "master/synthesis/submodules/master_spi_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_spi_0.v" 252 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3780 -1 0 } } { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 3205 -1 0 } } { "master/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "master/synthesis/submodules/master_jtag_uart_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_jtag_uart_0.v" 393 -1 0 } } { "master/synthesis/submodules/master_nios2_qsys_0.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/master_nios2_qsys_0.v" 611 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "master/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/master/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543940133538 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543940133538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940138054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "82 " "82 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1543940139960 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543940140085 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1543940140085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543940140194 "|master|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543940140194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940140475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a/Documents/EG3205_Work/Assignment_2/master/output_files/master.map.smsg " "Generated suppressed messages file C:/Users/a/Documents/EG3205_Work/Assignment_2/master/output_files/master.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1543940141304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543940142491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543940142491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2369 " "Implemented 2369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543940143303 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543940143303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2201 " "Implemented 2201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543940143303 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1543940143303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543940143303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543940143397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 16:15:43 2018 " "Processing ended: Tue Dec 04 16:15:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543940143397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543940143397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543940143397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543940143397 ""}
