
*** Running vivado
    with args -log safe_box_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source safe_box_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source safe_box_top.tcl -notrace
Command: synth_design -top safe_box_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2740 
WARNING: [Synth 8-992] cnt_e is already implicitly declared earlier [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:798]
WARNING: [Synth 8-992] distance_bcd is already implicitly declared earlier [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:228]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1155.441 ; gain = 232.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'safe_box_top' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_div_100' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:200]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_n' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:31]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_n' (1#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:31]
WARNING: [Synth 8-7023] instance 'ed1' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:218]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_100' (2#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:200]
WARNING: [Synth 8-7023] instance 'clk_us' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:35]
INFO: [Synth 8-6157] synthesizing module 'clock_div_1000' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:269]
WARNING: [Synth 8-7023] instance 'ed1' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:278]
WARNING: [Synth 8-7023] instance 'ed2' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:295]
INFO: [Synth 8-6155] done synthesizing module 'clock_div_1000' (3#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:269]
WARNING: [Synth 8-7023] instance 'clk_ms' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:36]
WARNING: [Synth 8-7023] instance 'clk_s' of module 'clock_div_1000' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:38]
WARNING: [Synth 8-7023] instance 'ed_clk' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:42]
INFO: [Synth 8-6157] synthesizing module 'servo_motor_test' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:684]
WARNING: [Synth 8-7023] instance 'n' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:696]
INFO: [Synth 8-6157] synthesizing module 'pwm_Nstep_freq' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:718]
	Parameter sys_clk_freq bound to: 100000000 - type: integer 
	Parameter pwm_freq bound to: 50 - type: integer 
	Parameter duty_step bound to: 400 - type: integer 
	Parameter temp bound to: 5000 - type: integer 
	Parameter temp_half bound to: 2500 - type: integer 
WARNING: [Synth 8-7023] instance 'ed_n1' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:744]
INFO: [Synth 8-6155] done synthesizing module 'pwm_Nstep_freq' (4#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:718]
WARNING: [Synth 8-3848] Net btn_close in module/entity servo_motor_test does not have driver. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:689]
INFO: [Synth 8-6155] done synthesizing module 'servo_motor_test' (5#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:684]
WARNING: [Synth 8-6104] Input port 'btn_close' has an internal driver [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:47]
INFO: [Synth 8-6157] synthesizing module 'HC_SR04_cntr' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:764]
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_10US_TTL bound to: 4'b0010 
	Parameter S_WAIT_PEDGE bound to: 4'b0100 
	Parameter S_CALC_DIST bound to: 4'b1000 
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:790]
INFO: [Synth 8-6157] synthesizing module 'sr04_div_58' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:917]
INFO: [Synth 8-6155] done synthesizing module 'sr04_div_58' (6#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:917]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:823]
WARNING: [Synth 8-6014] Unused sequential element echo_time_reg was removed.  [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:820]
WARNING: [Synth 8-5788] Register hc_sr04_trig_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:827]
WARNING: [Synth 8-5788] Register distance_reg in module HC_SR04_cntr is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:861]
INFO: [Synth 8-6155] done synthesizing module 'HC_SR04_cntr' (7#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:764]
INFO: [Synth 8-6157] synthesizing module 'key_pad_cntr_FSM' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:991]
	Parameter SCAN0 bound to: 5'b00001 
	Parameter SCAN1 bound to: 5'b00010 
	Parameter SCAN2 bound to: 5'b00100 
	Parameter SCAN3 bound to: 5'b01000 
	Parameter KEY_PROCESS bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1057]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'key_pad_cntr_FSM' (8#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:991]
INFO: [Synth 8-6157] synthesizing module 'I2C_txtLCD_top' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1124]
	Parameter IDLE bound to: 6'b000001 
	Parameter INIT bound to: 6'b000010 
	Parameter SEND_PASSWARD bound to: 6'b000100 
	Parameter SEND_ENTER bound to: 6'b001000 
	Parameter SEND_ERROR bound to: 6'b010000 
	Parameter SEC_5_WAIT bound to: 6'b100000 
WARNING: [Synth 8-7023] instance 'microsec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1140]
INFO: [Synth 8-6157] synthesizing module 'I2C_lcd_send_byte' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:503]
	Parameter IDLE bound to: 6'b000001 
	Parameter SEND_HIGH_NIBBLE_DISABLE bound to: 6'b000010 
	Parameter SEND_HIGH_NIBBLE_ENABLE bound to: 6'b000100 
	Parameter SEND_LOW_NIBBLE_DISABLE bound to: 6'b001000 
	Parameter SEND_LOW_NIBBLE_ENABLE bound to: 6'b010000 
	Parameter SEND_DISABLE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'I2C_controller' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:340]
	Parameter IDLE bound to: 7'b0000001 
	Parameter COMM_START bound to: 7'b0000010 
	Parameter SEND_ADDR bound to: 7'b0000100 
	Parameter RD_ACK bound to: 7'b0001000 
	Parameter SEND_DATA bound to: 7'b0010000 
	Parameter SCL_STOP bound to: 7'b0100000 
	Parameter COMM_STOP bound to: 7'b1000000 
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:364]
WARNING: [Synth 8-7023] instance 'COMM_GO_P' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:372]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:427]
INFO: [Synth 8-6155] done synthesizing module 'I2C_controller' (9#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:340]
WARNING: [Synth 8-689] width (1) of port connection 'led_debug' does not match port width (16) of module 'I2C_controller' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:529]
WARNING: [Synth 8-7023] instance 'usec_clk' of module 'clock_div_100' has 4 connections declared, but only 3 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:533]
WARNING: [Synth 8-7023] instance 'SCL_P_N' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:537]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:566]
INFO: [Synth 8-6155] done synthesizing module 'I2C_lcd_send_byte' (10#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:503]
WARNING: [Synth 8-689] width (10) of port connection 'send_buffer' does not match port width (8) of module 'I2C_lcd_send_byte' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1213]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1267]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1295]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1183]
WARNING: [Synth 8-5788] Register send_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1154]
WARNING: [Synth 8-5788] Register rs_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1154]
WARNING: [Synth 8-5788] Register send_buffer_reg in module I2C_txtLCD_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'I2C_txtLCD_top' (11#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:1124]
WARNING: [Synth 8-7023] instance 'lcd' of module 'I2C_txtLCD_top' has 8 connections declared, but only 7 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:60]
WARNING: [Synth 8-6090] variable 'ERROR' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:110]
WARNING: [Synth 8-6090] variable 'ERROR' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:116]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:134]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec' (12#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:134]
WARNING: [Synth 8-689] width (26) of port connection 'bin' does not match port width (12) of module 'bin_to_dec' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:229]
INFO: [Synth 8-6157] synthesizing module 'fnd_cntr' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:55]
INFO: [Synth 8-6157] synthesizing module 'ring_counter_fnd' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:108]
WARNING: [Synth 8-7023] instance 'ed' of module 'edge_detector_n' has 5 connections declared, but only 4 given [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:118]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter_fnd' (13#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:65]
INFO: [Synth 8-6157] synthesizing module 'decoder_7seg' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:154]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7seg' (14#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:154]
INFO: [Synth 8-6155] done synthesizing module 'fnd_cntr' (15#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:55]
WARNING: [Synth 8-3848] Net led_wait in module/entity safe_box_top does not have driver. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:10]
INFO: [Synth 8-6155] done synthesizing module 'safe_box_top' (16#1) [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/TEST_TOP.v:3]
WARNING: [Synth 8-3331] design servo_motor_test has unconnected port btn_close
WARNING: [Synth 8-3331] design safe_box_top has unconnected port led_wait
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.883 ; gain = 290.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.883 ; gain = 290.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1212.883 ; gain = 290.242
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1212.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[3]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[4]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[5]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'duty[6]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[7]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[8]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[9]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[10]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[11]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[12]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[13]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switch[14]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_alarm_off'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mosi'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sck'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'irq'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dc_motor_pwm'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/constrs_1/imports/Desktop/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/safe_box_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/safe_box_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1333.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.109 ; gain = 410.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.109 ; gain = 410.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1333.109 ; gain = 410.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key_pad_cntr_FSM'
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_debug" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'comm_go_reg' into 'count_usec_e_reg' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:528]
INFO: [Synth 8-5546] ROM "led_debug" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'safe_box_top'
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   SCAN0 |                            00001 |                            00001
                   SCAN1 |                            00010 |                            00010
                   SCAN2 |                            00100 |                            00100
                   SCAN3 |                            01000 |                            01000
             KEY_PROCESS |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'key_pad_cntr_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE6 |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              111
                 iSTATE4 |                              110 |                              101
                 iSTATE5 |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'safe_box_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1333.109 ; gain = 410.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	              112 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 57    
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   7 Input     15 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 93    
	   5 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module safe_box_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 31    
	   8 Input      1 Bit        Muxes := 14    
Module edge_detector_n 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module clock_div_1000 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module servo_motor_test 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module sr04_div_58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module HC_SR04_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module key_pad_cntr_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   6 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module I2C_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 7     
Module I2C_lcd_send_byte 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module I2C_txtLCD_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              112 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     15 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 1     
Module bin_to_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 18    
Module ring_counter_fnd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fnd_cntr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_debug" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'clk_ms/ed1/ff_cur_reg' into 'clk_us/ed1/ff_cur_reg' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:39]
INFO: [Synth 8-4471] merging register 'clk_ms/ed1/ff_old_reg' into 'clk_us/ed1/ff_old_reg' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:40]
INFO: [Synth 8-4471] merging register 'clk_s/ed1/ff_cur_reg' into 'clk_ms/ed2/ff_cur_reg' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:39]
INFO: [Synth 8-4471] merging register 'clk_s/ed1/ff_old_reg' into 'clk_ms/ed2/ff_old_reg' [C:/Users/minkyu/Documents/GitHub/SecuCepaLock_RTL_Team_Project/SPL/SPL.srcs/sources_1/new/SUB_CODE.v:40]
WARNING: [Synth 8-3331] design servo_motor_test has unconnected port btn_close
WARNING: [Synth 8-3331] design safe_box_top has unconnected port led_wait
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/open_word_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/open_word_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/open_word_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/open_word_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/error2_word_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/error2_word_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error2_word_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/error_word_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/error_word_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[46] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd/init_word_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[94] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[110] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\lcd/init_word_reg[30] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'smmt/duty_reg[0]' (FDC) to 'smmt/duty_reg[4]'
INFO: [Synth 8-3886] merging instance 'smmt/duty_reg[1]' (FDC) to 'smmt/duty_reg[4]'
INFO: [Synth 8-3886] merging instance 'smmt/duty_reg[5]' (FDC) to 'smmt/duty_reg[6]'
