INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_L_1/sim/BRAM_8_512_L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_8_512_L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/BRAM_8_512_H_1/sim/BRAM_8_512_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_8_512_H
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_L/sim/ROM_8_512_L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_8_512_L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/ROM_8_512_H/sim/ROM_8_512_H.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_8_512_H
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/regfile16x16/sim/regfile16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile16x16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/SoC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ctrl_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/ctrl_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/pario.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pario
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/andre/Documents/Processor/SOC_GR0040/SOC_GR0040_REFACTOR/SOC_GR0040_REFACTOR.srcs/sim_1/new/tb_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_soc
