
#  File generated by noodle version N-2018.03#7d02e3ca79#180723, Sun Apr 14 19:29:10 2019
#  Copyright 2014-2018 Synopsys, Inc. All rights reserved.
#  noodle -Pc -B -Iisg +wisg -I../../io_modules -I/CMC/tools/synopsys/asip_designer_vN-2018.03-SP3/linux64/chessdir/../examples/io_modules -D__tct_patch__=300 -D__chess__ -D__programmers_view__ tlx

core_name: tlx
clang_features:
  types: ## [bits, alignment, preferred alignment]
    bool: [1,8,8]
    char: [8,8,8]
    short: [16,16,16]
    int: [32,32,32]
    long: [32,32,32]
    long_long: [64,32,32]
    float: [32,32,32]
    double: [64,32,32]
    long_double: [64,32,32]
    data_pointer: [32,32,32]
    function_pointer: [32,32,32]
    aggregate: [0,8,8]
    stack: [0,32,32]
  endianness: big
  native_integers: [32,64] ## bits
  stack_alignment: 32
  stack_direction: up
  builtin_types:
    size_t: unsigned
    ptrdiff_t: int
    intptr_t: int
  address_spaces: ## [nr, address bits, alignment, modifier type, storage bits per unit, address class, name]
    - [1,32,32,int,32,6,PM]
    - [2,32,32,int,8,0,DMb]
    - [3,32,32,int,8,1,DMb_stat]
  function_address_space: 1
  default_memories: [DMb]
  static_memories: [DMb_stat]
  address_space_subsets:
    DMb: [DMb_stat]
  address_space_implicit_conversions:
    DMb: [DMb_stat]
core_properties:
  valid_register_classes: ## [kind+bits(,address space), name, available registers, alignment, preferred alignment[,invalid_for_address_spaces/storage_size_alignment...]]
    - [i32,__i32,14,32,32,invalid_for_address_spaces,1]
    - [i64,__i64,7,32,32,invalid_for_address_spaces,1]
    - [f32,__f32,14,32,32,invalid_for_address_spaces,1]
    - [f64,__f64,7,32,32,invalid_for_address_spaces,1]
    - [p32,0,__Pvoid,14,32,32,invalid_for_address_spaces,1]
    - [p32,1,__Pvoid,14,32,32,invalid_for_address_spaces,1] # PM 32
    - [p32,2,__Pvoid,14,32,32,invalid_for_address_spaces,1] # DMb 8
    - [p32,3,__Pvoid,14,32,32,invalid_for_address_spaces,1] # DMb_stat 8
  register_names: [SP,LR,PL,PH,PC,MC,RA,RB,RC,RD,RE,RF,RG,RH,LC,LS,LE,ocd_addr,ocd_data,ocd_instr,R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,R10,R11,R12,R13,R14,R15]
  register_file_names: [chess_register,R]
  register_interferences:
    R: [R7,R14,R0,R3,R6,R11,R8,R2,R12,R5,R15,R9,R1,R13,R4,R10]
    SP: [R,R1]
    LR: [R,R2]
    PL: [R,R14]
    PH: [R15,R]
    RA: [R3,R]
    RB: [R4,R]
    RC: [R5,R]
    RD: [R6,R]
    RE: [R,R7]
    RF: [R,R8]
    RG: [R9,R]
    RH: [R10,R]
  special_instructions:
    - [ipd_ptradd,"p32:__Pvoid",i32]
    - [brind,"p32:__Pvoid"]
    - [sdiv,i32]
    - [sdiv,i64]
    - [udiv,i32]
    - [udiv,i64]
    - [srem,i32]
    - [srem,i64]
    - [urem,i32]
    - [urem,i64]
