:: Quick Sort on SCMPDS
::  by JingChao Chen
::
:: Received June 14, 2000
:: Copyright (c) 2000-2012 Association of Mizar Users
::           (Stowarzyszenie Uzytkownikow Mizara, Bialystok, Poland).
:: This code can be distributed under the GNU General Public Licence
:: version 3.0 or later, or the Creative Commons Attribution-ShareAlike
:: License version 3.0 or later, subject to the binding interpretation
:: detailed in file COPYING.interpretation.
:: See COPYING.GPL and COPYING.CC-BY-SA for the full text of these
:: licenses, or see http://www.gnu.org/licenses/gpl.html and
:: http://creativecommons.org/licenses/by-sa/3.0/.

environ

 vocabularies NUMBERS, SCMPDS_2, SUBSET_1, FSM_1, SCMPDS_4, AMI_1, TURING_1,
      SCMFSA8A, SCMFSA_7, AMI_3, INT_1, SCMFSA8B, CARD_1, ARYTM_3, FUNCT_1,
      XXREAL_0, UNIALG_2, SCMFSA7B, SCMFSA6B, RELAT_1, FUNCT_4, AMI_2,
      SCMFSA_9, ARYTM_1, VALUED_1, TARSKI, GRAPHSP, CIRCUIT2, MSUALG_1, NAT_1,
      FUNCOP_1, CARD_3, FINSEQ_1, GRAPH_2, SCPISORT, SCMP_GCD, CLASSES1,
      SCPQSORT, ORDINAL1, EXTPRO_1, SCMFSA6C, COMPOS_1, MEMSTR_0;
 notations TARSKI, XBOOLE_0, FUNCT_2, SUBSET_1, CARD_1, NUMBERS, XXREAL_0,
      RELAT_1, FUNCT_1, PARTFUN1, FUNCT_4, PBOOLE, VALUED_1, XCMPLX_0,
      RECDEF_1, INT_1, ORDINAL1, NAT_1, STRUCT_0, COMPOS_1, MEMSTR_0,
      EXTPRO_1, AMI_2,
      FUNCT_7, SCMPDS_2, SCMPDS_4, SCMPDS_5, SCMPDS_6, SCMP_GCD, CARD_3,
      FINSEQ_1, SCMPDS_8, GRAPH_2, CLASSES1, SCPISORT;
 constructors REAL_1, RECDEF_1, NEWTON, MESFUNC1, SCM_1, SCMPDS_4, SCMPDS_5,
      SCMPDS_6, SCMP_GCD, SCMPDS_8, SCPISORT, CLASSES1, GRAPH_2, VALUED_1,
      AMI_2, SCMPDS_1, PRE_POLY, AMISTD_1, AMISTD_2, SCMPDS_7, PBOOLE,
      AMISTD_5, MEMSTR_0;
 registrations XBOOLE_0, SETFAM_1, FUNCT_1, RELSET_1, NUMBERS, XXREAL_0,
      XREAL_0, NAT_1, INT_1, SCMPDS_2, SCMPDS_4, SCMPDS_5, SCMPDS_6, SCMPDS_8,
      ORDINAL1, VALUED_0, VALUED_1, RELAT_1, COMPOS_1, AFINSQ_1, MEMSTR_0,
      EXTPRO_1, FUNCT_4, FUNCT_7, FUNCOP_1, PRE_POLY, PBOOLE, SCMPDS_3, AMI_3,
      COMPOS_0;
 requirements NUMERALS, REAL, SUBSET, BOOLE, ARITHM;
 definitions SCMPDS_2, SCMP_GCD, COMPOS_1, EXTPRO_1, SCPISORT, MEMSTR_0,
      TARSKI, FUNCT_7, XBOOLE_0, FUNCOP_1, NAT_1, AFINSQ_1, FUNCT_4;
 theorems AMI_3, NAT_1, TARSKI, FUNCT_4, SCMPDS_2, FUNCT_7, GRFUNC_1, SCMPDS_4,
      SCMPDS_5, SCMPDS_7, SCMPDS_8, FINSEQ_1, FINSEQ_2, RFINSEQ, SCPISORT,
      XBOOLE_1, XREAL_1, XXREAL_0, GRAPH_2, MEMSTR_0, ORDINAL1, CLASSES1,
      SCMPDS_6, SCMP_GCD, INT_1, COMPOS_1, AFINSQ_1, EXTPRO_1, PBOOLE;
 schemes NAT_1, SCMPDS_8;

begin
registration
let C1 , C2 being  shiftable (Program of ( SCMPDS ));
let C3 being Int_position;
let C4 being Integer;
cluster ( if>0 (C3 , C4 , C1 , C2) ) ->  shiftable;
correctness
proof
set D1 = ( (C3 , C4) <=0_goto ( ( card C1 ) + 2 ) );
set D2 = ( Goto ( ( card C2 ) + 1 ) );
L1: ( ( C1 ';' D2 ) ';' C2 ) = ( ( C1 ';' ( Load ( goto ( ( card C2 ) + 1 ) ) ) ) ';' C2 ) by SCMPDS_6:def 1;
reconsider D3 = ( ( C1 ';' D2 ) ';' C2 ) as  shiftable (Program of ( SCMPDS )) by L1;
L2: ( if>0 (C3 , C4 , C1 , C2) ) = ( ( ( D1 ';' C1 ) ';' D2 ) ';' C2 ) by SCMPDS_6:def 5
.= ( ( D1 ';' ( C1 ';' D2 ) ) ';' C2 ) by SCMPDS_4:14
.= ( D1 ';' D3 ) by SCMPDS_4:14
.= ( ( Load D1 ) ';' D3 ) by SCMPDS_4:def 2;
thus L3: thesis by L2;
end;
end;
theorem
L5: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B1 being ( 0 ) -started (State of ( SCMPDS )) holds (for B2 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B3 being  shiftable (Program of ( SCMPDS )) holds (for B4 , B5 being Int_position holds (for B6 being Integer holds ((( B1 . ( DataLoc (( B1 . B4 ) , B6) ) ) > ( 0 ) & B2 is_closed_on B1 , R4 & B2 is_halting_on B1 , R4) implies ( ( IExec (( if>0 (B4 , B6 , B2 , B3) ) , R4 , B1) ) . B5 ) = ( ( IExec (B2 , R4 , B1) ) . B5 ))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C5 being ( 0 ) -started (State of ( SCMPDS ));
let C6 being  halt-free  shiftable (Program of ( SCMPDS ));
let C7 being  shiftable (Program of ( SCMPDS ));
let C8 , C9 being Int_position;
let C10 being Integer;
assume that
L6: ( C5 . ( DataLoc (( C5 . C8 ) , C10) ) ) > ( 0 )
and
L7: C6 is_closed_on C5 , R4
and
L8: C6 is_halting_on C5 , R4;
L9: (not C9 in ( dom ( Start-At (( ( ( card C6 ) + ( card C7 ) ) + 2 ) , ( SCMPDS )) ) )) by SCMPDS_4:18;
L10: ( IExec (( if>0 (C8 , C10 , C6 , C7) ) , R4 , C5) ) = ( ( IExec (C6 , R4 , C5) ) +* ( Start-At (( ( ( card C6 ) + ( card C7 ) ) + 2 ) , ( SCMPDS )) ) ) by L6 , L7 , L8 , SCMPDS_6:70;
thus L11: thesis by L10 , L9 , FUNCT_4:11;
end;
set D4 = ( NAT );
set D5 = ( SCM-Data-Loc );
L12: (for B7 being Int_position holds (for B8 being Integer holds (for B9 being (Program of ( SCMPDS )) holds ( while>0 (B7 , B8 , B9) ) = ( ( (B7 , B8) <=0_goto ( ( card B9 ) + 2 ) ) ';' ( B9 ';' ( goto ( - ( ( card B9 ) + 1 ) ) ) ) ))))
proof
let C11 being Int_position;
let C12 being Integer;
let C13 being (Program of ( SCMPDS ));
set D6 = ( (C11 , C12) <=0_goto ( ( card C13 ) + 2 ) );
set D7 = ( goto ( - ( ( card C13 ) + 1 ) ) );
thus L13: ( while>0 (C11 , C12 , C13) ) = ( ( D6 ';' C13 ) ';' D7 ) by SCMPDS_8:def 3
.= ( D6 ';' ( C13 ';' D7 ) ) by SCMPDS_4:15;
end;
L14: (for B10 being (Program of ( SCMPDS )) holds (for B11 being Int_position holds (for B12 being Integer holds ( Shift (B10 , 1) ) c= ( while>0 (B11 , B12 , B10) ))))
proof
let C14 being (Program of ( SCMPDS ));
let C15 being Int_position;
let C16 being Integer;
set D8 = ( (C15 , C16) <=0_goto ( ( card C14 ) + 2 ) );
set D9 = ( goto ( - ( ( card C14 ) + 1 ) ) );
L15: ( while>0 (C15 , C16 , C14) ) = ( ( D8 ';' C14 ) ';' D9 ) by SCMPDS_8:def 3
.= ( ( D8 ';' C14 ) ';' ( Load D9 ) ) by SCMPDS_4:def 3
.= ( ( ( Load D8 ) ';' C14 ) ';' ( Load D9 ) ) by SCMPDS_4:def 2;
L16: ( card ( Load D8 ) ) = 1 by COMPOS_1:54;
thus L17: thesis by L16 , L15 , SCMPDS_7:3;
end;
theorem
L18: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B13 , B14 being (State of ( SCMPDS )) holds (for B15 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B16 being Int_position holds (for B17 being Integer holds (for B18 being (Element of ( NAT )) holds ((B15 is_closed_on B13 , R4 & B15 is_halting_on B13 , R4 & ( B13 . ( DataLoc (( B13 . B16 ) , B17) ) ) > ( 0 ) & B18 = ( ( LifeSpan (( R4 +* ( stop B15 ) ) , ( Initialize B13 )) ) + 2 ) & B14 = ( Comput (( R4 +* ( stop ( while>0 (B16 , B17 , B15) ) ) ) , ( Initialize B13 ) , B18) )) implies (( DataPart B14 ) = ( DataPart ( IExec (B15 , R4 , ( Initialize B13 )) ) ) & ( Initialize B14 ) = B14))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C17 , C18 being (State of ( SCMPDS ));
let C19 being  halt-free  shiftable (Program of ( SCMPDS ));
let C20 being Int_position;
let C21 being Integer;
let C22 being (Element of ( NAT ));
set D10 = ( DataLoc (( C17 . C20 ) , C21) );
set D11 = ( while>0 (C20 , C21 , C19) );
set D12 = ( stop D11 );
set D13 = ( stop C19 );
set D14 = ( (C20 , C21) <=0_goto ( ( card C19 ) + 2 ) );
set D15 = ( goto ( - ( ( card C19 ) + 1 ) ) );
set D16 = ( Initialize C17 );
set D17 = ( R4 +* ( stop C19 ) );
set D18 = ( Initialize C17 );
set D19 = ( R4 +* ( stop D11 ) );
set D20 = ( Comput (D19 , D18 , 1) );
set D21 = D19;
assume that
L19: C19 is_closed_on C17 , R4
and
L20: C19 is_halting_on C17 , R4
and
L21: ( C17 . D10 ) > ( 0 )
and
L22: C22 = ( ( LifeSpan (D17 , D16) ) + 2 )
and
L23: C18 = ( Comput (D19 , D18 , C22) );
L24: D13 c= D17 by FUNCT_4:25;
L25: D12 c= D19 by FUNCT_4:25;
L26: D11 c= D12 by AFINSQ_1:74;
L27: D11 c= D19 by L26 , L25 , XBOOLE_1:1;
L28: ( Shift (C19 , 1) ) c= D11 by L14;
L29: ( Shift (C19 , 1) ) c= D21 by L28 , L27 , XBOOLE_1:1;
L30: D11 = ( D14 ';' ( C19 ';' D15 ) ) by L12;
L31: ( Comput (D19 , D18 , ( ( 0 ) + 1 )) ) = ( Following (D19 , ( Comput (D19 , D18 , ( 0 )) )) ) by EXTPRO_1:3
.= ( Following (D19 , D18) )
.= ( Exec (D14 , D18) ) by L30 , SCMPDS_6:11;
set D22 = ( LifeSpan (D17 , D16) );
set D23 = ( Comput (D21 , D20 , D22) );
set D24 = D21;
set D25 = ( ( card C19 ) + 1 );
L32: ( IC D18 ) = ( 0 ) by MEMSTR_0:def 11;
L33: (not D10 in ( dom ( Start-At (( 0 ) , ( SCMPDS )) ) )) by SCMPDS_4:18;
L34: (not C20 in ( dom ( Start-At (( 0 ) , ( SCMPDS )) ) )) by SCMPDS_4:18;
L35: ( D18 . ( DataLoc (( D18 . C20 ) , C21) ) ) = ( D18 . D10 ) by L34 , FUNCT_4:11
.= ( C17 . D10 ) by L33 , FUNCT_4:11;
set D26 = ( D22 + 1 );
set D27 = ( Comput (D19 , D18 , D26) );
set D28 = D19;
L36: D27 = D23 by EXTPRO_1:4;
set D29 = ( Comput (D19 , D18 , ( D26 + 1 )) );
L37: ( ( card C19 ) + 1 ) < ( ( card C19 ) + 2 ) by XREAL_1:6;
L38: D25 in ( dom D11 ) by L37 , SCMPDS_8:18;
L39: C19 is_closed_on D16 , D17 by L19 , SCMPDS_6:24;
L40: (for R1 being Int_position holds ( D16 . R1 ) = ( D20 . R1 )) by L31 , SCMPDS_2:56;
L41: ( DataPart D16 ) = ( DataPart D20 ) by L40 , SCMPDS_4:8;
L42: D17 halts_on D16 by L20 , SCMPDS_6:def 3;
L43: ( D17 +* ( stop C19 ) ) halts_on ( Initialize D16 ) by L20 , SCMPDS_6:def 3;
L44: C19 is_halting_on D16 , D17 by L43 , SCMPDS_6:def 3;
L45: ( IC D20 ) = ( D20 . ( IC ( SCMPDS ) ) )
.= ( succ ( 0 ) ) by L21 , L32 , L31 , L35 , SCMPDS_2:56
.= ( ( 0 ) + 1 );
L46: ( DataPart ( Comput (D17 , D16 , D22) ) ) = ( DataPart D23 ) by L45 , L24 , L44 , L39 , L41 , L29 , SCMPDS_7:18;
L47: ( DataPart D23 ) = ( DataPart ( Result (D17 , D16) ) ) by L46 , L42 , EXTPRO_1:23
.= ( DataPart ( Result (D17 , D16) ) )
.= ( DataPart ( IExec (C19 , R4 , ( Initialize C17 )) ) ) by SCMPDS_4:def 5;
L48: ( IC D23 ) = D25 by L24 , L44 , L39 , L45 , L41 , L29 , SCMPDS_7:18;
L49: ( CurInstr (D28 , D27) ) = ( D24 . D25 ) by L48 , L36 , PBOOLE:143
.= ( D21 . D25 )
.= ( D19 . D25 )
.= ( D11 . D25 ) by L38 , L27 , GRFUNC_1:2
.= D15 by SCMPDS_8:19;
L50: D29 = ( Following (D19 , D27) ) by EXTPRO_1:3
.= ( Exec (D15 , D27) ) by L49;
L51:
now
let R1 being Int_position;
thus L52: ( C18 . R1 ) = ( D27 . R1 ) by L22 , L23 , L50 , SCMPDS_2:54
.= ( D23 . R1 ) by EXTPRO_1:4;
end;
thus L53: ( DataPart C18 ) = ( DataPart ( IExec (C19 , R4 , ( Initialize C17 )) ) ) by L51 , L47 , SCMPDS_4:8;
L54: ( IC D29 ) = ( D29 . ( IC ( SCMPDS ) ) )
.= ( ICplusConst (D27 , ( ( 0 ) - ( ( card C19 ) + 1 ) )) ) by L50 , SCMPDS_2:54
.= ( 0 ) by L48 , L36 , SCMPDS_7:1;
thus L55: thesis by L54 , L22 , L23 , MEMSTR_0:46;
end;
theorem
L56: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B19 being (State of ( SCMPDS )) holds (for B20 being (Program of ( SCMPDS )) holds ((for B21 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (( DataPart B21 ) = ( DataPart B19 ) implies B20 is_halting_on B21 , R5))) implies B20 is_closed_on B19 , R4))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C23 being (State of ( SCMPDS ));
let C24 being (Program of ( SCMPDS ));
assume L57: (for B22 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (( DataPart B22 ) = ( DataPart C23 ) implies C24 is_halting_on B22 , R5)));
set D30 = ( stop C24 );
set D31 = ( Initialize C23 );
set D32 = ( R4 +* D30 );
defpred S1[ Nat ] means (not ( IC ( Comput (D32 , D31 , $1) ) ) in ( dom D30 ));
L58: (for B23 being Int_position holds ( C23 . B23 ) = ( D31 . B23 ))
proof
let C25 being Int_position;
L59: (not C25 in ( dom ( Start-At (( 0 ) , ( SCMPDS )) ) )) by SCMPDS_4:18;
thus L60: thesis by L59 , FUNCT_4:11;
end;
assume L61: (not C24 is_closed_on C23 , R4);
L62: (ex B24 being (Element of ( NAT )) st S1[ B24 ]) by L61 , SCMPDS_6:def 2;
L63: (ex B25 being Nat st S1[ B25 ]) by L62;
consider C26 being Nat such that L64: S1[ C26 ] and L65: (for B26 being Nat holds (S1[ B26 ] implies C26 <= B26)) from NAT_1:sch 5(L63);
reconsider D33 = C26 as (Element of ( NAT )) by ORDINAL1:def 12;
set D34 = ( Comput (D32 , D31 , D33) );
set D35 = D32;
set D36 = ( (( IC D34 ) , ( succ ( IC D34 ) )) --> (( goto 1 ) , ( goto ( - 1 ) )) );
reconsider D37 = ( D32 +* D36 ) as (Instruction-Sequence of ( SCMPDS ));
reconsider D38 = ( D35 +* D36 ) as (Instruction-Sequence of ( SCMPDS ));
reconsider D39 = ( D32 +* (( IC D34 ) , ( goto 1 )) ) as (Instruction-Sequence of ( SCMPDS ));
reconsider D40 = ( D39 +* (( succ ( IC D34 ) ) , ( goto ( - 1 ) )) ) as (Instruction-Sequence of ( SCMPDS ));
L66: D37 = D40 by FUNCT_7:139;
L67: (for B27 being (Element of ( NAT )) holds (B27 < D33 implies ( IC ( Comput (D32 , D31 , B27) ) ) in ( dom D30 ))) by L65;
L68: ( stop C24 ) c= D32 by FUNCT_4:25;
L69: D30 c= D39 by L64 , FUNCT_4:25 , FUNCT_7:89;
L70: ( stop C24 ) c= D37 by L69 , L66 , L64 , AFINSQ_1:73 , FUNCT_7:89;
L71: ( Comput (D37 , D31 , D33) ) = D34 by L70 , L68 , L67 , SCMPDS_4:21;
L72: ( DataPart D31 ) = ( DataPart D31 )
.= ( DataPart C23 ) by L58 , SCMPDS_4:8;
L73: C24 is_halting_on D31 , D37 by L72 , L57;
L74: ( D37 +* D30 ) halts_on ( Initialize D31 ) by L73 , SCMPDS_6:def 3;
L75: (not D37 halts_on D34) by SCMPDS_4:20;
L76: ( D37 +* D30 ) = D37 by L70 , FUNCT_4:98;
thus L77: contradiction by L76 , L75 , L71 , L74 , EXTPRO_1:22;
end;
theorem
L78: (for B28 , B29 , B30 , B31 being (Instruction of ( SCMPDS )) holds ( card ( ( ( B28 ';' B29 ) ';' B30 ) ';' B31 ) ) = 4)
proof
let C27 , C28 , C29 , C30 being (Instruction of ( SCMPDS ));
thus L79: ( card ( ( ( C27 ';' C28 ) ';' C29 ) ';' C30 ) ) = ( ( card ( ( C27 ';' C28 ) ';' C29 ) ) + 1 ) by SCMP_GCD:4
.= ( ( ( card ( C27 ';' C28 ) ) + 1 ) + 1 ) by SCMP_GCD:4
.= ( ( 2 + 1 ) + 1 ) by SCMP_GCD:5
.= 4;
end;
theorem
L80: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B32 being ( 0 ) -started (State of ( SCMPDS )) holds (for B33 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B34 , B35 , B36 being Int_position holds (for B37 , B38 being Integer holds ((( B32 . B35 ) >= ( B38 + ( B32 . ( DataLoc (( B32 . B34 ) , B37) ) ) ) & (for B39 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B39 . B35 ) >= ( B38 + ( B39 . ( DataLoc (( B32 . B34 ) , B37) ) ) ) & ( B39 . B36 ) = ( B32 . B36 ) & ( B39 . B34 ) = ( B32 . B34 ) & ( B39 . ( DataLoc (( B32 . B34 ) , B37) ) ) > ( 0 )) implies (( ( IExec (B33 , R5 , B39) ) . B34 ) = ( B39 . B34 ) & B33 is_closed_on B39 , R5 & B33 is_halting_on B39 , R5 & ( ( IExec (B33 , R5 , B39) ) . ( DataLoc (( B32 . B34 ) , B37) ) ) < ( B39 . ( DataLoc (( B32 . B34 ) , B37) ) ) & ( ( IExec (B33 , R5 , B39) ) . B35 ) >= ( B38 + ( ( IExec (B33 , R5 , B39) ) . ( DataLoc (( B32 . B34 ) , B37) ) ) ) & ( ( IExec (B33 , R5 , B39) ) . B36 ) = ( B39 . B36 )))))) implies (( while>0 (B34 , B37 , B33) ) is_closed_on B32 , R4 & ( while>0 (B34 , B37 , B33) ) is_halting_on B32 , R4 & (( B32 . ( DataLoc (( B32 . B34 ) , B37) ) ) > ( 0 ) implies ( IExec (( while>0 (B34 , B37 , B33) ) , R4 , B32) ) = ( IExec (( while>0 (B34 , B37 , B33) ) , R4 , ( Initialize ( IExec (B33 , R4 , B32) ) )) )))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C31 being ( 0 ) -started (State of ( SCMPDS ));
let C32 being  halt-free  shiftable (Program of ( SCMPDS ));
let C33 , C34 , C35 being Int_position;
let C36 , C37 being Integer;
set D41 = ( DataLoc (( C31 . C33 ) , C36) );
assume L81: ( C31 . C34 ) >= ( C37 + ( C31 . D41 ) );
L82: (for R1 being Int_position holds (R1 in { C34 } implies ( C31 . R1 ) >= ( C37 + ( C31 . D41 ) ))) by L81 , TARSKI:def 1;
assume L83: (for B40 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B40 . C34 ) >= ( C37 + ( B40 . D41 ) ) & ( B40 . C35 ) = ( C31 . C35 ) & ( B40 . C33 ) = ( C31 . C33 ) & ( B40 . D41 ) > ( 0 )) implies (( ( IExec (C32 , R5 , B40) ) . C33 ) = ( B40 . C33 ) & C32 is_closed_on B40 , R5 & C32 is_halting_on B40 , R5 & ( ( IExec (C32 , R5 , B40) ) . D41 ) < ( B40 . D41 ) & ( ( IExec (C32 , R5 , B40) ) . C34 ) >= ( C37 + ( ( IExec (C32 , R5 , B40) ) . D41 ) ) & ( ( IExec (C32 , R5 , B40) ) . C35 ) = ( B40 . C35 )))));
L84:
now
let C38 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
assume that
L85: (for R1 being Int_position holds (R1 in { C34 } implies ( C38 . R1 ) >= ( C37 + ( C38 . D41 ) )))
and
L86: (for R1 being Int_position holds (R1 in { C35 } implies ( C38 . R1 ) = ( C31 . R1 )))
and
L87: ( C38 . C33 ) = ( C31 . C33 )
and
L88: ( C38 . D41 ) > ( 0 );
L89: C35 in { C35 } by TARSKI:def 1;
L90: ( C38 . C35 ) = ( C31 . C35 ) by L89 , L86;
L91: C34 in { C34 } by TARSKI:def 1;
L92: ( C38 . C34 ) >= ( C37 + ( C38 . D41 ) ) by L91 , L85;
thus L93: (( ( IExec (C32 , R5 , C38) ) . C33 ) = ( C38 . C33 ) & C32 is_closed_on C38 , R5 & C32 is_halting_on C38 , R5 & ( ( IExec (C32 , R5 , C38) ) . D41 ) < ( C38 . D41 )) by L92 , L83 , L87 , L88 , L90;
thus L94:now
let R1 being Int_position;
assume L95: R1 in { C34 };
L96: ( ( IExec (C32 , R5 , C38) ) . C34 ) >= ( C37 + ( ( IExec (C32 , R5 , C38) ) . D41 ) ) by L83 , L87 , L88 , L92 , L90;
thus L97: ( ( IExec (C32 , R5 , C38) ) . R1 ) >= ( C37 + ( ( IExec (C32 , R5 , C38) ) . D41 ) ) by L96 , L95 , TARSKI:def 1;
end;
let R1 being Int_position;
assume L98: R1 in { C35 };
thus L99: ( ( IExec (C32 , R5 , C38) ) . R1 ) = ( ( IExec (C32 , R5 , C38) ) . C35 ) by L98 , TARSKI:def 1
.= ( C38 . C35 ) by L83 , L87 , L88 , L92 , L90
.= ( C38 . R1 ) by L98 , TARSKI:def 1;
end;
thus L100: thesis by L84 , L82 , SCMPDS_8:27;
end;
theorem
L101: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B41 being ( 0 ) -started (State of ( SCMPDS )) holds (for B42 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B43 , B44 , B45 being Int_position holds (for B46 , B47 being Integer holds ((( B41 . B44 ) >= B47 & (for B48 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B48 . B44 ) >= B47 & ( B48 . B45 ) = ( B41 . B45 ) & ( B48 . B43 ) = ( B41 . B43 ) & ( B48 . ( DataLoc (( B41 . B43 ) , B46) ) ) > ( 0 )) implies (( ( IExec (B42 , R5 , B48) ) . B43 ) = ( B48 . B43 ) & B42 is_closed_on B48 , R5 & B42 is_halting_on B48 , R5 & ( ( IExec (B42 , R5 , B48) ) . ( DataLoc (( B41 . B43 ) , B46) ) ) < ( B48 . ( DataLoc (( B41 . B43 ) , B46) ) ) & ( ( IExec (B42 , R5 , B48) ) . B44 ) >= B47 & ( ( IExec (B42 , R5 , B48) ) . B45 ) = ( B48 . B45 )))))) implies (( while>0 (B43 , B46 , B42) ) is_closed_on B41 , R4 & ( while>0 (B43 , B46 , B42) ) is_halting_on B41 , R4 & (( B41 . ( DataLoc (( B41 . B43 ) , B46) ) ) > ( 0 ) implies ( IExec (( while>0 (B43 , B46 , B42) ) , R4 , B41) ) = ( IExec (( while>0 (B43 , B46 , B42) ) , R4 , ( Initialize ( IExec (B42 , R4 , B41) ) )) )))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C39 being ( 0 ) -started (State of ( SCMPDS ));
let C40 being  halt-free  shiftable (Program of ( SCMPDS ));
let C41 , C42 , C43 being Int_position;
let C44 , C45 being Integer;
set D42 = ( DataLoc (( C39 . C41 ) , C44) );
defpred S2[ set ] means (ex B49 being (State of ( SCMPDS )) st (B49 = $1 & ( B49 . C42 ) >= C45 & ( B49 . C43 ) = ( C39 . C43 )));
consider C46 being (Function of ( product ( the_Values_of ( SCMPDS ) ) ) , ( NAT )) such that L102: (for B50 being (State of ( SCMPDS )) holds ((( B50 . D42 ) <= ( 0 ) implies ( C46 . B50 ) = ( 0 )) & (( B50 . D42 ) > ( 0 ) implies ( C46 . B50 ) = ( B50 . D42 )))) by SCMPDS_8:5;
deffunc H1((State of ( SCMPDS ))) = ( C46 . $1 );
L103: (for B51 being ( 0 ) -started (State of ( SCMPDS )) holds ((S2[ B51 ] & H1(B51) = ( 0 )) implies ( B51 . D42 ) <= ( 0 ))) by L102;
assume L104: ( C39 . C42 ) >= C45;
L105: S2[ C39 ] by L104;
assume L106: (for B52 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B52 . C42 ) >= C45 & ( B52 . C43 ) = ( C39 . C43 ) & ( B52 . C41 ) = ( C39 . C41 ) & ( B52 . D42 ) > ( 0 )) implies (( ( IExec (C40 , R5 , B52) ) . C41 ) = ( B52 . C41 ) & C40 is_closed_on B52 , R5 & C40 is_halting_on B52 , R5 & ( ( IExec (C40 , R5 , B52) ) . D42 ) < ( B52 . D42 ) & ( ( IExec (C40 , R5 , B52) ) . C42 ) >= C45 & ( ( IExec (C40 , R5 , B52) ) . C43 ) = ( B52 . C43 )))));
L107:
now
let C47 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
assume that
L108: S2[ C47 ]
and
L109: ( C47 . C41 ) = ( C39 . C41 )
and
L110: ( C47 . D42 ) > ( 0 );
set D43 = ( IExec (C40 , R5 , C47) );
set D44 = ( Initialize D43 );
thus L111: (( ( IExec (C40 , R5 , C47) ) . C41 ) = ( C47 . C41 ) & C40 is_closed_on C47 , R5 & C40 is_halting_on C47 , R5) by L106 , L109 , L110 , L108;
thus L112: H1(D44) < H1(C47)
proof
L113: H1(C47) = ( C47 . D42 ) by L102 , L110
.= ( C47 . D42 );
assume L114: H1(D44) >= H1(C47);
L115: ( D44 . D42 ) > ( 0 ) by L114 , L102 , L110 , L113;
L116: H1(D44) = ( D44 . D42 ) by L115 , L102
.= ( D43 . D42 ) by SCMPDS_5:15;
thus L117: contradiction by L116 , L106 , L109 , L110 , L108 , L114 , L113;
end;

thus L118: S2[ ( Initialize D43 ) ]
proof
take D45 = ( Initialize D43 );
thus L119: D45 = ( Initialize D43 );
L120: ( D43 . C42 ) >= C45 by L106 , L109 , L110 , L108;
thus L121: ( D45 . C42 ) >= C45 by L120 , SCMPDS_5:15;
L122: ( D43 . C43 ) = ( C47 . C43 ) by L106 , L109 , L110 , L108;
thus L123: thesis by L122 , L108 , SCMPDS_5:15;
end;

end;
L119: (( while>0 (C41 , C44 , C40) ) is_closed_on C39 , R4 & ( while>0 (C41 , C44 , C40) ) is_halting_on C39 , R4) from SCMPDS_8:sch 3(L103 , L105 , L107);
thus L120: (( while>0 (C41 , C44 , C40) ) is_closed_on C39 , R4 & ( while>0 (C41 , C44 , C40) ) is_halting_on C39 , R4) by L119;
assume L121: ( C39 . D42 ) > ( 0 );
L122: ( IExec (( while>0 (C41 , C44 , C40) ) , R4 , C39) ) = ( IExec (( while>0 (C41 , C44 , C40) ) , R4 , ( Initialize ( IExec (C40 , R4 , C39) ) )) ) from SCMPDS_8:sch 4(L121 , L103 , L105 , L107);
thus L123: thesis by L122;
end;
theorem
L124: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B53 being ( 0 ) -started (State of ( SCMPDS )) holds (for B54 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B55 , B56 , B57 , B58 , B59 being Int_position holds (for B60 , B61 , B62 being Integer holds ((( B53 . B59 ) = ( ( ( B53 . B58 ) - B61 ) + ( B53 . B56 ) ) & B62 <= ( ( B53 . B58 ) - B61 ) & (for B63 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B63 . B59 ) = ( ( ( B63 . B58 ) - B61 ) + ( B63 . B56 ) ) & B62 <= ( ( B63 . B58 ) - B61 ) & ( B63 . B57 ) = ( B53 . B57 ) & ( B63 . B55 ) = ( B53 . B55 ) & ( B63 . ( DataLoc (( B53 . B55 ) , B60) ) ) > ( 0 )) implies (( ( IExec (B54 , R5 , B63) ) . B55 ) = ( B63 . B55 ) & B54 is_closed_on B63 , R5 & B54 is_halting_on B63 , R5 & ( ( IExec (B54 , R5 , B63) ) . ( DataLoc (( B53 . B55 ) , B60) ) ) < ( B63 . ( DataLoc (( B53 . B55 ) , B60) ) ) & ( ( IExec (B54 , R5 , B63) ) . B59 ) = ( ( ( ( IExec (B54 , R5 , B63) ) . B58 ) - B61 ) + ( ( IExec (B54 , R5 , B63) ) . B56 ) ) & B62 <= ( ( ( IExec (B54 , R5 , B63) ) . B58 ) - B61 ) & ( ( IExec (B54 , R5 , B63) ) . B57 ) = ( B63 . B57 )))))) implies (( while>0 (B55 , B60 , B54) ) is_closed_on B53 , R4 & ( while>0 (B55 , B60 , B54) ) is_halting_on B53 , R4 & (( B53 . ( DataLoc (( B53 . B55 ) , B60) ) ) > ( 0 ) implies ( IExec (( while>0 (B55 , B60 , B54) ) , R4 , B53) ) = ( IExec (( while>0 (B55 , B60 , B54) ) , R4 , ( Initialize ( IExec (B54 , R4 , B53) ) )) )))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C48 being ( 0 ) -started (State of ( SCMPDS ));
let C49 being  halt-free  shiftable (Program of ( SCMPDS ));
let C50 , C51 , C52 , C53 , C54 being Int_position;
let C55 , C56 , C57 being Integer;
set D46 = ( DataLoc (( C48 . C50 ) , C55) );
defpred S3[ set ] means (ex B64 being (State of ( SCMPDS )) st (B64 = $1 & ( B64 . C54 ) = ( ( ( B64 . C53 ) - C56 ) + ( B64 . C51 ) ) & C57 <= ( ( B64 . C53 ) - C56 ) & ( B64 . C52 ) = ( C48 . C52 )));
assume that
L125: ( C48 . C54 ) = ( ( ( C48 . C53 ) - C56 ) + ( C48 . C51 ) )
and
L126: C57 <= ( ( C48 . C53 ) - C56 );
consider C58 being (Function of ( product ( the_Values_of ( SCMPDS ) ) ) , ( NAT )) such that L127: (for B65 being (State of ( SCMPDS )) holds ((( B65 . D46 ) <= ( 0 ) implies ( C58 . B65 ) = ( 0 )) & (( B65 . D46 ) > ( 0 ) implies ( C58 . B65 ) = ( B65 . D46 )))) by SCMPDS_8:5;
deffunc H2((State of ( SCMPDS ))) = ( C58 . $1 );
L128: (for B66 being ( 0 ) -started (State of ( SCMPDS )) holds ((S3[ B66 ] & H2(B66) = ( 0 )) implies ( B66 . D46 ) <= ( 0 ))) by L127;
assume L129: (for B67 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B67 . C54 ) = ( ( ( B67 . C53 ) - C56 ) + ( B67 . C51 ) ) & C57 <= ( ( B67 . C53 ) - C56 ) & ( B67 . C52 ) = ( C48 . C52 ) & ( B67 . C50 ) = ( C48 . C50 ) & ( B67 . ( DataLoc (( C48 . C50 ) , C55) ) ) > ( 0 )) implies (( ( IExec (C49 , R5 , B67) ) . C50 ) = ( B67 . C50 ) & C49 is_closed_on B67 , R5 & C49 is_halting_on B67 , R5 & ( ( IExec (C49 , R5 , B67) ) . ( DataLoc (( C48 . C50 ) , C55) ) ) < ( B67 . ( DataLoc (( C48 . C50 ) , C55) ) ) & ( ( IExec (C49 , R5 , B67) ) . C54 ) = ( ( ( ( IExec (C49 , R5 , B67) ) . C53 ) - C56 ) + ( ( IExec (C49 , R5 , B67) ) . C51 ) ) & C57 <= ( ( ( IExec (C49 , R5 , B67) ) . C53 ) - C56 ) & ( ( IExec (C49 , R5 , B67) ) . C52 ) = ( B67 . C52 )))));
L130:
now
let C59 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
assume that
L131: S3[ C59 ]
and
L132: ( C59 . C50 ) = ( C48 . C50 )
and
L133: ( C59 . D46 ) > ( 0 );
set D47 = ( IExec (C49 , R5 , C59) );
set D48 = ( Initialize D47 );
consider C60 being (State of ( SCMPDS )) such that L134: C60 = C59 and L135: ( C60 . C54 ) = ( ( ( C60 . C53 ) - C56 ) + ( C60 . C51 ) ) and L136: C57 <= ( ( C60 . C53 ) - C56 ) and L137: ( C60 . C52 ) = ( C48 . C52 ) by L131;
L138: ( C59 . C52 ) = ( C48 . C52 ) by L134 , L137;
L139: ( C59 . C54 ) = ( ( ( C59 . C53 ) - C56 ) + ( C59 . C51 ) ) by L134 , L135;
L140: C57 <= ( ( C59 . C53 ) - C56 ) by L134 , L136;
thus L141: (( ( IExec (C49 , R5 , C59) ) . C50 ) = ( C59 . C50 ) & C49 is_closed_on C59 , R5 & C49 is_halting_on C59 , R5) by L129 , L132 , L133 , L139 , L137 , L134 , L136;
thus L142: H2(D48) < H2(C59)
proof
L143: H2(C59) = ( C59 . D46 ) by L127 , L133
.= ( C59 . D46 );
assume L144: H2(D48) >= H2(C59);
L145: ( D48 . D46 ) > ( 0 ) by L144 , L127 , L133 , L143;
L146: H2(D48) = ( D48 . D46 ) by L145 , L127
.= ( D47 . D46 ) by SCMPDS_5:15;
thus L147: contradiction by L146 , L129 , L132 , L133 , L139 , L140 , L134 , L137 , L144 , L143;
end;

thus L148: S3[ ( Initialize D47 ) ]
proof
take D49 = ( Initialize D47 );
thus L149: D49 = ( Initialize D47 );
L150: ( D47 . C54 ) = ( ( ( D47 . C53 ) - C56 ) + ( D47 . C51 ) ) by L129 , L132 , L133 , L139 , L140 , L138;
L151: ( D49 . C54 ) = ( ( ( D47 . C53 ) - C56 ) + ( D47 . C51 ) ) by L150 , SCMPDS_5:15;
L152: ( D49 . C54 ) = ( ( ( D49 . C53 ) - C56 ) + ( D47 . C51 ) ) by L151 , SCMPDS_5:15;
thus L153: ( D49 . C54 ) = ( ( ( D49 . C53 ) - C56 ) + ( D49 . C51 ) ) by L152 , SCMPDS_5:15;
L154: C57 <= ( ( D47 . C53 ) - C56 ) by L129 , L132 , L133 , L139 , L140 , L138;
thus L155: C57 <= ( ( D49 . C53 ) - C56 ) by L154 , SCMPDS_5:15;
L156: ( D47 . C52 ) = ( C59 . C52 ) by L129 , L132 , L133 , L139 , L140 , L134 , L137;
thus L157: thesis by L156 , L134 , L137 , SCMPDS_5:15;
end;

end;
L149: S3[ C48 ] by L125 , L126;
L150: (( while>0 (C50 , C55 , C49) ) is_closed_on C48 , R4 & ( while>0 (C50 , C55 , C49) ) is_halting_on C48 , R4) from SCMPDS_8:sch 3(L128 , L149 , L130);
thus L151: (( while>0 (C50 , C55 , C49) ) is_closed_on C48 , R4 & ( while>0 (C50 , C55 , C49) ) is_halting_on C48 , R4) by L150;
assume L152: ( C48 . D46 ) > ( 0 );
L153: ( IExec (( while>0 (C50 , C55 , C49) ) , R4 , C48) ) = ( IExec (( while>0 (C50 , C55 , C49) ) , R4 , ( Initialize ( IExec (C49 , R4 , C48) ) )) ) from SCMPDS_8:sch 4(L152 , L128 , L149 , L130);
thus L154: thesis by L153;
end;
theorem
L155: (for B68 being (FinSequence of ( INT )) holds (for B69 , B70 , B71 , B72 being (Element of ( NAT )) holds ((B70 = ( B71 - 1 ) & B68 is_non_decreasing_on B69 , B70 & B68 is_non_decreasing_on ( B71 + 1 ) , B72 & (for B73 being (Element of ( NAT )) holds ((B69 <= B73 & B73 < B71) implies ( B68 . B73 ) <= ( B68 . B71 ))) & (for B74 being (Element of ( NAT )) holds ((B71 < B74 & B74 <= B72) implies ( B68 . B71 ) <= ( B68 . B74 )))) implies B68 is_non_decreasing_on B69 , B72)))
proof
let C61 being (FinSequence of ( INT ));
let C62 , C63 , C64 , C65 being (Element of ( NAT ));
assume that
L156: C63 = ( C64 - 1 );
assume L157: C61 is_non_decreasing_on C62 , C63;
assume L158: C61 is_non_decreasing_on ( C64 + 1 ) , C65;
assume L159: (for B75 being (Element of ( NAT )) holds ((C62 <= B75 & B75 < C64) implies ( C61 . B75 ) <= ( C61 . C64 )));
assume L160: (for B76 being (Element of ( NAT )) holds ((C64 < B76 & B76 <= C65) implies ( C61 . C64 ) <= ( C61 . B76 )));
L161:
now
let C66 , C67 being (Element of ( NAT ));
assume that
L162: C62 <= C66
and
L163: C66 <= C67
and
L164: C67 <= C65;
per cases  by XXREAL_0:1;
suppose L165: C67 < C64;

L166: ( C67 + 1 ) <= C64 by L165 , INT_1:7;
L167: C67 <= C63 by L166 , L156 , XREAL_1:19;
thus L168: ( C61 . C66 ) <= ( C61 . C67 ) by L167 , L157 , L162 , L163 , GRAPH_2:def 12;
end;
suppose L169: C67 = C64;

per cases ;
suppose L170: C66 = C67;

thus L171: ( C61 . C66 ) <= ( C61 . C67 ) by L170;
end;
suppose L172: C66 <> C67;

L173: C66 < C67 by L172 , L163 , XXREAL_0:1;
thus L174: ( C61 . C66 ) <= ( C61 . C67 ) by L173 , L159 , L162 , L169;
end;
end;
suppose L176: C67 > C64;

per cases  by XXREAL_0:1;
suppose L177: C66 < C64;

L178: ( C61 . C64 ) >= ( C61 . C66 ) by L177 , L159 , L162;
L179: ( C61 . C67 ) >= ( C61 . C64 ) by L160 , L164 , L176;
thus L180: ( C61 . C66 ) <= ( C61 . C67 ) by L179 , L178 , XXREAL_0:2;
end;
suppose L181: C66 = C64;

per cases ;
suppose L182: C66 = C67;

thus L183: ( C61 . C66 ) <= ( C61 . C67 ) by L182;
end;
suppose L184: C66 <> C67;

L185: C66 < C67 by L184 , L163 , XXREAL_0:1;
thus L186: ( C61 . C66 ) <= ( C61 . C67 ) by L185 , L160 , L164 , L181;
end;
end;
suppose L188: C66 > C64;

L189: C66 >= ( C64 + 1 ) by L188 , INT_1:7;
thus L190: ( C61 . C66 ) <= ( C61 . C67 ) by L189 , L158 , L163 , L164 , GRAPH_2:def 12;
end;
end;
end;
thus L193: thesis by L161 , GRAPH_2:def 12;
end;
L194: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B77 being ( 0 ) -started (State of ( SCMPDS )) holds (for B78 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B79 being Int_position holds (for B80 , B81 being Integer holds (for B82 , B83 being (FinSequence of ( INT )) holds (for B84 , B85 , B86 being (Element of ( NAT )) holds ((( B77 . B79 ) = B81 & ( len B82 ) = B85 & ( len B83 ) = B85 & B82 is_FinSequence_on B77 , B84 & B83 is_FinSequence_on ( IExec (( while>0 (B79 , B80 , B78) ) , R4 , B77) ) , B84 & 1 = ( B77 . ( DataLoc (B81 , B80) ) ) & B86 = ( ( B84 + B85 ) + 1 ) & ( B84 + 1 ) = ( B77 . ( intpos B86 ) ) & ( B84 + B85 ) = ( B77 . ( intpos ( B86 + 1 ) ) ) & (for B87 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B88 , B89 being (FinSequence of ( INT )) holds (for B90 , B91 , B92 , B93 being (Element of ( NAT )) holds ((( B87 . B79 ) = B81 & ( ( 2 * B90 ) + 1 ) = ( B87 . ( DataLoc (B81 , B80) ) ) & B91 = ( ( ( B84 + B85 ) + ( 2 * B90 ) ) + 1 ) & ( B84 + B92 ) = ( B87 . ( intpos B91 ) ) & ( B84 + B93 ) = ( B87 . ( intpos ( B91 + 1 ) ) ) & ((1 <= B92 & B93 <= B85) or B92 >= B93)) implies (B78 is_closed_on B87 , R5 & B78 is_halting_on B87 , R5 & ( ( IExec (B78 , R5 , B87) ) . B79 ) = ( B87 . B79 ) & (for B94 being (Element of ( NAT )) holds ((1 <= B94 & B94 < ( ( 2 * B90 ) + 1 )) implies ( ( IExec (B78 , R5 , B87) ) . ( intpos ( ( B84 + B85 ) + B94 ) ) ) = ( B87 . ( intpos ( ( B84 + B85 ) + B94 ) ) ))) & (B92 >= B93 implies (( ( IExec (B78 , R5 , B87) ) . ( DataLoc (B81 , B80) ) ) = ( ( 2 * B90 ) - 1 ) & (for B95 being (Element of ( NAT )) holds ((1 <= B95 & B95 <= B85) implies ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B84 + B95 ) ) ) = ( B87 . ( intpos ( B84 + B95 ) ) ))))) & (B92 < B93 implies (( ( IExec (B78 , R5 , B87) ) . ( DataLoc (B81 , B80) ) ) = ( ( 2 * B90 ) + 3 ) & (for B96 being (Element of ( NAT )) holds (((1 <= B96 & B96 < B92) or (B93 < B96 & B96 <= B85)) implies ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B84 + B96 ) ) ) = ( B87 . ( intpos ( B84 + B96 ) ) ))) & (ex B97 being (Element of ( NAT )) st (B92 <= B97 & B97 <= B93 & ( B84 + B92 ) = ( ( IExec (B78 , R5 , B87) ) . ( intpos B91 ) ) & ( ( B84 + B97 ) - 1 ) = ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B91 + 1 ) ) ) & ( ( B84 + B97 ) + 1 ) = ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B91 + 2 ) ) ) & ( B84 + B93 ) = ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B91 + 3 ) ) ) & (for B98 being (Element of ( NAT )) holds ((B92 <= B98 & B98 < B97) implies ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B84 + B98 ) ) ) <= ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B84 + B97 ) ) ))) & (for B99 being (Element of ( NAT )) holds ((B97 < B99 & B99 <= B93) implies ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B84 + B99 ) ) ) >= ( ( IExec (B78 , R5 , B87) ) . ( intpos ( B84 + B97 ) ) ))))))) & ((B88 is_FinSequence_on B87 , B84 & B89 is_FinSequence_on ( IExec (B78 , R5 , B87) ) , B84 & ( len B88 ) = B85 & ( len B89 ) = B85) implies B88 , B89 are_fiberwise_equipotent )))))))) implies (( while>0 (B79 , B80 , B78) ) is_halting_on B77 , R4 & B82 , B83 are_fiberwise_equipotent  & B83 is_non_decreasing_on 1 , B85)))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C68 being ( 0 ) -started (State of ( SCMPDS ));
let C69 being  halt-free  shiftable (Program of ( SCMPDS ));
let C70 being Int_position;
let C71 , C72 being Integer;
let C73 , C74 being (FinSequence of ( INT ));
let C75 , C76 , C77 being (Element of ( NAT ));
L195: ( Initialize C68 ) = C68 by MEMSTR_0:44;
set D50 = ( DataLoc (C72 , C71) );
assume that
L196: ( C68 . C70 ) = C72
and
L197: ( len C73 ) = C76
and
L198: ( len C74 ) = C76;
set D51 = ( while>0 (C70 , C71 , C69) );
set D52 = ( stop D51 );
assume L199: C73 is_FinSequence_on C68 , C75;
defpred S4[ (Element of ( NAT )) ] means (for B100 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B101 being (FinSequence of ( INT )) holds (for B102 , B103 , B104 , B105 being (Element of ( NAT )) holds ((( B100 . C70 ) = C72 & ( ( 2 * B102 ) + 1 ) = ( B100 . D50 ) & B103 = ( ( ( C75 + C76 ) + ( 2 * B102 ) ) + 1 ) & ((1 <= B104 & B105 <= C76) or B104 >= B105) & ( C75 + B104 ) = ( B100 . ( intpos B103 ) ) & ( C75 + B105 ) = ( B100 . ( intpos ( B103 + 1 ) ) ) & ( B105 - B104 ) <= $1 & B101 is_FinSequence_on B100 , C75 & ( len B101 ) = C76) implies (ex B106 being (Element of ( NAT )) st (ex B107 being (FinSequence of ( INT )) st (( Initialize ( Comput (( R5 +* D52 ) , B100 , B106) ) ) = ( Comput (( R5 +* D52 ) , B100 , B106) ) & B107 is_FinSequence_on ( Comput (( R5 +* D52 ) , B100 , B106) ) , C75 & ( len B107 ) = C76 & B101 , B107 are_fiberwise_equipotent  & B107 is_non_decreasing_on B104 , B105 & (for B108 being (Element of ( NAT )) holds ((B104 < B105 & ((1 <= B108 & B108 < B104) or (B105 < B108 & B108 <= C76))) implies ( B107 . B108 ) = ( B100 . ( intpos ( C75 + B108 ) ) ))) & (for B109 being (Element of ( NAT )) holds ((B104 >= B105 & 1 <= B109 & B109 <= C76) implies ( B107 . B109 ) = ( B100 . ( intpos ( C75 + B109 ) ) ))) & (for B110 being (Element of ( NAT )) holds ((1 <= B110 & B110 < ( ( 2 * B102 ) + 1 )) implies ( ( Comput (( R5 +* D52 ) , B100 , B106) ) . ( intpos ( ( C75 + C76 ) + B110 ) ) ) = ( B100 . ( intpos ( ( C75 + C76 ) + B110 ) ) ))) & ( ( Comput (( R5 +* D52 ) , B100 , B106) ) . D50 ) = ( ( B100 . D50 ) - 2 ) & ( ( Comput (( R5 +* D52 ) , B100 , B106) ) . C70 ) = C72))))))));
assume L200: C74 is_FinSequence_on ( IExec (( while>0 (C70 , C71 , C69) ) , R4 , C68) ) , C75;
assume L201: 1 = ( C68 . D50 );
assume that
L202: C77 = ( ( C75 + C76 ) + 1 )
and
L203: ( C75 + 1 ) = ( C68 . ( intpos C77 ) )
and
L204: ( C75 + C76 ) = ( C68 . ( intpos ( C77 + 1 ) ) );
L205: C77 = ( ( ( C75 + C76 ) + ( 2 * ( 0 ) ) ) + 1 ) by L202;
assume L206: (for B111 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B112 , B113 being (FinSequence of ( INT )) holds (for B114 , B115 , B116 , B117 being (Element of ( NAT )) holds ((( B111 . C70 ) = C72 & ( ( 2 * B114 ) + 1 ) = ( B111 . D50 ) & B115 = ( ( ( C75 + C76 ) + ( 2 * B114 ) ) + 1 ) & ( C75 + B116 ) = ( B111 . ( intpos B115 ) ) & ( C75 + B117 ) = ( B111 . ( intpos ( B115 + 1 ) ) ) & ((1 <= B116 & B117 <= C76) or B116 >= B117)) implies (C69 is_closed_on B111 , R5 & C69 is_halting_on B111 , R5 & ( ( IExec (C69 , R5 , B111) ) . C70 ) = ( B111 . C70 ) & (for B118 being (Element of ( NAT )) holds ((1 <= B118 & B118 < ( ( 2 * B114 ) + 1 )) implies ( ( IExec (C69 , R5 , B111) ) . ( intpos ( ( C75 + C76 ) + B118 ) ) ) = ( B111 . ( intpos ( ( C75 + C76 ) + B118 ) ) ))) & (B116 >= B117 implies (( ( IExec (C69 , R5 , B111) ) . D50 ) = ( ( 2 * B114 ) - 1 ) & (for B119 being (Element of ( NAT )) holds ((1 <= B119 & B119 <= C76) implies ( ( IExec (C69 , R5 , B111) ) . ( intpos ( C75 + B119 ) ) ) = ( B111 . ( intpos ( C75 + B119 ) ) ))))) & (B116 < B117 implies (( ( IExec (C69 , R5 , B111) ) . D50 ) = ( ( 2 * B114 ) + 3 ) & (for B120 being (Element of ( NAT )) holds (((1 <= B120 & B120 < B116) or (B117 < B120 & B120 <= C76)) implies ( ( IExec (C69 , R5 , B111) ) . ( intpos ( C75 + B120 ) ) ) = ( B111 . ( intpos ( C75 + B120 ) ) ))) & (ex B121 being (Element of ( NAT )) st (B116 <= B121 & B121 <= B117 & ( C75 + B116 ) = ( ( IExec (C69 , R5 , B111) ) . ( intpos B115 ) ) & ( ( C75 + B121 ) - 1 ) = ( ( IExec (C69 , R5 , B111) ) . ( intpos ( B115 + 1 ) ) ) & ( ( C75 + B121 ) + 1 ) = ( ( IExec (C69 , R5 , B111) ) . ( intpos ( B115 + 2 ) ) ) & ( C75 + B117 ) = ( ( IExec (C69 , R5 , B111) ) . ( intpos ( B115 + 3 ) ) ) & (for B122 being (Element of ( NAT )) holds ((B116 <= B122 & B122 < B121) implies ( ( IExec (C69 , R5 , B111) ) . ( intpos ( C75 + B122 ) ) ) <= ( ( IExec (C69 , R5 , B111) ) . ( intpos ( C75 + B121 ) ) ))) & (for B123 being (Element of ( NAT )) holds ((B121 < B123 & B123 <= B117) implies ( ( IExec (C69 , R5 , B111) ) . ( intpos ( C75 + B123 ) ) ) >= ( ( IExec (C69 , R5 , B111) ) . ( intpos ( C75 + B121 ) ) ))))))) & ((B112 is_FinSequence_on B111 , C75 & B113 is_FinSequence_on ( IExec (C69 , R5 , B111) ) , C75 & ( len B112 ) = C76 & ( len B113 ) = C76) implies B112 , B113 are_fiberwise_equipotent )))))));
L207: S4[ ( 0 ) ]
proof
let C78 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C79 being (FinSequence of ( INT ));
let C80 , C81 , C82 , C83 being (Element of ( NAT ));
L208: ( Initialize C78 ) = C78 by MEMSTR_0:44;
assume that
L209: ( C78 . C70 ) = C72
and
L210: ( ( 2 * C80 ) + 1 ) = ( C78 . D50 )
and
L211: C81 = ( ( ( C75 + C76 ) + ( 2 * C80 ) ) + 1 )
and
L212: ((1 <= C82 & C83 <= C76) or C82 >= C83)
and
L213: ( C75 + C82 ) = ( C78 . ( intpos C81 ) )
and
L214: ( C75 + C83 ) = ( C78 . ( intpos ( C81 + 1 ) ) )
and
L215: ( C83 - C82 ) <= ( 0 )
and
L216: C79 is_FinSequence_on C78 , C75
and
L217: ( len C79 ) = C76;
L218: C69 is_halting_on C78 , R5 by L206 , L209 , L210 , L211 , L212 , L213 , L214;
take D53 = ( ( LifeSpan (( R5 +* ( stop C69 ) ) , C78) ) + 2 );
set D54 = ( Comput (( R5 +* D52 ) , C78 , D53) );
L219: C69 is_closed_on C78 , R5 by L206 , L209 , L210 , L211 , L212 , L213 , L214;
L220: ( DataPart D54 ) = ( DataPart ( IExec (C69 , R5 , C78) ) ) by L219 , L209 , L210 , L218 , L18 , L208;
consider C84 being (FinSequence of ( INT )) such that L221: ( len C84 ) = C76 and L222: (for B124 being (Element of ( NAT )) holds ((1 <= B124 & B124 <= ( len C84 )) implies ( C84 . B124 ) = ( ( IExec (C69 , R5 , C78) ) . ( intpos ( C75 + B124 ) ) ))) by SCPISORT:1;
take C84;
thus L223: ( Initialize D54 ) = D54 by L209 , L210 , L219 , L218 , L18 , L208;
L224:
now
let C85 being (Element of ( NAT ));
assume that
L225: 1 <= C85
and
L226: C85 <= ( len C84 );
thus L227: ( C84 . C85 ) = ( ( IExec (C69 , R5 , C78) ) . ( intpos ( C75 + C85 ) ) ) by L222 , L225 , L226
.= ( D54 . ( intpos ( C75 + C85 ) ) ) by L220 , SCMPDS_4:8;
end;
thus L228: C84 is_FinSequence_on D54 , C75 by L224 , SCPISORT:def 1;
thus L229: ( len C84 ) = C76 by L221;
L230: C84 is_FinSequence_on ( IExec (C69 , R5 , C78) ) , C75 by L222 , SCPISORT:def 1;
thus L231: C79 , C84 are_fiberwise_equipotent  by L230 , L206 , L209 , L210 , L211 , L212 , L213 , L214 , L216 , L217 , L221;
thus L232: C84 is_non_decreasing_on C82 , C83 by L215 , GRAPH_2:63 , XREAL_1:50;
thus L233: (for B125 being (Element of ( NAT )) holds ((C82 < C83 & ((1 <= B125 & B125 < C82) or (C83 < B125 & B125 <= C76))) implies ( C84 . B125 ) = ( C78 . ( intpos ( C75 + B125 ) ) ))) by L215 , XREAL_1:50;
thus L234:now
let C86 being (Element of ( NAT ));
assume that
L235: C82 >= C83
and
L236: 1 <= C86
and
L237: C86 <= C76;
thus L238: ( C84 . C86 ) = ( ( IExec (C69 , R5 , C78) ) . ( intpos ( C75 + C86 ) ) ) by L221 , L222 , L236 , L237
.= ( C78 . ( intpos ( C75 + C86 ) ) ) by L206 , L209 , L210 , L211 , L213 , L214 , L235 , L236 , L237;
end;
thus L239:now
let C87 being (Element of ( NAT ));
assume that
L240: 1 <= C87
and
L241: C87 < ( ( 2 * C80 ) + 1 );
thus L242: ( D54 . ( intpos ( ( C75 + C76 ) + C87 ) ) ) = ( ( IExec (C69 , R5 , C78) ) . ( intpos ( ( C75 + C76 ) + C87 ) ) ) by L220 , SCMPDS_4:8
.= ( C78 . ( intpos ( ( C75 + C76 ) + C87 ) ) ) by L206 , L209 , L210 , L211 , L212 , L213 , L214 , L240 , L241;
end;
L243: (C82 >= C83 implies (( ( IExec (C69 , R5 , C78) ) . D50 ) = ( ( 2 * C80 ) - 1 ) & (for B126 being (Element of ( NAT )) holds ((1 <= B126 & B126 <= C76) implies ( ( IExec (C69 , R5 , C78) ) . ( intpos ( C75 + B126 ) ) ) = ( C78 . ( intpos ( C75 + B126 ) ) ))))) by L206 , L209 , L210 , L211 , L213 , L214;
thus L244: ( D54 . D50 ) = ( ( C78 . D50 ) - 2 ) by L243 , L210 , L215 , L220 , SCMPDS_4:8 , XREAL_1:50;
L245: ( ( IExec (C69 , R5 , C78) ) . C70 ) = ( C78 . C70 ) by L206 , L209 , L210 , L211 , L212 , L213 , L214;
thus L246: thesis by L245 , L209 , L220 , SCMPDS_4:8;
end;
L247:
now
let C88 being (Element of ( NAT ));
assume L248: S4[ C88 ];
L249: S4[ ( C88 + 1 ) ]
proof
let C89 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C90 being (FinSequence of ( INT ));
let C91 , C92 , C93 , C94 being (Element of ( NAT ));
L250: ( Initialize C89 ) = C89 by MEMSTR_0:44;
assume that
L251: ( C89 . C70 ) = C72
and
L252: ( ( 2 * C91 ) + 1 ) = ( C89 . D50 )
and
L253: C92 = ( ( ( C75 + C76 ) + ( 2 * C91 ) ) + 1 )
and
L254: ((1 <= C93 & C94 <= C76) or C93 >= C94)
and
L255: ( C75 + C93 ) = ( C89 . ( intpos C92 ) )
and
L256: ( C75 + C94 ) = ( C89 . ( intpos ( C92 + 1 ) ) )
and
L257: ( C94 - C93 ) <= ( C88 + 1 )
and
L258: C90 is_FinSequence_on C89 , C75
and
L259: ( len C90 ) = C76;
per cases ;
suppose L260: ( C94 - C93 ) <= ( 0 );

thus L261: (ex B127 being (Element of ( NAT )) st (ex B128 being (FinSequence of ( INT )) st (( Initialize ( Comput (( R5 +* D52 ) , C89 , B127) ) ) = ( Comput (( R5 +* D52 ) , C89 , B127) ) & B128 is_FinSequence_on ( Comput (( R5 +* D52 ) , C89 , B127) ) , C75 & ( len B128 ) = C76 & C90 , B128 are_fiberwise_equipotent  & B128 is_non_decreasing_on C93 , C94 & (for B129 being (Element of ( NAT )) holds ((C93 < C94 & ((1 <= B129 & B129 < C93) or (C94 < B129 & B129 <= C76))) implies ( B128 . B129 ) = ( C89 . ( intpos ( C75 + B129 ) ) ))) & (for B130 being (Element of ( NAT )) holds ((C93 >= C94 & 1 <= B130 & B130 <= C76) implies ( B128 . B130 ) = ( C89 . ( intpos ( C75 + B130 ) ) ))) & (for B131 being (Element of ( NAT )) holds ((1 <= B131 & B131 < ( ( 2 * C91 ) + 1 )) implies ( ( Comput (( R5 +* D52 ) , C89 , B127) ) . ( intpos ( ( C75 + C76 ) + B131 ) ) ) = ( C89 . ( intpos ( ( C75 + C76 ) + B131 ) ) ))) & ( ( Comput (( R5 +* D52 ) , C89 , B127) ) . D50 ) = ( ( C89 . D50 ) - 2 ) & ( ( Comput (( R5 +* D52 ) , C89 , B127) ) . C70 ) = C72))) by L260 , L207 , L251 , L252 , L253 , L254 , L255 , L256 , L258 , L259;
end;
suppose L262: ( C94 - C93 ) > ( 0 );

set D55 = ( ( LifeSpan (( R5 +* ( stop C69 ) ) , C89) ) + 2 );
set D56 = ( Comput (( R5 +* D52 ) , C89 , D55) );
set D57 = ( R5 +* D52 );
L263: C69 is_halting_on C89 , R5 by L206 , L251 , L252 , L253 , L254 , L255 , L256;
L264: ( C93 - 1 ) >= ( 0 ) by L254 , L262 , XREAL_1:47 , XREAL_1:48;
reconsider D58 = ( C93 - 1 ) as (Element of ( NAT )) by L264 , INT_1:3;
set D59 = ( ( 2 * C91 ) + 1 );
L265: ( ( C94 - C93 ) - 1 ) <= ( ( C88 + 1 ) - 1 ) by L257 , XREAL_1:9;
L266: C94 <= ( C93 + ( C88 + 1 ) ) by L257 , XREAL_1:20;
consider C95 being (FinSequence of ( INT )) such that L267: ( len C95 ) = C76 and L268: (for B132 being (Element of ( NAT )) holds ((1 <= B132 & B132 <= ( len C95 )) implies ( C95 . B132 ) = ( D56 . ( intpos ( C75 + B132 ) ) ))) by SCPISORT:1;
set D60 = ( IExec (C69 , R5 , C89) );
L269: (C93 < C94 implies (( D60 . D50 ) = ( ( 2 * C91 ) + 3 ) & (for B133 being (Element of ( NAT )) holds (((1 <= B133 & B133 < C93) or (C94 < B133 & B133 <= C76)) implies ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B133 ) ) ) = ( C89 . ( intpos ( C75 + B133 ) ) ))) & (ex B134 being (Element of ( NAT )) st (C93 <= B134 & B134 <= C94 & ( C75 + C93 ) = ( D60 . ( intpos C92 ) ) & ( ( C75 + B134 ) - 1 ) = ( D60 . ( intpos ( C92 + 1 ) ) ) & ( ( C75 + B134 ) + 1 ) = ( D60 . ( intpos ( C92 + 2 ) ) ) & ( C75 + C94 ) = ( D60 . ( intpos ( C92 + 3 ) ) ) & (for B135 being (Element of ( NAT )) holds ((C93 <= B135 & B135 < B134) implies ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B135 ) ) ) <= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B134 ) ) ))) & (for B136 being (Element of ( NAT )) holds ((B134 < B136 & B136 <= C94) implies ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B136 ) ) ) >= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B134 ) ) ))))))) by L206 , L251 , L252 , L253 , L254 , L255 , L256;
consider C96 being (Element of ( NAT )) such that L270: C93 <= C96 and L271: C96 <= C94 and L272: ( C75 + C93 ) = ( D60 . ( intpos C92 ) ) and L273: ( ( C75 + C96 ) - 1 ) = ( D60 . ( intpos ( C92 + 1 ) ) ) and L274: ( ( C75 + C96 ) + 1 ) = ( D60 . ( intpos ( C92 + 2 ) ) ) and L275: ( C75 + C94 ) = ( D60 . ( intpos ( C92 + 3 ) ) ) and L276: (for B137 being (Element of ( NAT )) holds ((C93 <= B137 & B137 < C96) implies ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B137 ) ) ) <= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C96 ) ) ))) and L277: (for B138 being (Element of ( NAT )) holds ((C96 < B138 & B138 <= C94) implies ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + B138 ) ) ) >= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C96 ) ) ))) by L269 , L262 , XREAL_1:47;
L278: C69 is_closed_on C89 , R5 by L206 , L251 , L252 , L253 , L254 , L255 , L256;
L279: ( DataPart D56 ) = ( DataPart ( IExec (C69 , R5 , C89) ) ) by L278 , L251 , L252 , L263 , L18 , L250;
L280: ( D56 . D50 ) = ( ( 2 * C91 ) + 3 ) by L279 , L262 , L269 , SCMPDS_4:8 , XREAL_1:47;
L281: C96 >= 1 by L254 , L262 , L270 , XREAL_1:47 , XXREAL_0:2;
reconsider D61 = ( C96 - 1 ) as (Element of ( NAT )) by L281 , INT_1:3 , XREAL_1:48;
L282: D61 <= C94 by L271 , XREAL_1:146 , XXREAL_0:2;
L283: D61 <= C76 by L282 , L254 , L262 , XREAL_1:47 , XXREAL_0:2;
L284: ( D56 . D50 ) = ( ( 2 * ( C91 + 1 ) ) + 1 ) by L262 , L269 , L279 , SCMPDS_4:8 , XREAL_1:47;
L285: ( ( IExec (C69 , R5 , C89) ) . C70 ) = ( C89 . C70 ) by L206 , L251 , L252 , L253 , L254 , L255 , L256;
L286: ( D56 . C70 ) = C72 by L285 , L251 , L279 , SCMPDS_4:8;
set D62 = ( ( ( C75 + C76 ) + ( 2 * ( C91 + 1 ) ) ) + 1 );
set D63 = ( C96 + 1 );
L287: D63 > C96 by XREAL_1:29;
L288: D63 >= C93 by L287 , L270 , XXREAL_0:2;
L289: D63 >= 1 by L288 , L254 , L262 , XREAL_1:47 , XXREAL_0:2;
L290: ( D56 . ( intpos ( D62 + 1 ) ) ) = ( C75 + C94 ) by L253 , L279 , L275 , SCMPDS_4:8;
L291: ( C96 + ( 1 + C88 ) ) >= ( C93 + ( 1 + C88 ) ) by L270 , XREAL_1:6;
L292: C94 <= ( D63 + C88 ) by L291 , L266 , XXREAL_0:2;
L293: ( C94 - D63 ) <= C88 by L292 , XREAL_1:20;
L294: ( D56 . ( intpos D62 ) ) = ( C75 + D63 ) by L253 , L279 , L274 , SCMPDS_4:8;
L295: ( ( Initialize D56 ) . C70 ) = ( D56 . C70 ) by SCMPDS_5:15;
L296: ( ( Initialize D56 ) . D50 ) = ( D56 . D50 ) by SCMPDS_5:15;
L297: ( ( Initialize D56 ) . ( intpos D62 ) ) = ( D56 . ( intpos D62 ) ) by SCMPDS_5:15;
L298: ( ( Initialize D56 ) . ( intpos ( D62 + 1 ) ) ) = ( D56 . ( intpos ( D62 + 1 ) ) ) by SCMPDS_5:15;
L299: C95 is_FinSequence_on ( Initialize D56 ) , C75
proof
let C97 being (Element of ( NAT ));
assume L300: (1 <= C97 & C97 <= ( len C95 ));
L301: ( C95 . C97 ) = ( D56 . ( intpos ( C75 + C97 ) ) ) by L300 , L268;
thus L302: thesis by L301 , SCMPDS_5:15;
end;
consider C98 being (Element of ( NAT )), C99 being (FinSequence of ( INT )) such that L303: ( Initialize ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) ) = ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) and L304: C99 is_FinSequence_on ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) , C75 and L305: ( len C99 ) = C76 and L306: C95 , C99 are_fiberwise_equipotent  and L307: C99 is_non_decreasing_on D63 , C94 and L308: (for B139 being (Element of ( NAT )) holds ((D63 < C94 & ((1 <= B139 & B139 < D63) or (C94 < B139 & B139 <= C76))) implies ( C99 . B139 ) = ( ( Initialize D56 ) . ( intpos ( C75 + B139 ) ) ))) and L309: (for B140 being (Element of ( NAT )) holds ((D63 >= C94 & 1 <= B140 & B140 <= C76) implies ( C99 . B140 ) = ( ( Initialize D56 ) . ( intpos ( C75 + B140 ) ) ))) and L310: (for B141 being (Element of ( NAT )) holds ((1 <= B141 & B141 < ( ( 2 * ( C91 + 1 ) ) + 1 )) implies ( ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) . ( intpos ( ( C75 + C76 ) + B141 ) ) ) = ( ( Initialize D56 ) . ( intpos ( ( C75 + C76 ) + B141 ) ) ))) and L311: ( ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) . D50 ) = ( ( ( Initialize D56 ) . D50 ) - 2 ) and L312: ( ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) . C70 ) = C72 by L299 , L248 , L289 , L293 , L267 , L254 , L262 , L286 , L295 , L284 , L296 , L294 , L297 , L290 , L298 , XREAL_1:47;
L313: ( Initialize ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) ) = ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) by L303;
L314: C99 is_FinSequence_on ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) , C75 by L304;
L315: ( len C99 ) = C76 by L305;
L316: C95 , C99 are_fiberwise_equipotent  by L306;
L317: C99 is_non_decreasing_on D63 , C94 by L307;
L318: (for B142 being (Element of ( NAT )) holds ((D63 < C94 & ((1 <= B142 & B142 < D63) or (C94 < B142 & B142 <= C76))) implies ( C99 . B142 ) = ( D56 . ( intpos ( C75 + B142 ) ) )))
proof
let C100 being (Element of ( NAT ));
assume L319: (D63 < C94 & ((1 <= C100 & C100 < D63) or (C94 < C100 & C100 <= C76)));
L320: ( C99 . C100 ) = ( ( Initialize D56 ) . ( intpos ( C75 + C100 ) ) ) by L319 , L308;
thus L321: thesis by L320 , SCMPDS_5:15;
end;
L322: (for B143 being (Element of ( NAT )) holds ((D63 >= C94 & 1 <= B143 & B143 <= C76) implies ( C99 . B143 ) = ( D56 . ( intpos ( C75 + B143 ) ) )))
proof
let C101 being (Element of ( NAT ));
assume L323: (D63 >= C94 & 1 <= C101 & C101 <= C76);
L324: ( C99 . C101 ) = ( ( Initialize D56 ) . ( intpos ( C75 + C101 ) ) ) by L323 , L309;
thus L325: thesis by L324 , SCMPDS_5:15;
end;
L326: (for B144 being (Element of ( NAT )) holds ((1 <= B144 & B144 < ( ( 2 * ( C91 + 1 ) ) + 1 )) implies ( ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) . ( intpos ( ( C75 + C76 ) + B144 ) ) ) = ( D56 . ( intpos ( ( C75 + C76 ) + B144 ) ) )))
proof
let C102 being (Element of ( NAT ));
assume L327: (1 <= C102 & C102 < ( ( 2 * ( C91 + 1 ) ) + 1 ));
L328: ( ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) ) . ( intpos ( ( C75 + C76 ) + C102 ) ) ) = ( ( Initialize D56 ) . ( intpos ( ( C75 + C76 ) + C102 ) ) ) by L327 , L310;
thus L329: thesis by L328 , SCMPDS_5:15;
end;
set D64 = ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , C98) );
set D65 = ( D57 +* D52 );
L330: ( D64 . D50 ) = ( ( D56 . D50 ) - 2 ) by L311 , L296;
L331: ( D64 . C70 ) = C72 by L312;
L332: ( ( 2 * C91 ) + 3 ) = ( ( 2 * ( C91 + 1 ) ) + 1 );
L333: D59 < ( ( 2 * ( C91 + 1 ) ) + 1 ) by L332 , XREAL_1:6;
L334: ( D64 . ( intpos C92 ) ) = ( D56 . ( intpos ( ( C75 + C76 ) + D59 ) ) ) by L333 , L253 , L326 , NAT_1:11
.= ( C75 + C93 ) by L253 , L279 , L272 , SCMPDS_4:8;
L335: C96 <= C76 by L254 , L262 , L271 , XREAL_1:47 , XXREAL_0:2;
L336:
now
per cases ;
suppose L337: D63 < C94;

thus L338: ( C99 . C96 ) = ( D56 . ( intpos ( C75 + C96 ) ) ) by L337 , L287 , L318 , L281;
end;
suppose L339: D63 >= C94;

thus L340: ( C99 . C96 ) = ( D56 . ( intpos ( C75 + C96 ) ) ) by L339 , L322 , L281 , L335;
end;
end;
L342:
now
let C103 being (Element of ( NAT ));
assume that
L343: 1 <= C103
and
L344: C103 <= C96;
L345: C103 <= C76 by L335 , L344 , XXREAL_0:2;
L346: C103 < D63 by L287 , L344 , XXREAL_0:2;
L347:
now
per cases ;
suppose L348: D63 < C94;

thus L349: ( C99 . C103 ) = ( D56 . ( intpos ( C75 + C103 ) ) ) by L348 , L318 , L343 , L346;
end;
suppose L350: D63 >= C94;

thus L351: ( C99 . C103 ) = ( D56 . ( intpos ( C75 + C103 ) ) ) by L350 , L322 , L343 , L345;
end;
end;
thus L353: ( C99 . C103 ) = ( C95 . C103 ) by L347 , L267 , L268 , L343 , L345;
end;
L354: D61 <= ( C94 - 1 ) by L271 , XREAL_1:9;
L355: ( D61 - C93 ) <= ( ( C94 - 1 ) - C93 ) by L354 , XREAL_1:9;
L356: ( D61 - C93 ) <= C88 by L355 , L265 , XXREAL_0:2;
L357: D61 < D63 by L287 , XREAL_1:146 , XXREAL_0:2;
set D66 = ( ( 2 * C91 ) + 2 );
L358: D66 >= 2 by NAT_1:11;
L359: D66 >= 1 by L358 , XXREAL_0:2;
L360: D66 < ( ( 2 * ( C91 + 1 ) ) + 1 ) by L332 , XREAL_1:6;
L361: ( D64 . ( intpos ( C92 + 1 ) ) ) = ( D56 . ( intpos ( ( C75 + C76 ) + D66 ) ) ) by L360 , L253 , L326 , L359
.= ( C75 + D61 ) by L253 , L279 , L273 , SCMPDS_4:8;
L362: ((1 <= C93 & D61 <= C76) or C93 >= D61) by L262 , L283 , L254 , XREAL_1:47;
L363: ( ( Initialize D64 ) . C70 ) = ( D64 . C70 ) by SCMPDS_5:15;
L364: ( ( Initialize D64 ) . D50 ) = ( D64 . D50 ) by SCMPDS_5:15;
L365: ( ( Initialize D64 ) . ( intpos C92 ) ) = ( D64 . ( intpos C92 ) ) by SCMPDS_5:15;
L366: ( ( Initialize D64 ) . ( intpos ( C92 + 1 ) ) ) = ( D64 . ( intpos ( C92 + 1 ) ) ) by SCMPDS_5:15;
L367: C99 is_FinSequence_on ( Initialize D64 ) , C75
proof
let C104 being (Element of ( NAT ));
assume L368: (1 <= C104 & C104 <= ( len C99 ));
L369: ( C99 . C104 ) = ( D64 . ( intpos ( C75 + C104 ) ) ) by L368 , L314 , SCPISORT:def 1;
thus L370: thesis by L369 , SCMPDS_5:15;
end;
consider C105 being (Element of ( NAT )), C106 being (FinSequence of ( INT )) such that L371: ( Initialize ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) ) = ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) and L372: C106 is_FinSequence_on ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) , C75 and L373: ( len C106 ) = C76 and L374: C99 , C106 are_fiberwise_equipotent  and L375: C106 is_non_decreasing_on C93 , D61 and L376: (for B145 being (Element of ( NAT )) holds ((C93 < D61 & ((1 <= B145 & B145 < C93) or (D61 < B145 & B145 <= C76))) implies ( C106 . B145 ) = ( ( Initialize D64 ) . ( intpos ( C75 + B145 ) ) ))) and L377: (for B146 being (Element of ( NAT )) holds ((C93 >= D61 & 1 <= B146 & B146 <= C76) implies ( C106 . B146 ) = ( ( Initialize D64 ) . ( intpos ( C75 + B146 ) ) ))) and L378: (for B147 being (Element of ( NAT )) holds ((1 <= B147 & B147 < ( ( 2 * C91 ) + 1 )) implies ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . ( intpos ( ( C75 + C76 ) + B147 ) ) ) = ( ( Initialize D64 ) . ( intpos ( ( C75 + C76 ) + B147 ) ) ))) and L379: ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . D50 ) = ( ( ( Initialize D64 ) . D50 ) - 2 ) and L380: ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . C70 ) = C72 by L367 , L248 , L356 , L315 , L362 , L253 , L363 , L331 , L364 , L280 , L330 , L365 , L334 , L366 , L361;
L381: ( Initialize ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) ) = ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) by L371;
L382: C106 is_FinSequence_on ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) , C75 by L372;
L383: ( len C106 ) = C76 by L373;
L384: C99 , C106 are_fiberwise_equipotent  by L374;
L385: C106 is_non_decreasing_on C93 , D61 by L375;
L386: (for B148 being (Element of ( NAT )) holds ((C93 < D61 & ((1 <= B148 & B148 < C93) or (D61 < B148 & B148 <= C76))) implies ( C106 . B148 ) = ( D64 . ( intpos ( C75 + B148 ) ) )))
proof
let C107 being (Element of ( NAT ));
assume L387: (C93 < D61 & ((1 <= C107 & C107 < C93) or (D61 < C107 & C107 <= C76)));
L388: ( C106 . C107 ) = ( ( Initialize D64 ) . ( intpos ( C75 + C107 ) ) ) by L387 , L376;
thus L389: thesis by L388 , SCMPDS_5:15;
end;
L390: (for B149 being (Element of ( NAT )) holds ((C93 >= D61 & 1 <= B149 & B149 <= C76) implies ( C106 . B149 ) = ( D64 . ( intpos ( C75 + B149 ) ) )))
proof
let C108 being (Element of ( NAT ));
assume L391: (C93 >= D61 & 1 <= C108 & C108 <= C76);
L392: ( C106 . C108 ) = ( ( Initialize D64 ) . ( intpos ( C75 + C108 ) ) ) by L391 , L377;
thus L393: thesis by L392 , SCMPDS_5:15;
end;
L394: (for B150 being (Element of ( NAT )) holds ((1 <= B150 & B150 < ( ( 2 * C91 ) + 1 )) implies ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . ( intpos ( ( C75 + C76 ) + B150 ) ) ) = ( D64 . ( intpos ( ( C75 + C76 ) + B150 ) ) )))
proof
let C109 being (Element of ( NAT ));
assume L395: (1 <= C109 & C109 < ( ( 2 * C91 ) + 1 ));
L396: ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . ( intpos ( ( C75 + C76 ) + C109 ) ) ) = ( ( Initialize D64 ) . ( intpos ( ( C75 + C76 ) + C109 ) ) ) by L395 , L378;
thus L397: thesis by L396 , SCMPDS_5:15;
end;
L398: ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . D50 ) = ( ( D64 . D50 ) - 2 ) by L379 , L364;
L399: ( ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) . C70 ) = C72 by L380;
L400:
now
let C110 being (Element of ( NAT ));
assume that
L401: D61 < C110
and
L402: C110 <= ( len C106 );
L403: ( 1 + ( 0 ) ) <= C110 by L401 , INT_1:7;
L404:
now
per cases ;
suppose L405: C93 < D61;

thus L406: ( C106 . C110 ) = ( D64 . ( intpos ( C75 + C110 ) ) ) by L405 , L383 , L386 , L401 , L402;
end;
suppose L407: C93 >= D61;

thus L408: ( C106 . C110 ) = ( D64 . ( intpos ( C75 + C110 ) ) ) by L407 , L383 , L390 , L402 , L403;
end;
end;
thus L410: ( C106 . C110 ) = ( C99 . C110 ) by L404 , L314 , L315 , L383 , L402 , L403 , SCPISORT:def 1;
end;
L411: ( C106 . C96 ) = ( C99 . C96 ) by L400 , L383 , L335 , XREAL_1:146;
L412: ( C106 . C96 ) = ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C96 ) ) ) by L411 , L279 , L336 , SCMPDS_4:8;
L413:
now
let C111 being (Element of ( NAT ));
assume that
L414: C94 < C111
and
L415: C111 <= ( len C99 );
L416: ( 1 + ( 0 ) ) <= C111 by L414 , INT_1:7;
L417:
now
per cases ;
suppose L418: D63 < C94;

thus L419: ( C99 . C111 ) = ( D56 . ( intpos ( C75 + C111 ) ) ) by L418 , L315 , L318 , L414 , L415;
end;
suppose L420: D63 >= C94;

thus L421: ( C99 . C111 ) = ( D56 . ( intpos ( C75 + C111 ) ) ) by L420 , L315 , L322 , L415 , L416;
end;
end;
thus L423: ( C99 . C111 ) = ( C95 . C111 ) by L417 , L267 , L268 , L315 , L415 , L416;
end;
L424:
now
let C112 being (Element of ( NAT ));
assume that
L425: C96 < C112
and
L426: C112 <= C94;
consider C113 being (Element of ( NAT )) such that L427: C96 < C113 and L428: C113 <= C94 and L429: ( C99 . C112 ) = ( C95 . C113 ) by L254 , L262 , L271 , L315 , L316 , L342 , L413 , L425 , L426 , RFINSEQ:32 , XREAL_1:47;
L430: D61 < C112 by L425 , XREAL_1:146 , XXREAL_0:2;
L431: 1 <= C113 by L281 , L427 , XXREAL_0:2;
L432: C113 <= ( len C95 ) by L254 , L262 , L267 , L428 , XREAL_1:47 , XXREAL_0:2;
L433: C112 <= ( len C106 ) by L254 , L262 , L383 , L426 , XREAL_1:47 , XXREAL_0:2;
L434: ( C106 . C112 ) = ( C95 . C113 ) by L433 , L400 , L430 , L429
.= ( D56 . ( intpos ( C75 + C113 ) ) ) by L268 , L431 , L432
.= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C113 ) ) ) by L279 , SCMPDS_4:8;
thus L435: ( C106 . C96 ) <= ( C106 . C112 ) by L434 , L277 , L412 , L427 , L428;
end;
L436: C94 > C93 by L262 , XREAL_1:47;
L437:
now
let C114 being (Element of ( NAT ));
assume that
L438: 1 <= C114
and
L439: C114 <= D58;
L440: ( C114 - 1 ) < ( C93 - 1 ) by L439 , XREAL_1:146 , XXREAL_0:2;
L441: C114 < C93 by L440 , XREAL_1:9;
L442: C93 <= C76 by L254 , L436 , XXREAL_0:2;
L443: C114 <= C76 by L442 , L441 , XXREAL_0:2;
L444:
now
per cases ;
suppose L445: C93 < D61;

thus L446: ( C106 . C114 ) = ( D64 . ( intpos ( C75 + C114 ) ) ) by L445 , L386 , L438 , L441;
end;
suppose L447: C93 >= D61;

thus L448: ( C106 . C114 ) = ( D64 . ( intpos ( C75 + C114 ) ) ) by L447 , L390 , L438 , L443;
end;
end;
thus L450: ( C106 . C114 ) = ( C99 . C114 ) by L444 , L314 , L315 , L438 , L443 , SCPISORT:def 1;
end;
L451: D58 <= D61 by L270 , XREAL_1:9;
L452:
now
let C115 being (Element of ( NAT ));
assume that
L453: C93 <= C115
and
L454: C115 < C96;
L455: ( C115 + 1 ) <= C96 by L454 , INT_1:7;
L456: C115 <= D61 by L455 , XREAL_1:19;
L457: D58 < C115 by L453 , XREAL_1:146 , XXREAL_0:2;
consider C116 being (Element of ( NAT )) such that L458: D58 < C116 and L459: C116 <= D61 and L460: ( C106 . C115 ) = ( C99 . C116 ) by L457 , L283 , L383 , L384 , L451 , L437 , L400 , L456 , RFINSEQ:32;
L461: ( 1 + ( 0 ) ) <= C116 by L458 , INT_1:7;
L462: C116 <= C76 by L283 , L459 , XXREAL_0:2;
L463: C116 < D63 by L357 , L459 , XXREAL_0:2;
L464:
now
per cases ;
suppose L465: D63 < C94;

thus L466: ( C99 . C116 ) = ( D56 . ( intpos ( C75 + C116 ) ) ) by L465 , L318 , L461 , L463;
end;
suppose L467: D63 >= C94;

thus L468: ( C99 . C116 ) = ( D56 . ( intpos ( C75 + C116 ) ) ) by L467 , L322 , L461 , L462;
end;
end;
L470: ( C106 . C115 ) = ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C116 ) ) ) by L464 , L279 , L460 , SCMPDS_4:8;
L471: C116 < C96 by L459 , XREAL_1:146 , XXREAL_0:2;
L472: ( ( C93 - 1 ) + 1 ) <= C116 by L458 , INT_1:7;
thus L473: ( C106 . C115 ) <= ( C106 . C96 ) by L472 , L276 , L412 , L471 , L470;
end;
take D67 = ( D55 + ( C98 + C105 ) );
set D68 = ( Comput (( R5 +* D52 ) , C89 , D67) );
take C106;
L474: ( Initialize D56 ) = D56 by L251 , L252 , L278 , L263 , L18 , L250;
L475: D68 = ( Comput (( R5 +* D52 ) , ( Initialize D56 ) , ( C98 + C105 )) ) by L474 , EXTPRO_1:4
.= ( Comput (( D57 +* D52 ) , ( Initialize D56 ) , ( C98 + C105 )) )
.= ( Comput (( D65 +* D52 ) , ( Initialize D64 ) , C105) ) by L313 , EXTPRO_1:4;
thus L476: ( Initialize D68 ) = D68 by L475 , L381;
thus L477: C106 is_FinSequence_on D68 , C75 by L382 , L475;
thus L478: ( len C106 ) = C76 by L383;
L479:
now
let C117 being (Element of ( NAT ));
assume that
L480: 1 <= C117
and
L481: C117 <= ( len C95 );
thus L482: ( C95 . C117 ) = ( D56 . ( intpos ( C75 + C117 ) ) ) by L268 , L480 , L481
.= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C117 ) ) ) by L279 , SCMPDS_4:8;
end;
L483: C95 is_FinSequence_on ( IExec (C69 , R5 , C89) ) , C75 by L479 , SCPISORT:def 1;
L484: C90 , C95 are_fiberwise_equipotent  by L483 , L206 , L251 , L252 , L253 , L254 , L255 , L256 , L258 , L259 , L267;
L485: C90 , C99 are_fiberwise_equipotent  by L484 , L316 , CLASSES1:76;
thus L486: C90 , C106 are_fiberwise_equipotent  by L485 , L384 , CLASSES1:76;
L487:
now
let C118 being (Element of ( NAT ));
assume that
L488: D63 <= C118
and
L489: C118 <= C94;
L490: 1 <= C118 by L289 , L488 , XXREAL_0:2;
L491: C118 <= C76 by L254 , L262 , L489 , XREAL_1:47 , XXREAL_0:2;
L492: D61 < C118 by L357 , L488 , XXREAL_0:2;
L493:
now
per cases ;
suppose L494: C93 < D61;

thus L495: ( C106 . C118 ) = ( D64 . ( intpos ( C75 + C118 ) ) ) by L494 , L386 , L491 , L492;
end;
suppose L496: C93 >= D61;

thus L497: ( C106 . C118 ) = ( D64 . ( intpos ( C75 + C118 ) ) ) by L496 , L390 , L491 , L490;
end;
end;
thus L499: ( C106 . C118 ) = ( C99 . C118 ) by L493 , L314 , L315 , L491 , L490 , SCPISORT:def 1;
end;
L500:
now
let C119 , C120 being (Element of ( NAT ));
assume that
L501: D63 <= C119
and
L502: C119 <= C120
and
L503: C120 <= C94;
L504: D63 <= C120 by L501 , L502 , XXREAL_0:2;
L505: ( C106 . C120 ) = ( C99 . C120 ) by L504 , L487 , L503;
L506: C119 <= C94 by L502 , L503 , XXREAL_0:2;
L507: ( C106 . C119 ) = ( C99 . C119 ) by L506 , L487 , L501;
thus L508: ( C106 . C119 ) <= ( C106 . C120 ) by L507 , L317 , L501 , L502 , L503 , L505 , GRAPH_2:def 12;
end;
L509: C106 is_non_decreasing_on D63 , C94 by L500 , GRAPH_2:def 12;
thus L510: C106 is_non_decreasing_on C93 , C94 by L509 , L385 , L452 , L424 , L155;
thus L511: (for B151 being (Element of ( NAT )) holds ((C93 < C94 & ((1 <= B151 & B151 < C93) or (C94 < B151 & B151 <= C76))) implies ( C106 . B151 ) = ( C89 . ( intpos ( C75 + B151 ) ) )))
proof
let C121 being (Element of ( NAT ));
assume that
L512: C93 < C94
and
L513: ((1 <= C121 & C121 < C93) or (C94 < C121 & C121 <= C76));
L514: (1 <= C121 & C121 <= C76)
proof
per cases  by L513;
suppose L515: (1 <= C121 & C121 < C93);

L516: C121 < C94 by L515 , L512 , XXREAL_0:2;
thus L517: thesis by L516 , L254 , L262 , L515 , XREAL_1:47 , XXREAL_0:2;
end;
suppose L518: (C94 < C121 & C121 <= C76);

L519: C93 < C121 by L518 , L512 , XXREAL_0:2;
thus L520: thesis by L519 , L254 , L262 , L518 , XREAL_1:47 , XXREAL_0:2;
end;
end;
L522: ((1 <= C121 & C121 < D63) or (C94 < C121 & C121 <= C76))
proof
per cases  by L513;
suppose L523: (1 <= C121 & C121 < C93);

thus L524: thesis by L523 , L288 , XXREAL_0:2;
end;
suppose L525: (C94 < C121 & C121 <= C76);

thus L526: thesis by L525;
end;
end;
L528:
now
per cases ;
suppose L529: D63 < C94;

thus L530: ( C99 . C121 ) = ( D56 . ( intpos ( C75 + C121 ) ) ) by L529 , L318 , L522;
end;
suppose L531: D63 >= C94;

thus L532: ( C99 . C121 ) = ( D56 . ( intpos ( C75 + C121 ) ) ) by L531 , L322 , L514;
end;
end;
L534: ((1 <= C121 & C121 < C93) or (D61 < C121 & C121 <= C76))
proof
per cases  by L513;
suppose L535: (1 <= C121 & C121 < C93);

thus L536: thesis by L535;
end;
suppose L537: (C94 < C121 & C121 <= C76);

thus L538: thesis by L537 , L282 , XXREAL_0:2;
end;
end;
L540:
now
per cases ;
suppose L541: C93 < D61;

thus L542: ( C106 . C121 ) = ( D64 . ( intpos ( C75 + C121 ) ) ) by L541 , L386 , L534;
end;
suppose L543: C93 >= D61;

thus L544: ( C106 . C121 ) = ( D64 . ( intpos ( C75 + C121 ) ) ) by L543 , L390 , L514;
end;
end;
thus L546: ( C106 . C121 ) = ( C99 . C121 ) by L540 , L314 , L315 , L514 , SCPISORT:def 1
.= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( C75 + C121 ) ) ) by L279 , L528 , SCMPDS_4:8
.= ( C89 . ( intpos ( C75 + C121 ) ) ) by L206 , L251 , L252 , L253 , L254 , L255 , L256 , L512 , L513;
end;

thus L547: (for B152 being (Element of ( NAT )) holds ((C93 >= C94 & 1 <= B152 & B152 <= C76) implies ( C106 . B152 ) = ( C89 . ( intpos ( C75 + B152 ) ) ))) by L262 , XREAL_1:47;
thus L548:now
let C122 being (Element of ( NAT ));
assume that
L549: 1 <= C122
and
L550: C122 < ( ( 2 * C91 ) + 1 );
L551: ( ( 2 * C91 ) + 1 ) < ( ( 2 * ( C91 + 1 ) ) + 1 ) by L332 , XREAL_1:6;
L552: C122 < ( ( 2 * ( C91 + 1 ) ) + 1 ) by L551 , L550 , XXREAL_0:2;
thus L553: ( D68 . ( intpos ( ( C75 + C76 ) + C122 ) ) ) = ( D64 . ( intpos ( ( C75 + C76 ) + C122 ) ) ) by L394 , L475 , L549 , L550
.= ( D56 . ( intpos ( ( C75 + C76 ) + C122 ) ) ) by L326 , L549 , L552
.= ( ( IExec (C69 , R5 , C89) ) . ( intpos ( ( C75 + C76 ) + C122 ) ) ) by L279 , SCMPDS_4:8
.= ( C89 . ( intpos ( ( C75 + C76 ) + C122 ) ) ) by L206 , L251 , L252 , L253 , L254 , L255 , L256 , L549 , L550;
end;
thus L554: ( D68 . D50 ) = ( ( C89 . D50 ) - 2 ) by L252 , L280 , L330 , L398 , L475;
thus L555: ( D68 . C70 ) = C72 by L399 , L475;
end;
end;
thus L557: S4[ ( C88 + 1 ) ] by L249;
end;
L558: (for B153 being (Element of ( NAT )) holds S4[ B153 ]) from NAT_1:sch 1(L207 , L247);
L559: (ex B154 being (Element of ( NAT )) st (ex B155 being (FinSequence of ( INT )) st (( Initialize ( Comput (( R4 +* D52 ) , C68 , B154) ) ) = ( Comput (( R4 +* D52 ) , C68 , B154) ) & B155 is_FinSequence_on ( Comput (( R4 +* D52 ) , C68 , B154) ) , C75 & ( len B155 ) = C76 & C73 , B155 are_fiberwise_equipotent  & B155 is_non_decreasing_on 1 , C76 & (for B156 being (Element of ( NAT )) holds ((1 < C76 & ((1 <= B156 & B156 < 1) or (C76 < B156 & B156 <= C76))) implies ( B155 . B156 ) = ( C68 . ( intpos ( C75 + B156 ) ) ))) & (for B157 being (Element of ( NAT )) holds ((1 >= C76 & 1 <= B157 & B157 <= C76) implies ( B155 . B157 ) = ( C68 . ( intpos ( C75 + B157 ) ) ))) & (for B158 being (Element of ( NAT )) holds ((1 <= B158 & B158 < ( ( 2 * ( 0 ) ) + 1 )) implies ( ( Comput (( R4 +* D52 ) , C68 , B154) ) . ( intpos ( ( C75 + C76 ) + B158 ) ) ) = ( C68 . ( intpos ( ( C75 + C76 ) + B158 ) ) ))) & ( ( Comput (( R4 +* D52 ) , C68 , B154) ) . D50 ) = ( ( C68 . D50 ) - 2 ) & ( ( Comput (( R4 +* D52 ) , C68 , B154) ) . C70 ) = C72)))
proof
per cases ;
suppose L560: ( C76 - 1 ) <= ( 0 );

thus L561: thesis by L560 , L196 , L197 , L199 , L201 , L203 , L204 , L207 , L205;
end;
suppose L562: ( C76 - 1 ) > ( 0 );

reconsider D69 = ( C76 - 1 ) as (Element of ( NAT )) by L562 , INT_1:3;
L563: S4[ D69 ] by L558;
thus L564: thesis by L563 , L196 , L197 , L199 , L201 , L203 , L204 , L205;
end;
end;
consider C123 being (Element of ( NAT )), C124 being (FinSequence of ( INT )) such that L566: ( Initialize ( Comput (( R4 +* D52 ) , C68 , C123) ) ) = ( Comput (( R4 +* D52 ) , C68 , C123) ) and L567: C124 is_FinSequence_on ( Comput (( R4 +* D52 ) , C68 , C123) ) , C75 and L568: ( len C124 ) = C76 and L569: C73 , C124 are_fiberwise_equipotent  and L570: C124 is_non_decreasing_on 1 , C76 and L571: ( ( Comput (( R4 +* D52 ) , C68 , C123) ) . D50 ) = ( ( C68 . D50 ) - 2 ) and L572: ( ( Comput (( R4 +* D52 ) , C68 , C123) ) . C70 ) = C72 by L559;
set D70 = ( Comput (( R4 +* D52 ) , C68 , C123) );
set D71 = ( Initialize D70 );
set D72 = ( ( R4 +* D52 ) +* D52 );
set D73 = ( Comput (D72 , D71 , 1) );
set D74 = D72;
L573: ( IC D71 ) = ( 0 ) by MEMSTR_0:def 11;
set D75 = ( (C70 , C71) <=0_goto ( ( card C69 ) + 2 ) );
set D76 = ( goto ( - ( ( card C69 ) + 1 ) ) );
L574: ( card D51 ) = ( ( card C69 ) + 2 ) by SCMPDS_8:17;
L575: ( ( card C69 ) + 2 ) in ( dom D52 ) by L574 , COMPOS_1:64;
L576: ( dom C74 ) = ( Seg C76 ) by L198 , FINSEQ_1:def 3;
L577: D52 c= D74 by FUNCT_4:25;
L578: ( D74 . ( ( card C69 ) + 2 ) ) = ( D52 . ( ( card C69 ) + 2 ) ) by L577 , L575 , GRFUNC_1:2
.= ( halt ( SCMPDS ) ) by L574 , COMPOS_1:64;
L579: D51 = ( D75 ';' ( C69 ';' D76 ) ) by L12;
L580: ( Comput (D72 , D71 , ( ( 0 ) + 1 )) ) = ( Following (D72 , ( Comput (D72 , D71 , ( 0 )) )) ) by EXTPRO_1:3
.= ( Following (D72 , D71) )
.= ( Exec (D75 , D71) ) by L579 , SCMPDS_6:11;
L581: ( IC D73 ) = ( D73 . ( IC ( SCMPDS ) ) )
.= ( ICplusConst (D71 , ( ( card C69 ) + 2 )) ) by L201 , L566 , L571 , L572 , L580 , SCMPDS_2:56
.= ( ( 0 ) + ( ( card C69 ) + 2 ) ) by L573 , SCMPDS_6:12;
L582: ( CurInstr (D74 , D73) ) = ( halt ( SCMPDS ) ) by L581 , L578 , PBOOLE:143;
L583: D73 = ( Comput (( R4 +* D52 ) , C68 , ( C123 + 1 )) ) by L566 , EXTPRO_1:4;
L584: ( R4 +* D52 ) halts_on C68 by L582 , L583 , EXTPRO_1:29;
thus L585: D51 is_halting_on C68 , R4 by L584 , L195 , SCMPDS_6:def 3;
L586: ( Result (( R4 +* D52 ) , C68) ) = D73 by L582 , L583 , L584 , EXTPRO_1:def 9;
L587:
now
let C125 being Nat;
reconsider D77 = C125 as (Element of ( NAT )) by ORDINAL1:def 12;
set D78 = ( intpos ( C75 + D77 ) );
assume L588: C125 in ( dom C74 );
L589: 1 <= C125 by L588 , L576 , FINSEQ_1:1;
L590: C125 <= C76 by L576 , L588 , FINSEQ_1:1;
L591: ( IExec (D51 , R4 , C68) ) = D73 by L586 , SCMPDS_4:def 5;
thus L592: ( C74 . C125 ) = ( D73 . D78 ) by L591 , L198 , L200 , L589 , L590 , SCPISORT:def 1
.= ( D73 . D78 )
.= ( D71 . D78 ) by L580 , SCMPDS_2:56
.= ( C124 . C125 ) by L566 , L567 , L568 , L589 , L590 , SCPISORT:def 1;
end;
thus L593: thesis by L587 , L198 , L568 , L569 , L570 , FINSEQ_2:9;
end;
L594: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B159 being ( 0 ) -started (State of ( SCMPDS )) holds (for B160 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B161 being Int_position holds (for B162 , B163 being Integer holds (for B164 , B165 , B166 being (Element of ( NAT )) holds ((( B159 . B161 ) = B163 & 1 = ( B159 . ( DataLoc (B163 , B162) ) ) & B166 = ( ( B164 + B165 ) + 1 ) & ( B164 + 1 ) = ( B159 . ( intpos B166 ) ) & ( B164 + B165 ) = ( B159 . ( intpos ( B166 + 1 ) ) ) & (for B167 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B168 , B169 being (FinSequence of ( INT )) holds (for B170 , B171 , B172 , B173 being (Element of ( NAT )) holds ((( B167 . B161 ) = B163 & ( ( 2 * B170 ) + 1 ) = ( B167 . ( DataLoc (B163 , B162) ) ) & B171 = ( ( ( B164 + B165 ) + ( 2 * B170 ) ) + 1 ) & ( B164 + B172 ) = ( B167 . ( intpos B171 ) ) & ( B164 + B173 ) = ( B167 . ( intpos ( B171 + 1 ) ) ) & ((1 <= B172 & B173 <= B165) or B172 >= B173)) implies (B160 is_closed_on B167 , R5 & B160 is_halting_on B167 , R5 & ( ( IExec (B160 , R5 , B167) ) . B161 ) = ( B167 . B161 ) & (for B174 being (Element of ( NAT )) holds ((1 <= B174 & B174 < ( ( 2 * B170 ) + 1 )) implies ( ( IExec (B160 , R5 , B167) ) . ( intpos ( ( B164 + B165 ) + B174 ) ) ) = ( B167 . ( intpos ( ( B164 + B165 ) + B174 ) ) ))) & (B172 >= B173 implies (( ( IExec (B160 , R5 , B167) ) . ( DataLoc (B163 , B162) ) ) = ( ( 2 * B170 ) - 1 ) & (for B175 being (Element of ( NAT )) holds ((1 <= B175 & B175 <= B165) implies ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B164 + B175 ) ) ) = ( B167 . ( intpos ( B164 + B175 ) ) ))))) & (B172 < B173 implies (( ( IExec (B160 , R5 , B167) ) . ( DataLoc (B163 , B162) ) ) = ( ( 2 * B170 ) + 3 ) & (for B176 being (Element of ( NAT )) holds (((1 <= B176 & B176 < B172) or (B173 < B176 & B176 <= B165)) implies ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B164 + B176 ) ) ) = ( B167 . ( intpos ( B164 + B176 ) ) ))) & (ex B177 being (Element of ( NAT )) st (B172 <= B177 & B177 <= B173 & ( B164 + B172 ) = ( ( IExec (B160 , R5 , B167) ) . ( intpos B171 ) ) & ( ( B164 + B177 ) - 1 ) = ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B171 + 1 ) ) ) & ( ( B164 + B177 ) + 1 ) = ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B171 + 2 ) ) ) & ( B164 + B173 ) = ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B171 + 3 ) ) ) & (for B178 being (Element of ( NAT )) holds ((B172 <= B178 & B178 < B177) implies ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B164 + B178 ) ) ) <= ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B164 + B177 ) ) ))) & (for B179 being (Element of ( NAT )) holds ((B177 < B179 & B179 <= B173) implies ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B164 + B179 ) ) ) >= ( ( IExec (B160 , R5 , B167) ) . ( intpos ( B164 + B177 ) ) ))))))) & ((B168 is_FinSequence_on B167 , B164 & B169 is_FinSequence_on ( IExec (B160 , R5 , B167) ) , B164 & ( len B168 ) = B165 & ( len B169 ) = B165) implies B168 , B169 are_fiberwise_equipotent )))))))) implies ( while>0 (B161 , B162 , B160) ) is_halting_on B159 , R4)))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C126 being ( 0 ) -started (State of ( SCMPDS ));
let C127 being  halt-free  shiftable (Program of ( SCMPDS ));
let C128 being Int_position;
let C129 , C130 being Integer;
let C131 , C132 , C133 being (Element of ( NAT ));
set D79 = ( DataLoc (C130 , C129) );
assume L595: ( C126 . C128 ) = C130;
consider C134 being (FinSequence of ( INT )) such that L596: ( len C134 ) = C132 and L597: (for B180 being (Element of ( NAT )) holds ((1 <= B180 & B180 <= ( len C134 )) implies ( C134 . B180 ) = ( C126 . ( intpos ( C131 + B180 ) ) ))) by SCPISORT:1;
L598: C134 is_FinSequence_on C126 , C131 by L597 , SCPISORT:def 1;
set D80 = ( IExec (( while>0 (C128 , C129 , C127) ) , R4 , C126) );
assume L599: 1 = ( C126 . D79 );
consider C135 being (FinSequence of ( INT )) such that L600: ( len C135 ) = C132 and L601: (for B181 being (Element of ( NAT )) holds ((1 <= B181 & B181 <= ( len C135 )) implies ( C135 . B181 ) = ( D80 . ( intpos ( C131 + B181 ) ) ))) by SCPISORT:1;
L602: C135 is_FinSequence_on D80 , C131 by L601 , SCPISORT:def 1;
assume that
L603: C133 = ( ( C131 + C132 ) + 1 )
and
L604: ( C131 + 1 ) = ( C126 . ( intpos C133 ) )
and
L605: ( C131 + C132 ) = ( C126 . ( intpos ( C133 + 1 ) ) );
assume L606: (for B182 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B183 , B184 being (FinSequence of ( INT )) holds (for B185 , B186 , B187 , B188 being (Element of ( NAT )) holds ((( B182 . C128 ) = C130 & ( ( 2 * B185 ) + 1 ) = ( B182 . D79 ) & B186 = ( ( ( C131 + C132 ) + ( 2 * B185 ) ) + 1 ) & ( C131 + B187 ) = ( B182 . ( intpos B186 ) ) & ( C131 + B188 ) = ( B182 . ( intpos ( B186 + 1 ) ) ) & ((1 <= B187 & B188 <= C132) or B187 >= B188)) implies (C127 is_closed_on B182 , R5 & C127 is_halting_on B182 , R5 & ( ( IExec (C127 , R5 , B182) ) . C128 ) = ( B182 . C128 ) & (for B189 being (Element of ( NAT )) holds ((1 <= B189 & B189 < ( ( 2 * B185 ) + 1 )) implies ( ( IExec (C127 , R5 , B182) ) . ( intpos ( ( C131 + C132 ) + B189 ) ) ) = ( B182 . ( intpos ( ( C131 + C132 ) + B189 ) ) ))) & (B187 >= B188 implies (( ( IExec (C127 , R5 , B182) ) . D79 ) = ( ( 2 * B185 ) - 1 ) & (for B190 being (Element of ( NAT )) holds ((1 <= B190 & B190 <= C132) implies ( ( IExec (C127 , R5 , B182) ) . ( intpos ( C131 + B190 ) ) ) = ( B182 . ( intpos ( C131 + B190 ) ) ))))) & (B187 < B188 implies (( ( IExec (C127 , R5 , B182) ) . D79 ) = ( ( 2 * B185 ) + 3 ) & (for B191 being (Element of ( NAT )) holds (((1 <= B191 & B191 < B187) or (B188 < B191 & B191 <= C132)) implies ( ( IExec (C127 , R5 , B182) ) . ( intpos ( C131 + B191 ) ) ) = ( B182 . ( intpos ( C131 + B191 ) ) ))) & (ex B192 being (Element of ( NAT )) st (B187 <= B192 & B192 <= B188 & ( C131 + B187 ) = ( ( IExec (C127 , R5 , B182) ) . ( intpos B186 ) ) & ( ( C131 + B192 ) - 1 ) = ( ( IExec (C127 , R5 , B182) ) . ( intpos ( B186 + 1 ) ) ) & ( ( C131 + B192 ) + 1 ) = ( ( IExec (C127 , R5 , B182) ) . ( intpos ( B186 + 2 ) ) ) & ( C131 + B188 ) = ( ( IExec (C127 , R5 , B182) ) . ( intpos ( B186 + 3 ) ) ) & (for B193 being (Element of ( NAT )) holds ((B187 <= B193 & B193 < B192) implies ( ( IExec (C127 , R5 , B182) ) . ( intpos ( C131 + B193 ) ) ) <= ( ( IExec (C127 , R5 , B182) ) . ( intpos ( C131 + B192 ) ) ))) & (for B194 being (Element of ( NAT )) holds ((B192 < B194 & B194 <= B188) implies ( ( IExec (C127 , R5 , B182) ) . ( intpos ( C131 + B194 ) ) ) >= ( ( IExec (C127 , R5 , B182) ) . ( intpos ( C131 + B192 ) ) ))))))) & ((B183 is_FinSequence_on B182 , C131 & B184 is_FinSequence_on ( IExec (C127 , R5 , B182) ) , C131 & ( len B183 ) = C132 & ( len B184 ) = C132) implies B183 , B184 are_fiberwise_equipotent )))))));
thus L607: thesis by L606 , L595 , L599 , L603 , L604 , L605 , L596 , L598 , L600 , L602 , L194;
end;
L608: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B195 being ( 0 ) -started (State of ( SCMPDS )) holds (for B196 being  halt-free  shiftable (Program of ( SCMPDS )) holds (for B197 being Int_position holds (for B198 , B199 being Integer holds (for B200 , B201 , B202 being (Element of ( NAT )) holds ((( B195 . B197 ) = B199 & 1 = ( B195 . ( DataLoc (B199 , B198) ) ) & B202 = ( ( B200 + B201 ) + 1 ) & ( B200 + 1 ) = ( B195 . ( intpos B202 ) ) & ( B200 + B201 ) = ( B195 . ( intpos ( B202 + 1 ) ) ) & (for B203 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B204 , B205 being (FinSequence of ( INT )) holds (for B206 , B207 , B208 , B209 being (Element of ( NAT )) holds ((( B203 . B197 ) = B199 & ( ( 2 * B206 ) + 1 ) = ( B203 . ( DataLoc (B199 , B198) ) ) & B207 = ( ( ( B200 + B201 ) + ( 2 * B206 ) ) + 1 ) & ( B200 + B208 ) = ( B203 . ( intpos B207 ) ) & ( B200 + B209 ) = ( B203 . ( intpos ( B207 + 1 ) ) ) & ((1 <= B208 & B209 <= B201) or B208 >= B209)) implies (B196 is_closed_on B203 , R5 & B196 is_halting_on B203 , R5 & ( ( IExec (B196 , R5 , B203) ) . B197 ) = ( B203 . B197 ) & (for B210 being (Element of ( NAT )) holds ((1 <= B210 & B210 < ( ( 2 * B206 ) + 1 )) implies ( ( IExec (B196 , R5 , B203) ) . ( intpos ( ( B200 + B201 ) + B210 ) ) ) = ( B203 . ( intpos ( ( B200 + B201 ) + B210 ) ) ))) & (B208 >= B209 implies (( ( IExec (B196 , R5 , B203) ) . ( DataLoc (B199 , B198) ) ) = ( ( 2 * B206 ) - 1 ) & (for B211 being (Element of ( NAT )) holds ((1 <= B211 & B211 <= B201) implies ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B200 + B211 ) ) ) = ( B203 . ( intpos ( B200 + B211 ) ) ))))) & (B208 < B209 implies (( ( IExec (B196 , R5 , B203) ) . ( DataLoc (B199 , B198) ) ) = ( ( 2 * B206 ) + 3 ) & (for B212 being (Element of ( NAT )) holds (((1 <= B212 & B212 < B208) or (B209 < B212 & B212 <= B201)) implies ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B200 + B212 ) ) ) = ( B203 . ( intpos ( B200 + B212 ) ) ))) & (ex B213 being (Element of ( NAT )) st (B208 <= B213 & B213 <= B209 & ( B200 + B208 ) = ( ( IExec (B196 , R5 , B203) ) . ( intpos B207 ) ) & ( ( B200 + B213 ) - 1 ) = ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B207 + 1 ) ) ) & ( ( B200 + B213 ) + 1 ) = ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B207 + 2 ) ) ) & ( B200 + B209 ) = ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B207 + 3 ) ) ) & (for B214 being (Element of ( NAT )) holds ((B208 <= B214 & B214 < B213) implies ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B200 + B214 ) ) ) <= ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B200 + B213 ) ) ))) & (for B215 being (Element of ( NAT )) holds ((B213 < B215 & B215 <= B209) implies ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B200 + B215 ) ) ) >= ( ( IExec (B196 , R5 , B203) ) . ( intpos ( B200 + B213 ) ) ))))))) & ((B204 is_FinSequence_on B203 , B200 & B205 is_FinSequence_on ( IExec (B196 , R5 , B203) ) , B200 & ( len B204 ) = B201 & ( len B205 ) = B201) implies B204 , B205 are_fiberwise_equipotent )))))))) implies (( while>0 (B197 , B198 , B196) ) is_halting_on B195 , R4 & ( while>0 (B197 , B198 , B196) ) is_closed_on B195 , R4))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
let C136 being ( 0 ) -started (State of ( SCMPDS ));
let C137 being  halt-free  shiftable (Program of ( SCMPDS ));
let C138 being Int_position;
let C139 , C140 being Integer;
let C141 , C142 , C143 being (Element of ( NAT ));
set D81 = ( DataLoc (C140 , C139) );
assume L609: ( C136 . C138 ) = C140;
assume L610: 1 = ( C136 . D81 );
assume that
L611: C143 = ( ( C141 + C142 ) + 1 )
and
L612: ( C141 + 1 ) = ( C136 . ( intpos C143 ) )
and
L613: ( C141 + C142 ) = ( C136 . ( intpos ( C143 + 1 ) ) );
assume L614: (for B216 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B217 , B218 being (FinSequence of ( INT )) holds (for B219 , B220 , B221 , B222 being (Element of ( NAT )) holds ((( B216 . C138 ) = C140 & ( ( 2 * B219 ) + 1 ) = ( B216 . D81 ) & B220 = ( ( ( C141 + C142 ) + ( 2 * B219 ) ) + 1 ) & ( C141 + B221 ) = ( B216 . ( intpos B220 ) ) & ( C141 + B222 ) = ( B216 . ( intpos ( B220 + 1 ) ) ) & ((1 <= B221 & B222 <= C142) or B221 >= B222)) implies (C137 is_closed_on B216 , R5 & C137 is_halting_on B216 , R5 & ( ( IExec (C137 , R5 , B216) ) . C138 ) = ( B216 . C138 ) & (for B223 being (Element of ( NAT )) holds ((1 <= B223 & B223 < ( ( 2 * B219 ) + 1 )) implies ( ( IExec (C137 , R5 , B216) ) . ( intpos ( ( C141 + C142 ) + B223 ) ) ) = ( B216 . ( intpos ( ( C141 + C142 ) + B223 ) ) ))) & (B221 >= B222 implies (( ( IExec (C137 , R5 , B216) ) . D81 ) = ( ( 2 * B219 ) - 1 ) & (for B224 being (Element of ( NAT )) holds ((1 <= B224 & B224 <= C142) implies ( ( IExec (C137 , R5 , B216) ) . ( intpos ( C141 + B224 ) ) ) = ( B216 . ( intpos ( C141 + B224 ) ) ))))) & (B221 < B222 implies (( ( IExec (C137 , R5 , B216) ) . D81 ) = ( ( 2 * B219 ) + 3 ) & (for B225 being (Element of ( NAT )) holds (((1 <= B225 & B225 < B221) or (B222 < B225 & B225 <= C142)) implies ( ( IExec (C137 , R5 , B216) ) . ( intpos ( C141 + B225 ) ) ) = ( B216 . ( intpos ( C141 + B225 ) ) ))) & (ex B226 being (Element of ( NAT )) st (B221 <= B226 & B226 <= B222 & ( C141 + B221 ) = ( ( IExec (C137 , R5 , B216) ) . ( intpos B220 ) ) & ( ( C141 + B226 ) - 1 ) = ( ( IExec (C137 , R5 , B216) ) . ( intpos ( B220 + 1 ) ) ) & ( ( C141 + B226 ) + 1 ) = ( ( IExec (C137 , R5 , B216) ) . ( intpos ( B220 + 2 ) ) ) & ( C141 + B222 ) = ( ( IExec (C137 , R5 , B216) ) . ( intpos ( B220 + 3 ) ) ) & (for B227 being (Element of ( NAT )) holds ((B221 <= B227 & B227 < B226) implies ( ( IExec (C137 , R5 , B216) ) . ( intpos ( C141 + B227 ) ) ) <= ( ( IExec (C137 , R5 , B216) ) . ( intpos ( C141 + B226 ) ) ))) & (for B228 being (Element of ( NAT )) holds ((B226 < B228 & B228 <= B222) implies ( ( IExec (C137 , R5 , B216) ) . ( intpos ( C141 + B228 ) ) ) >= ( ( IExec (C137 , R5 , B216) ) . ( intpos ( C141 + B226 ) ) ))))))) & ((B217 is_FinSequence_on B216 , C141 & B218 is_FinSequence_on ( IExec (C137 , R5 , B216) ) , C141 & ( len B217 ) = C142 & ( len B218 ) = C142) implies B217 , B218 are_fiberwise_equipotent )))))));
L615:
now
let C144 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume L616: ( DataPart C144 ) = ( DataPart C136 );
L617: 1 = ( C144 . D81 ) by L616 , L610 , SCMPDS_4:8;
L618: ( C141 + C142 ) = ( C144 . ( intpos ( C143 + 1 ) ) ) by L613 , L616 , SCMPDS_4:8;
L619: ( C141 + 1 ) = ( C144 . ( intpos C143 ) ) by L612 , L616 , SCMPDS_4:8;
L620: ( C144 . C138 ) = C140 by L609 , L616 , SCMPDS_4:8;
thus L621: ( while>0 (C138 , C139 , C137) ) is_halting_on C144 , R6 by L620 , L611 , L614 , L617 , L619 , L618 , L594;
end;
thus L622: ( while>0 (C138 , C139 , C137) ) is_halting_on C136 , R4 by L615;
thus L623: thesis by L615 , L56;
end;
begin
definition
func Partition -> (Program of ( SCMPDS )) equals 
( ( ( ( ( ( ( ( (( GBP ) , 5) := (( GBP ) , 4) ) ';' ( SubFrom (( GBP ) , 5 , ( GBP ) , 2) ) ) ';' ( (( GBP ) , 3) := (( GBP ) , 2) ) ) ';' ( AddTo (( GBP ) , 3 , 1) ) ) ';' ( while>0 (( GBP ) , 5 , ( ( ( while>0 (( GBP ) , 5 , ( ( ( ( ( (( GBP ) , 7) := (( GBP ) , 5) ) ';' ( AddTo (( GBP ) , 5 , ( - 1 )) ) ) ';' ( (( GBP ) , 6) := (( intpos 4 ) , ( 0 )) ) ) ';' ( SubFrom (( GBP ) , 6 , ( intpos 2 ) , ( 0 )) ) ) ';' ( if>0 (( GBP ) , 6 , ( ( AddTo (( GBP ) , 4 , ( - 1 )) ) ';' ( AddTo (( GBP ) , 7 , ( - 1 )) ) ) , ( Load ( (( GBP ) , 5) := ( 0 ) ) )) ) )) ) ';' ( while>0 (( GBP ) , 7 , ( ( ( ( ( (( GBP ) , 5) := (( GBP ) , 7) ) ';' ( AddTo (( GBP ) , 7 , ( - 1 )) ) ) ';' ( (( GBP ) , 6) := (( intpos 2 ) , ( 0 )) ) ) ';' ( SubFrom (( GBP ) , 6 , ( intpos 3 ) , ( 0 )) ) ) ';' ( if>0 (( GBP ) , 6 , ( ( AddTo (( GBP ) , 3 , 1) ) ';' ( AddTo (( GBP ) , 5 , ( - 1 )) ) ) , ( Load ( (( GBP ) , 7) := ( 0 ) ) )) ) )) ) ) ';' ( if>0 (( GBP ) , 5 , ( ( ( ( ( ( (( GBP ) , 6) := (( intpos 4 ) , ( 0 )) ) ';' ( (( intpos 4 ) , ( 0 )) := (( intpos 3 ) , ( 0 )) ) ) ';' ( (( intpos 3 ) , ( 0 )) := (( GBP ) , 6) ) ) ';' ( AddTo (( GBP ) , 5 , ( - 2 )) ) ) ';' ( AddTo (( GBP ) , 3 , 1) ) ) ';' ( AddTo (( GBP ) , 4 , ( - 1 )) ) )) ) )) ) ) ';' ( (( GBP ) , 6) := (( intpos 4 ) , ( 0 )) ) ) ';' ( (( intpos 4 ) , ( 0 )) := (( intpos 2 ) , ( 0 )) ) ) ';' ( (( intpos 2 ) , ( 0 )) := (( GBP ) , 6) ) );
coherence;
end;
begin
definition
let C145 , C146 being (Element of ( NAT ));
func QuickSort (C145 , C146) -> (Program of ( SCMPDS )) equals 
( ( ( ( ( ( GBP ) := ( 0 ) ) ';' ( ( SBP ) := 1 ) ) ';' ( (( SBP ) , ( C146 + C145 )) := ( C146 + 1 ) ) ) ';' ( (( SBP ) , ( ( C146 + C145 ) + 1 )) := ( C146 + C145 ) ) ) ';' ( while>0 (( GBP ) , 1 , ( ( ( (( GBP ) , 2) := (( SBP ) , ( ( C146 + C145 ) + 1 )) ) ';' ( SubFrom (( GBP ) , 2 , ( SBP ) , ( C146 + C145 )) ) ) ';' ( if>0 (( GBP ) , 2 , ( ( ( ( (( GBP ) , 2) := (( SBP ) , ( C146 + C145 )) ) ';' ( (( GBP ) , 4) := (( SBP ) , ( ( C146 + C145 ) + 1 )) ) ) ';' ( Partition ) ) ';' ( ( ( ( ( ( (( SBP ) , ( ( C146 + C145 ) + 3 )) := (( SBP ) , ( ( C146 + C145 ) + 1 )) ) ';' ( (( SBP ) , ( ( C146 + C145 ) + 1 )) := (( GBP ) , 4) ) ) ';' ( (( SBP ) , ( ( C146 + C145 ) + 2 )) := (( GBP ) , 4) ) ) ';' ( AddTo (( SBP ) , ( ( C146 + C145 ) + 1 ) , ( - 1 )) ) ) ';' ( AddTo (( SBP ) , ( ( C146 + C145 ) + 2 ) , 1) ) ) ';' ( AddTo (( GBP ) , 1 , 2) ) ) ) , ( Load ( AddTo (( GBP ) , 1 , ( - 2 )) ) )) ) )) ) );
coherence;
end;
set D82 = ( (( GBP ) , 7) := (( GBP ) , 5) );
set D83 = ( AddTo (( GBP ) , 5 , ( - 1 )) );
set D84 = ( (( GBP ) , 6) := (( intpos 4 ) , ( 0 )) );
set D85 = ( SubFrom (( GBP ) , 6 , ( intpos 2 ) , ( 0 )) );
set D86 = ( AddTo (( GBP ) , 4 , ( - 1 )) );
set D87 = ( AddTo (( GBP ) , 7 , ( - 1 )) );
set D88 = ( Load ( (( GBP ) , 5) := ( 0 ) ) );
set D89 = ( if>0 (( GBP ) , 6 , ( D86 ';' D87 ) , D88) );
set D90 = ( ( ( ( D82 ';' D83 ) ';' D84 ) ';' D85 ) ';' D89 );
set D91 = ( while>0 (( GBP ) , 5 , D90) );
set D92 = ( (( GBP ) , 5) := (( GBP ) , 7) );
set D93 = ( AddTo (( GBP ) , 7 , ( - 1 )) );
set D94 = ( (( GBP ) , 6) := (( intpos 2 ) , ( 0 )) );
set D95 = ( SubFrom (( GBP ) , 6 , ( intpos 3 ) , ( 0 )) );
set D96 = ( AddTo (( GBP ) , 3 , 1) );
set D97 = ( AddTo (( GBP ) , 5 , ( - 1 )) );
set D98 = ( Load ( (( GBP ) , 7) := ( 0 ) ) );
set D99 = ( if>0 (( GBP ) , 6 , ( D96 ';' D97 ) , D98) );
set D100 = ( ( ( ( D92 ';' D93 ) ';' D94 ) ';' D95 ) ';' D99 );
set D101 = ( while>0 (( GBP ) , 7 , D100) );
set D102 = ( (( GBP ) , 5) := (( GBP ) , 4) );
set D103 = ( SubFrom (( GBP ) , 5 , ( GBP ) , 2) );
set D104 = ( (( GBP ) , 3) := (( GBP ) , 2) );
set D105 = ( AddTo (( GBP ) , 3 , 1) );
set D106 = ( ( ( D102 ';' D103 ) ';' D104 ) ';' D105 );
set D107 = ( (( GBP ) , 6) := (( intpos 4 ) , ( 0 )) );
set D108 = ( (( intpos 4 ) , ( 0 )) := (( intpos 3 ) , ( 0 )) );
set D109 = ( (( intpos 3 ) , ( 0 )) := (( GBP ) , 6) );
set D110 = ( AddTo (( GBP ) , 5 , ( - 2 )) );
set D111 = ( AddTo (( GBP ) , 3 , 1) );
set D112 = ( AddTo (( GBP ) , 4 , ( - 1 )) );
set D113 = ( if>0 (( GBP ) , 5 , ( ( ( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) ';' D111 ) ';' D112 )) );
set D114 = ( ( D91 ';' D101 ) ';' D113 );
set D115 = ( while>0 (( GBP ) , 5 , D114) );
set D116 = ( (( GBP ) , 6) := (( intpos 4 ) , ( 0 )) );
set D117 = ( (( intpos 4 ) , ( 0 )) := (( intpos 2 ) , ( 0 )) );
set D118 = ( (( intpos 2 ) , ( 0 )) := (( GBP ) , 6) );
set D119 = ( intpos 1 );
set D120 = ( intpos 2 );
set D121 = ( intpos 3 );
set D122 = ( intpos 4 );
set D123 = ( intpos 5 );
set D124 = ( intpos 6 );
set D125 = ( intpos 7 );
L626: ( card D90 ) = 9
proof
thus L627: ( card D90 ) = ( ( card ( ( ( D82 ';' D83 ) ';' D84 ) ';' D85 ) ) + ( card D89 ) ) by AFINSQ_1:17
.= ( 4 + ( card D89 ) ) by L78
.= ( 4 + ( ( ( card ( D86 ';' D87 ) ) + ( card D88 ) ) + 2 ) ) by SCMPDS_6:65
.= ( 4 + ( ( 2 + ( card D88 ) ) + 2 ) ) by SCMP_GCD:5
.= ( 4 + ( ( 2 + 1 ) + 2 ) ) by COMPOS_1:54
.= 9;
end;
L628: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B229 being ( 0 ) -started (State of ( SCMPDS )) holds (for B230 , B231 being (Element of ( NAT )) holds ((( B229 . D120 ) = B230 & ( B229 . D122 ) = B231 & B230 >= 8 & B231 >= 8 & ( B229 . ( GBP ) ) = ( 0 )) implies (( ( IExec (D90 , R4 , B229) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D90 , R4 , B229) ) . D119 ) = ( B229 . D119 ) & ( ( IExec (D90 , R4 , B229) ) . D120 ) = ( B229 . D120 ) & ( ( IExec (D90 , R4 , B229) ) . D121 ) = ( B229 . D121 ) & (for B232 being (Element of ( NAT )) holds (B232 >= 8 implies ( ( IExec (D90 , R4 , B229) ) . ( intpos B232 ) ) = ( B229 . ( intpos B232 ) ))) & (( B229 . ( intpos B230 ) ) < ( B229 . ( intpos B231 ) ) implies (( ( IExec (D90 , R4 , B229) ) . D123 ) = ( ( B229 . D123 ) - 1 ) & ( ( IExec (D90 , R4 , B229) ) . D122 ) = ( ( B229 . D122 ) - 1 ) & ( ( IExec (D90 , R4 , B229) ) . D125 ) = ( ( B229 . D123 ) - 1 ))) & (( B229 . ( intpos B230 ) ) >= ( B229 . ( intpos B231 ) ) implies (( ( IExec (D90 , R4 , B229) ) . D123 ) = ( 0 ) & ( ( IExec (D90 , R4 , B229) ) . D122 ) = ( B229 . D122 ) & ( ( IExec (D90 , R4 , B229) ) . D125 ) = ( B229 . D123 ))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D126 = ( GBP );
let C147 being ( 0 ) -started (State of ( SCMPDS ));
let C148 , C149 being (Element of ( NAT ));
assume that
L629: ( C147 . D120 ) = C148
and
L630: ( C147 . D122 ) = C149
and
L631: C148 >= 8
and
L632: C149 >= 8
and
L633: ( C147 . D126 ) = ( 0 );
set D127 = C147;
set D128 = R4;
set D129 = ( IExec (( ( ( D82 ';' D83 ) ';' D84 ) ';' D85 ) , R4 , C147) );
set D130 = R4;
set D131 = ( IExec (( ( D82 ';' D83 ) ';' D84 ) , R4 , C147) );
set D132 = ( IExec (( D82 ';' D83 ) , R4 , C147) );
set D133 = R4;
set D134 = ( Exec (D82 , D127) );
set D135 = D128;
L634: ( D127 . D126 ) = ( 0 ) by L633;
L635: ( DataLoc (( D127 . D126 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L633 , SCMP_GCD:1;
L636: ( D134 . D126 ) = ( 0 ) by L635 , L634 , AMI_3:10 , SCMPDS_2:47;
L637: ( DataLoc (( D134 . D126 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L636 , SCMP_GCD:1;
L638: ( D134 . D122 ) = C149 by L635 , L630 , AMI_3:10 , SCMPDS_2:47;
L639: ( D132 . D122 ) = ( ( Exec (D83 , D134) ) . D122 ) by SCMPDS_5:42
.= C149 by L638 , L637 , AMI_3:10 , SCMPDS_2:48;
L640: ( DataLoc (( D132 . D122 ) , ( 0 )) ) = ( intpos ( C149 + ( 0 ) ) ) by L639 , SCMP_GCD:1;
L641: ( D132 . D126 ) = ( ( Exec (D83 , D134) ) . D126 ) by SCMPDS_5:42
.= ( 0 ) by L636 , L637 , AMI_3:10 , SCMPDS_2:48;
L642: ( DataLoc (( D132 . D126 ) , 6) ) = ( intpos ( ( 0 ) + 6 ) ) by L641 , SCMP_GCD:1;
L643: ( D134 . D120 ) = C148 by L635 , L629 , AMI_3:10 , SCMPDS_2:47;
L644: ( D132 . D120 ) = ( ( Exec (D83 , D134) ) . D120 ) by SCMPDS_5:42
.= C148 by L643 , L637 , AMI_3:10 , SCMPDS_2:48;
L645: ( D134 . D123 ) = ( C147 . D123 ) by L635 , AMI_3:10 , SCMPDS_2:47;
set D136 = ( Initialize ( Initialize D129 ) );
set D137 = ( (( GBP ) , 5) := ( 0 ) );
set D138 = ( Exec (D86 , D136) );
L646: ( D131 . D120 ) = ( ( Exec (D84 , D132) ) . D120 ) by SCMPDS_5:41
.= C148 by L644 , L642 , AMI_3:10 , SCMPDS_2:47;
L647: ( D131 . D126 ) = ( ( Exec (D84 , D132) ) . D126 ) by SCMPDS_5:41
.= ( 0 ) by L641 , L642 , AMI_3:10 , SCMPDS_2:47;
L648: ( DataLoc (( D131 . D126 ) , 6) ) = ( intpos ( ( 0 ) + 6 ) ) by L647 , SCMP_GCD:1;
L649: ( DataLoc (( D127 . D126 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L634 , SCMP_GCD:1;
L650: ( D134 . D125 ) = ( C147 . D123 ) by L649 , L635 , SCMPDS_2:47;
L651: ( D132 . D125 ) = ( ( Exec (D83 , D134) ) . D125 ) by SCMPDS_5:42
.= ( C147 . D123 ) by L650 , L637 , AMI_3:10 , SCMPDS_2:48;
L652: ( D131 . D125 ) = ( ( Exec (D84 , D132) ) . D125 ) by SCMPDS_5:41
.= ( C147 . D123 ) by L651 , L642 , AMI_3:10 , SCMPDS_2:47;
L653: ( D129 . D125 ) = ( ( Exec (D85 , D131) ) . D125 ) by SCMPDS_5:41
.= ( C147 . D123 ) by L652 , L648 , AMI_3:10 , SCMPDS_2:50;
L654: ( D136 . D125 ) = ( C147 . D123 ) by L653 , SCMPDS_5:15;
L655: ( D129 . D120 ) = ( ( Exec (D85 , D131) ) . D120 ) by SCMPDS_5:41
.= C148 by L646 , L648 , AMI_3:10 , SCMPDS_2:50;
L656: ( D136 . D120 ) = ( C147 . D120 ) by L655 , L629 , SCMPDS_5:15;
L657:
now
let C150 being (Element of ( NAT ));
assume L658: C150 >= 8;
L659: C150 > 7 by L658 , XXREAL_0:2;
thus L660: ( D134 . ( intpos C150 ) ) = ( D127 . ( intpos C150 ) ) by L659 , L635 , AMI_3:10 , SCMPDS_2:47
.= ( C147 . ( intpos C150 ) );
end;
L661:
now
let C151 being (Element of ( NAT ));
assume L662: C151 >= 8;
L663: C151 > 5 by L662 , XXREAL_0:2;
thus L664: ( D132 . ( intpos C151 ) ) = ( ( Exec (D83 , D134) ) . ( intpos C151 ) ) by SCMPDS_5:42
.= ( D134 . ( intpos C151 ) ) by L637 , L663 , AMI_3:10 , SCMPDS_2:48
.= ( C147 . ( intpos C151 ) ) by L657 , L662;
end;
L665:
now
let C152 being (Element of ( NAT ));
assume L666: C152 >= 8;
L667: C152 > 6 by L666 , XXREAL_0:2;
thus L668: ( D131 . ( intpos C152 ) ) = ( ( Exec (D84 , D132) ) . ( intpos C152 ) ) by SCMPDS_5:41
.= ( D132 . ( intpos C152 ) ) by L642 , L667 , AMI_3:10 , SCMPDS_2:47
.= ( C147 . ( intpos C152 ) ) by L661 , L666;
end;
L669:
now
let C153 being (Element of ( NAT ));
assume L670: C153 >= 8;
L671: C153 > 6 by L670 , XXREAL_0:2;
thus L672: ( D129 . ( intpos C153 ) ) = ( ( Exec (D85 , D131) ) . ( intpos C153 ) ) by SCMPDS_5:41
.= ( D131 . ( intpos C153 ) ) by L648 , L671 , AMI_3:10 , SCMPDS_2:50
.= ( C147 . ( intpos C153 ) ) by L665 , L670;
end;
L673: ( D134 . D121 ) = ( C147 . D121 ) by L635 , AMI_3:10 , SCMPDS_2:47;
L674: ( D132 . D121 ) = ( ( Exec (D83 , D134) ) . D121 ) by SCMPDS_5:42
.= ( C147 . D121 ) by L673 , L637 , AMI_3:10 , SCMPDS_2:48;
L675: ( D134 . D119 ) = ( C147 . D119 ) by L635 , AMI_3:10 , SCMPDS_2:47;
L676: ( D132 . D119 ) = ( ( Exec (D83 , D134) ) . D119 ) by SCMPDS_5:42
.= ( C147 . D119 ) by L675 , L637 , AMI_3:10 , SCMPDS_2:48;
L677: ( D131 . D119 ) = ( ( Exec (D84 , D132) ) . D119 ) by SCMPDS_5:41
.= ( C147 . D119 ) by L676 , L642 , AMI_3:10 , SCMPDS_2:47;
L678: ( D129 . D119 ) = ( ( Exec (D85 , D131) ) . D119 ) by SCMPDS_5:41
.= ( C147 . D119 ) by L677 , L648 , AMI_3:10 , SCMPDS_2:50;
L679: ( D136 . D119 ) = ( C147 . D119 ) by L678 , SCMPDS_5:15;
L680: ( D131 . D121 ) = ( ( Exec (D84 , D132) ) . D121 ) by SCMPDS_5:41
.= ( C147 . D121 ) by L674 , L642 , AMI_3:10 , SCMPDS_2:47;
L681: ( D129 . D121 ) = ( ( Exec (D85 , D131) ) . D121 ) by SCMPDS_5:41
.= ( C147 . D121 ) by L680 , L648 , AMI_3:10 , SCMPDS_2:50;
L682: ( D136 . D121 ) = ( C147 . D121 ) by L681 , SCMPDS_5:15;
L683: ( D129 . D126 ) = ( ( Exec (D85 , D131) ) . D126 ) by SCMPDS_5:41
.= ( 0 ) by L647 , L648 , AMI_3:10 , SCMPDS_2:50;
L684: ( D136 . D126 ) = ( 0 ) by L683 , SCMPDS_5:15;
L685: ( DataLoc (( D136 . D126 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L684 , SCMP_GCD:1;
L686: D121 <> ( DataLoc (( D136 . D126 ) , 4) ) by L684 , AMI_3:10 , SCMP_GCD:1;
L687: ( D138 . D121 ) = ( C147 . D121 ) by L686 , L682 , SCMPDS_2:48;
L688: D120 <> ( DataLoc (( D136 . D126 ) , 4) ) by L684 , AMI_3:10 , SCMP_GCD:1;
L689: ( D138 . D120 ) = ( C147 . D120 ) by L688 , L656 , SCMPDS_2:48;
L690: D126 <> ( DataLoc (( D136 . D126 ) , 4) ) by L684 , AMI_3:10 , SCMP_GCD:1;
L691: ( D138 . D126 ) = ( 0 ) by L690 , L684 , SCMPDS_2:48;
L692: ( DataLoc (( D138 . D126 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L691 , SCMP_GCD:1;
L693: ( D131 . D124 ) = ( ( Exec (D84 , D132) ) . D124 ) by SCMPDS_5:41
.= ( D132 . ( intpos C149 ) ) by L642 , L640 , SCMPDS_2:47
.= ( C147 . ( intpos C149 ) ) by L632 , L661;
L694: ( D129 . D124 ) = ( ( Exec (D85 , D131) ) . D124 ) by SCMPDS_5:41
.= ( ( D131 . D124 ) - ( D131 . ( DataLoc (( D131 . D120 ) , ( 0 )) ) ) ) by L648 , SCMPDS_2:50
.= ( ( D131 . D124 ) - ( D131 . ( intpos ( C148 + ( 0 ) ) ) ) ) by L646 , SCMP_GCD:1
.= ( ( C147 . ( intpos C149 ) ) - ( C147 . ( intpos C148 ) ) ) by L631 , L693 , L665;
L695: ( D129 . ( DataLoc (( D129 . D126 ) , 6) ) ) = ( ( C147 . ( intpos C149 ) ) - ( C147 . ( intpos C148 ) ) ) by L694 , L683 , SCMP_GCD:1;
L696: D119 <> ( DataLoc (( D136 . D126 ) , 4) ) by L684 , AMI_3:10 , SCMP_GCD:1;
L697: ( D138 . D119 ) = ( C147 . D119 ) by L696 , L679 , SCMPDS_2:48;
L698:
now
per cases ;
suppose L699: ( D136 . ( DataLoc (( D136 . D126 ) , 6) ) ) <= ( 0 );

thus L700: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D126 ) = ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D126 ) by L699 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D126 ) by SCMPDS_5:40
.= ( 0 ) by L684 , L685 , AMI_3:10 , SCMPDS_2:46;
thus L701: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D119 ) = ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D119 ) by L699 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D119 ) by SCMPDS_5:40
.= ( C147 . D119 ) by L679 , L685 , AMI_3:10 , SCMPDS_2:46;
thus L702: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D120 ) = ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D120 ) by L699 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D120 ) by SCMPDS_5:40
.= ( C147 . D120 ) by L656 , L685 , AMI_3:10 , SCMPDS_2:46;
thus L703: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D121 ) = ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D121 ) by L699 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D121 ) by SCMPDS_5:40
.= ( C147 . D121 ) by L682 , L685 , AMI_3:10 , SCMPDS_2:46;
let C154 being (Element of ( NAT ));
assume L704: C154 >= 8;
L705: C154 > 5 by L704 , XXREAL_0:2;
thus L706: ( ( IExec (D90 , R4 , C147) ) . ( intpos C154 ) ) = ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . ( intpos C154 ) ) by SCMPDS_5:35
.= ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . ( intpos C154 ) ) by L699 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . ( intpos C154 ) ) by SCMPDS_5:40
.= ( D136 . ( intpos C154 ) ) by L685 , L705 , AMI_3:10 , SCMPDS_2:46
.= ( D129 . ( intpos C154 ) ) by SCMPDS_5:15
.= ( C147 . ( intpos C154 ) ) by L669 , L704;
end;
suppose L707: ( D136 . ( DataLoc (( D136 . D126 ) , 6) ) ) > ( 0 );

thus L708: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D126 ) = ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D129 )) ) . D126 ) by L707 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D126 ) by SCMPDS_5:42
.= ( 0 ) by L691 , L692 , AMI_3:10 , SCMPDS_2:48;
thus L709: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D119 ) = ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D129 )) ) . D119 ) by L707 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D119 ) by SCMPDS_5:42
.= ( C147 . D119 ) by L697 , L692 , AMI_3:10 , SCMPDS_2:48;
thus L710: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D120 ) = ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D129 )) ) . D120 ) by L707 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D120 ) by SCMPDS_5:42
.= ( C147 . D120 ) by L689 , L692 , AMI_3:10 , SCMPDS_2:48;
thus L711: ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D121 ) = ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D129 )) ) . D121 ) by L707 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D121 ) by SCMPDS_5:42
.= ( C147 . D121 ) by L687 , L692 , AMI_3:10 , SCMPDS_2:48;
let C155 being (Element of ( NAT ));
assume L712: C155 >= 8;
L713: C155 > 7 by L712 , XXREAL_0:2;
L714: C155 > 4 by L712 , XXREAL_0:2;
L715: ( intpos C155 ) <> ( DataLoc (( D136 . D126 ) , 4) ) by L714 , L684 , AMI_3:10 , SCMP_GCD:1;
thus L716: ( ( IExec (D90 , R4 , C147) ) . ( intpos C155 ) ) = ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . ( intpos C155 ) ) by SCMPDS_5:35
.= ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D129 )) ) . ( intpos C155 ) ) by L707 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . ( intpos C155 ) ) by SCMPDS_5:42
.= ( D138 . ( intpos C155 ) ) by L692 , L713 , AMI_3:10 , SCMPDS_2:48
.= ( D136 . ( intpos C155 ) ) by L715 , SCMPDS_2:48
.= ( D129 . ( intpos C155 ) ) by SCMPDS_5:15
.= ( C147 . ( intpos C155 ) ) by L669 , L712;
end;
end;
thus L718: (( ( IExec (D90 , R4 , C147) ) . D126 ) = ( 0 ) & ( ( IExec (D90 , R4 , C147) ) . D119 ) = ( C147 . D119 ) & ( ( IExec (D90 , R4 , C147) ) . D120 ) = ( C147 . D120 ) & ( ( IExec (D90 , R4 , C147) ) . D121 ) = ( C147 . D121 )) by L698 , SCMPDS_5:35;
thus L719: (for B233 being (Element of ( NAT )) holds (B233 >= 8 implies ( ( IExec (D90 , R4 , C147) ) . ( intpos B233 ) ) = ( C147 . ( intpos B233 ) ))) by L698;
L720: ( D132 . D123 ) = ( ( Exec (D83 , D134) ) . D123 ) by SCMPDS_5:42
.= ( ( D134 . D123 ) + ( - 1 ) ) by L637 , SCMPDS_2:48
.= ( ( C147 . D123 ) - 1 ) by L645;
L721: ( D131 . D123 ) = ( ( Exec (D84 , D132) ) . D123 ) by SCMPDS_5:41
.= ( ( C147 . D123 ) - 1 ) by L720 , L642 , AMI_3:10 , SCMPDS_2:47;
L722: ( D129 . D123 ) = ( ( Exec (D85 , D131) ) . D123 ) by SCMPDS_5:41
.= ( ( C147 . D123 ) - 1 ) by L721 , L648 , AMI_3:10 , SCMPDS_2:50;
L723: ( D136 . D123 ) = ( ( C147 . D123 ) - 1 ) by L722 , SCMPDS_5:15;
L724: ( D131 . D122 ) = ( ( Exec (D84 , D132) ) . D122 ) by SCMPDS_5:41
.= C149 by L639 , L642 , AMI_3:10 , SCMPDS_2:47;
L725: ( D129 . D122 ) = ( ( Exec (D85 , D131) ) . D122 ) by SCMPDS_5:41
.= C149 by L724 , L648 , AMI_3:10 , SCMPDS_2:50;
L726: ( D136 . D122 ) = ( C147 . D122 ) by L725 , L630 , SCMPDS_5:15;
L727: ( DataLoc (( D136 . D126 ) , 4) ) = ( intpos ( ( 0 ) + 4 ) ) by L684 , SCMP_GCD:1;
L728: ( D136 . ( DataLoc (( D136 . ( GBP ) ) , 6) ) ) = ( D136 . ( DataLoc (( D129 . ( GBP ) ) , 6) ) ) by SCMPDS_5:15
.= ( D129 . ( DataLoc (( D129 . ( GBP ) ) , 6) ) ) by SCMPDS_5:15;
thus L729:now
L730: D123 <> ( DataLoc (( D136 . D126 ) , 4) ) by L684 , AMI_3:10 , SCMP_GCD:1;
assume L731: ( C147 . ( intpos C148 ) ) < ( C147 . ( intpos C149 ) );
L732: ( 0 ) < ( ( C147 . ( intpos C149 ) ) - ( C147 . ( intpos C148 ) ) ) by L731 , XREAL_1:50;
L733: ( D136 . ( DataLoc (( D136 . ( GBP ) ) , 6) ) ) = ( D136 . ( DataLoc (( D129 . ( GBP ) ) , 6) ) ) by SCMPDS_5:15
.= ( D129 . ( DataLoc (( D129 . ( GBP ) ) , 6) ) ) by SCMPDS_5:15;
thus L734: ( ( IExec (D90 , R4 , C147) ) . D123 ) = ( ( IExec (D89 , D130 , D136) ) . D123 ) by SCMPDS_5:35
.= ( ( IExec (( D86 ';' D87 ) , D130 , D136) ) . D123 ) by L695 , L732 , L733 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D123 ) by SCMPDS_5:42
.= ( D138 . D123 ) by L692 , AMI_3:10 , SCMPDS_2:48
.= ( ( C147 . D123 ) - 1 ) by L723 , L730 , SCMPDS_2:48;
thus L735: ( ( IExec (D90 , R4 , C147) ) . D122 ) = ( ( IExec (D89 , D130 , ( Initialize D136 )) ) . D122 ) by SCMPDS_5:35
.= ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D136 )) ) . D122 ) by L695 , L733 , L732 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D122 ) by SCMPDS_5:42
.= ( D138 . D122 ) by L692 , AMI_3:10 , SCMPDS_2:48
.= ( ( D136 . D122 ) + ( - 1 ) ) by L727 , SCMPDS_2:48
.= ( ( C147 . D122 ) - 1 ) by L726;
L736: D125 <> ( DataLoc (( D136 . D126 ) , 4) ) by L684 , AMI_3:10 , SCMP_GCD:1;
thus L737: ( ( IExec (D90 , R4 , C147) ) . D125 ) = ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D125 ) by SCMPDS_5:35
.= ( ( IExec (( D86 ';' D87 ) , D130 , ( Initialize D129 )) ) . D125 ) by L695 , L733 , L732 , SCMPDS_6:73
.= ( ( Exec (D87 , D138) ) . D125 ) by SCMPDS_5:42
.= ( ( D138 . D125 ) + ( - 1 ) ) by L692 , SCMPDS_2:48
.= ( ( D138 . D125 ) - 1 )
.= ( ( C147 . D123 ) - 1 ) by L654 , L736 , SCMPDS_2:48;
end;
assume L738: ( C147 . ( intpos C148 ) ) >= ( C147 . ( intpos C149 ) );
L739: ( ( C147 . ( intpos C149 ) ) - ( C147 . ( intpos C148 ) ) ) <= ( 0 ) by L738 , XREAL_1:47;
thus L740: ( ( IExec (D90 , R4 , C147) ) . D123 ) = ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D123 ) by SCMPDS_5:35
.= ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D123 ) by L695 , L728 , L739 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D123 ) by SCMPDS_5:40
.= ( 0 ) by L685 , SCMPDS_2:46;
thus L741: ( ( IExec (D90 , R4 , C147) ) . D122 ) = ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D122 ) by SCMPDS_5:35
.= ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D122 ) by L695 , L728 , L739 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D122 ) by SCMPDS_5:40
.= ( C147 . D122 ) by L685 , L726 , AMI_3:10 , SCMPDS_2:46;
thus L742: ( ( IExec (D90 , R4 , C147) ) . D125 ) = ( ( IExec (D89 , D130 , ( Initialize D129 )) ) . D125 ) by SCMPDS_5:35
.= ( ( IExec (D88 , D130 , ( Initialize D129 )) ) . D125 ) by L695 , L728 , L739 , SCMPDS_6:74
.= ( ( Exec (D137 , D136) ) . D125 ) by SCMPDS_5:40
.= ( C147 . D123 ) by L654 , L685 , AMI_3:10 , SCMPDS_2:46;
end;
L743: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B234 being ( 0 ) -started (State of ( SCMPDS )) holds (for B235 , B236 being (Element of ( NAT )) holds ((( B234 . ( GBP ) ) = ( 0 ) & ( B234 . D123 ) > ( 0 ) & ( B234 . D122 ) = ( B235 + ( B234 . D123 ) ) & B235 >= 8 & ( B234 . D120 ) = B236 & B236 >= 8) implies (( ( IExec (D91 , R4 , B234) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D91 , R4 , B234) ) . D119 ) = ( B234 . D119 ) & ( ( IExec (D91 , R4 , B234) ) . D123 ) = ( 0 ) & ( ( IExec (D91 , R4 , B234) ) . D120 ) = ( B234 . D120 ) & ( ( IExec (D91 , R4 , B234) ) . D121 ) = ( B234 . D121 ) & (for B237 being (Element of ( NAT )) holds (B237 >= 8 implies ( ( IExec (D91 , R4 , B234) ) . ( intpos B237 ) ) = ( B234 . ( intpos B237 ) ))) & (ex B238 being (Element of ( NAT )) st (B238 = ( ( IExec (D91 , R4 , B234) ) . D125 ) & ( ( IExec (D91 , R4 , B234) ) . D122 ) = ( B235 + B238 ) & B238 <= ( B234 . D123 ) & (for B239 being (Element of ( NAT )) holds ((( B235 + B238 ) < B239 & B239 <= ( B234 . D122 )) implies ( ( IExec (D91 , R4 , B234) ) . ( intpos B236 ) ) < ( ( IExec (D91 , R4 , B234) ) . ( intpos B239 ) ))) & (B238 = ( 0 ) or ( ( IExec (D91 , R4 , B234) ) . ( intpos B236 ) ) >= ( ( IExec (D91 , R4 , B234) ) . ( intpos ( B235 + B238 ) ) )))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D139 = ( GBP );
let C156 being ( 0 ) -started (State of ( SCMPDS ));
let C157 , C158 being (Element of ( NAT ));
assume that
L744: ( C156 . ( GBP ) ) = ( 0 )
and
L745: ( C156 . D123 ) > ( 0 )
and
L746: ( C156 . D122 ) = ( C157 + ( C156 . D123 ) )
and
L747: C157 >= 8
and
L748: ( C156 . D120 ) = C158
and
L749: C158 >= 8;
L750: ( C156 . D123 ) >= ( 1 + ( 0 ) ) by L745 , INT_1:7;
reconsider D140 = ( ( C156 . D123 ) - 1 ) as (Element of ( NAT )) by L750 , INT_1:3 , XREAL_1:48;
L751: ( C156 . D123 ) = ( D140 + 1 );
defpred S5[ (Element of ( NAT )) ] means (for B240 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B240 . D139 ) = ( 0 ) & ( B240 . D123 ) = ( $1 + 1 ) & ( B240 . D122 ) = ( C157 + ( B240 . D123 ) ) & ( B240 . D120 ) = C158) implies (( ( IExec (D91 , R5 , B240) ) . D139 ) = ( 0 ) & ( ( IExec (D91 , R5 , B240) ) . D119 ) = ( B240 . D119 ) & ( ( IExec (D91 , R5 , B240) ) . D123 ) = ( 0 ) & ( ( IExec (D91 , R5 , B240) ) . D120 ) = ( B240 . D120 ) & ( ( IExec (D91 , R5 , B240) ) . D121 ) = ( B240 . D121 ) & (for B241 being (Element of ( NAT )) holds (B241 >= 8 implies ( ( IExec (D91 , R5 , B240) ) . ( intpos B241 ) ) = ( B240 . ( intpos B241 ) ))) & (ex B242 being (Element of ( NAT )) st (B242 = ( ( IExec (D91 , R5 , B240) ) . D125 ) & ( ( IExec (D91 , R5 , B240) ) . D122 ) = ( C157 + B242 ) & B242 <= ( B240 . D123 ) & (for B243 being (Element of ( NAT )) holds ((( C157 + B242 ) < B243 & B243 <= ( B240 . D122 )) implies ( ( IExec (D91 , R5 , B240) ) . ( intpos C158 ) ) < ( ( IExec (D91 , R5 , B240) ) . ( intpos B243 ) ))) & (B242 = ( 0 ) or ( ( IExec (D91 , R5 , B240) ) . ( intpos C158 ) ) >= ( ( IExec (D91 , R5 , B240) ) . ( intpos ( C157 + B242 ) ) ))))))));
L752:
now
let C159 being (Element of ( NAT ));
assume L753: S5[ C159 ];
thus L754: S5[ ( C159 + 1 ) ]
proof
set D141 = ( C157 + ( ( C159 + 1 ) + 1 ) );
let C160 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
set D142 = ( DataLoc (( C160 . D139 ) , 5) );
assume that
L755: ( C160 . D139 ) = ( 0 )
and
L756: ( C160 . D123 ) = ( ( C159 + 1 ) + 1 )
and
L757: ( C160 . D122 ) = ( C157 + ( C160 . D123 ) )
and
L758: ( C160 . D120 ) = C158;
set D143 = ( IExec (D90 , R5 , C160) );
set D144 = R5;
set D145 = ( Initialize D143 );
L759: D141 >= C157 by NAT_1:11;
L760: D141 >= 8 by L759 , L747 , XXREAL_0:2;
L761: ( D143 . D119 ) = ( C160 . D119 ) by L760 , L749 , L755 , L756 , L757 , L758 , L628;
L762: (( C160 . ( intpos C158 ) ) >= ( C160 . ( intpos D141 ) ) implies (( D143 . D123 ) = ( 0 ) & ( D143 . D122 ) = ( C160 . D122 ) & ( D143 . D125 ) = ( C160 . D123 ))) by L749 , L755 , L756 , L757 , L758 , L760 , L628;
L763: D142 = ( intpos ( ( 0 ) + 5 ) ) by L755 , SCMP_GCD:1;
L764:
now
let C161 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L765: ( C161 . D122 ) >= ( C157 + ( C161 . D142 ) )
and
L766: ( C161 . D120 ) = ( C160 . D120 )
and
L767: ( C161 . D139 ) = ( C160 . D139 )
and
L768: ( C161 . D142 ) > ( 0 );
L769: ( C157 + ( C161 . D142 ) ) > ( C157 + ( 0 ) ) by L768 , XREAL_1:6;
reconsider D146 = ( C161 . D122 ) as (Element of ( NAT )) by L769 , L765 , INT_1:3;
L770: ( C161 . D122 ) >= C157 by L765 , L769 , XXREAL_0:2;
L771: D146 >= 8 by L770 , L747 , XXREAL_0:2;
L772: (( C161 . ( intpos C158 ) ) < ( C161 . ( intpos D146 ) ) implies (( ( IExec (D90 , R6 , C161) ) . D123 ) = ( ( C161 . D123 ) - 1 ) & ( ( IExec (D90 , R6 , C161) ) . D122 ) = ( ( C161 . D122 ) - 1 ) & ( ( IExec (D90 , R6 , C161) ) . D125 ) = ( ( C161 . D123 ) - 1 ))) by L771 , L749 , L755 , L758 , L766 , L767 , L628;
thus L773: ( ( IExec (D90 , R6 , C161) ) . D139 ) = ( C161 . D139 ) by L749 , L755 , L758 , L766 , L767 , L771 , L628;
thus L774: (D90 is_closed_on C161 , R6 & D90 is_halting_on C161 , R6) by SCMPDS_6:20 , SCMPDS_6:21;
L775: (( C161 . ( intpos C158 ) ) >= ( C161 . ( intpos D146 ) ) implies (( ( IExec (D90 , R6 , C161) ) . D123 ) = ( 0 ) & ( ( IExec (D90 , R6 , C161) ) . D122 ) = ( C161 . D122 ) & ( ( IExec (D90 , R6 , C161) ) . D125 ) = ( C161 . D123 ))) by L749 , L755 , L758 , L766 , L767 , L771 , L628;
thus L776:now
per cases ;
suppose L777: ( C161 . ( intpos C158 ) ) < ( C161 . ( intpos D146 ) );

thus L778: ( ( IExec (D90 , R6 , C161) ) . D142 ) < ( C161 . D142 ) by L777 , L763 , L772 , XREAL_1:146;
L779: ( ( C157 + ( C161 . D142 ) ) - 1 ) = ( C157 + ( ( IExec (D90 , R6 , C161) ) . D142 ) ) by L763 , L772 , L777;
thus L780: ( ( IExec (D90 , R6 , C161) ) . D122 ) >= ( C157 + ( ( IExec (D90 , R6 , C161) ) . D142 ) ) by L779 , L765 , L772 , L777 , XREAL_1:9;
end;
suppose L781: ( C161 . ( intpos C158 ) ) >= ( C161 . ( intpos D146 ) );

thus L782: ( ( IExec (D90 , R6 , C161) ) . D142 ) < ( C161 . D142 ) by L781 , L749 , L755 , L758 , L763 , L766 , L767 , L768 , L771 , L628;
L783: ( C157 + ( ( IExec (D90 , R6 , C161) ) . D142 ) ) < ( C157 + ( C161 . D142 ) ) by L763 , L768 , L775 , L781 , XREAL_1:6;
thus L784: ( ( IExec (D90 , R6 , C161) ) . D122 ) >= ( C157 + ( ( IExec (D90 , R6 , C161) ) . D142 ) ) by L783 , L765 , L775 , L781 , XXREAL_0:2;
end;
end;
thus L786: ( ( IExec (D90 , R6 , C161) ) . D120 ) = ( C161 . D120 ) by L749 , L755 , L758 , L766 , L767 , L771 , L628;
end;
L787: ( D143 . D121 ) = ( C160 . D121 ) by L749 , L755 , L756 , L757 , L758 , L760 , L628;
L788: (( C160 . ( intpos C158 ) ) < ( C160 . ( intpos D141 ) ) implies (( D143 . D123 ) = ( ( C160 . D123 ) - 1 ) & ( D143 . D122 ) = ( ( C160 . D122 ) - 1 ) & ( D143 . D125 ) = ( ( C160 . D123 ) - 1 ))) by L749 , L755 , L756 , L757 , L758 , L760 , L628;
L789: ( D143 . D139 ) = ( 0 ) by L749 , L755 , L756 , L757 , L758 , L760 , L628;
L790: ( D145 . D139 ) = ( 0 ) by L789 , SCMPDS_5:15;
L791: ( DataLoc (( D143 . D139 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L789 , SCMP_GCD:1;
L792: ( D143 . D120 ) = ( C160 . D120 ) by L749 , L755 , L756 , L757 , L758 , L760 , L628;
L793: ( D145 . D120 ) = ( C160 . D120 ) by L792 , SCMPDS_5:15;
per cases ;
suppose L794: ( C160 . ( intpos C158 ) ) < ( C160 . ( intpos D141 ) );

L795: ( D143 . D122 ) = ( C157 + ( D143 . D123 ) ) by L794 , L757 , L788;
L796: ( D145 . D122 ) = ( C157 + ( D143 . D123 ) ) by L757 , L788 , L794 , SCMPDS_5:15
.= ( C157 + ( D145 . D123 ) ) by SCMPDS_5:15;
L797: ( D145 . D123 ) = ( D143 . D123 ) by SCMPDS_5:15;
L798: ( D145 . D119 ) = ( D143 . D119 ) by SCMPDS_5:15;
L799: ( D145 . D121 ) = ( D143 . D121 ) by SCMPDS_5:15;
L800: ( D145 . D122 ) = ( D143 . D122 ) by SCMPDS_5:15;
L801: ( D143 . D123 ) = ( C159 + 1 ) by L756 , L788 , L794;
consider C162 being (Element of ( NAT )) such that L802: C162 = ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . D125 ) and L803: ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . D122 ) = ( C157 + C162 ) and L804: C162 <= ( D143 . D123 ) and L805: (for B244 being (Element of ( NAT )) holds ((( C157 + C162 ) < B244 & B244 <= ( D143 . D122 )) implies ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . ( intpos C158 ) ) < ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . ( intpos B244 ) ))) and L806: (C162 = ( 0 ) or ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . ( intpos C158 ) ) >= ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . ( intpos ( C157 + C162 ) ) )) by L801 , L753 , L757 , L758 , L788 , L762 , L790 , L793 , L796 , L797;
L807: ( IExec (D91 , R5 , C160) ) = ( IExec (D91 , D144 , ( Initialize D143 )) ) by L756 , L757 , L763 , L764 , L80;
thus L808: ( ( IExec (D91 , R5 , C160) ) . D139 ) = ( 0 ) by L807 , L753 , L756 , L757 , L758 , L788 , L762 , L795 , L797 , L793 , L790 , L800;
thus L809: ( ( IExec (D91 , R5 , C160) ) . D119 ) = ( C160 . D119 ) by L753 , L756 , L757 , L758 , L761 , L788 , L762 , L795 , L807 , L797 , L793 , L790 , L798 , L800;
thus L810: ( ( IExec (D91 , R5 , C160) ) . D123 ) = ( 0 ) by L753 , L756 , L757 , L758 , L788 , L762 , L795 , L807 , L797 , L793 , L790 , L800;
thus L811: ( ( IExec (D91 , R5 , C160) ) . D120 ) = ( C160 . D120 ) by L753 , L756 , L757 , L758 , L788 , L762 , L795 , L807 , L797 , L793 , L790 , L800;
thus L812: ( ( IExec (D91 , R5 , C160) ) . D121 ) = ( C160 . D121 ) by L753 , L756 , L757 , L758 , L787 , L788 , L762 , L795 , L807 , L797 , L793 , L790 , L799 , L800;
L813:
now
let C163 being (Element of ( NAT ));
assume L814: C163 >= 8;
thus L815: ( ( IExec (D91 , R5 , C160) ) . ( intpos C163 ) ) = ( D145 . ( intpos C163 ) ) by L814 , L753 , L756 , L757 , L758 , L788 , L762 , L795 , L807 , L797 , L793 , L790 , L800
.= ( D143 . ( intpos C163 ) ) by SCMPDS_5:15
.= ( C160 . ( intpos C163 ) ) by L749 , L755 , L756 , L757 , L758 , L760 , L814 , L628;
end;
thus L816: (for B245 being (Element of ( NAT )) holds (B245 >= 8 implies ( ( IExec (D91 , R5 , C160) ) . ( intpos B245 ) ) = ( C160 . ( intpos B245 ) ))) by L813;
take C162;
thus L817: C162 = ( ( IExec (D91 , R5 , C160) ) . D125 ) by L756 , L757 , L763 , L764 , L802 , L80;
thus L818: ( ( IExec (D91 , R5 , C160) ) . D122 ) = ( C157 + C162 ) by L756 , L757 , L763 , L764 , L803 , L80;
thus L819: C162 <= ( C160 . D123 ) by L788 , L794 , L804 , XREAL_1:146 , XXREAL_0:2;
L820: ( D143 . D122 ) = ( ( C160 . D122 ) - 1 ) by L749 , L755 , L756 , L757 , L758 , L760 , L794 , L628;
thus L821:now
let C164 being (Element of ( NAT ));
assume that
L822: ( C157 + C162 ) < C164
and
L823: C164 <= ( C160 . D122 );
per cases ;
suppose L824: C164 = ( C160 . D122 );

L825: ( ( IExec (D91 , R5 , C160) ) . ( intpos D141 ) ) = ( C160 . ( intpos D141 ) ) by L747 , L759 , L813 , XXREAL_0:2;
thus L826: ( ( IExec (D91 , R5 , C160) ) . ( intpos C158 ) ) < ( ( IExec (D91 , R5 , C160) ) . ( intpos C164 ) ) by L825 , L749 , L756 , L757 , L794 , L813 , L824;
end;
suppose L827: C164 <> ( C160 . D122 );

L828: C164 < ( C160 . D122 ) by L827 , L823 , XXREAL_0:1;
L829: ( C164 + 1 ) <= ( C160 . D122 ) by L828 , INT_1:7;
L830: C164 <= ( D143 . D122 ) by L829 , L820 , XREAL_1:19;
thus L831: ( ( IExec (D91 , R5 , C160) ) . ( intpos C158 ) ) < ( ( IExec (D91 , R5 , C160) ) . ( intpos C164 ) ) by L830 , L807 , L805 , L822;
end;
end;
thus L833: (C162 = ( 0 ) or ( ( IExec (D91 , R5 , C160) ) . ( intpos C158 ) ) >= ( ( IExec (D91 , R5 , C160) ) . ( intpos ( C157 + C162 ) ) )) by L807 , L806;
end;
suppose L834: ( C160 . ( intpos C158 ) ) >= ( C160 . ( intpos D141 ) );

L835:
now
L836: ( ( Initialize D143 ) . ( GBP ) ) = ( D143 . ( GBP ) ) by SCMPDS_5:15;
L837: ( ( Initialize D143 ) . ( DataLoc (( D143 . ( GBP ) ) , 5) ) ) = ( D143 . ( DataLoc (( D143 . ( GBP ) ) , 5) ) ) by SCMPDS_5:15;
let R1 being Int_position;
thus L838: ( ( IExec (D91 , R5 , C160) ) . R1 ) = ( ( IExec (D91 , D144 , ( Initialize D143 )) ) . R1 ) by L756 , L757 , L763 , L764 , L80
.= ( ( Initialize D143 ) . R1 ) by L762 , L791 , L834 , L836 , L837 , SCMPDS_8:23
.= ( D143 . R1 ) by SCMPDS_5:15;
end;
thus L839: ( ( IExec (D91 , R5 , C160) ) . D139 ) = ( 0 ) by L835 , L789;
thus L840: ( ( IExec (D91 , R5 , C160) ) . D119 ) = ( C160 . D119 ) by L761 , L835;
thus L841: ( ( IExec (D91 , R5 , C160) ) . D123 ) = ( 0 ) by L762 , L834 , L835;
thus L842: ( ( IExec (D91 , R5 , C160) ) . D120 ) = ( C160 . D120 ) by L792 , L835;
thus L843: ( ( IExec (D91 , R5 , C160) ) . D121 ) = ( C160 . D121 ) by L787 , L835;
L844:
now
let C165 being (Element of ( NAT ));
assume L845: C165 >= 8;
thus L846: ( ( IExec (D91 , R5 , C160) ) . ( intpos C165 ) ) = ( D143 . ( intpos C165 ) ) by L835
.= ( C160 . ( intpos C165 ) ) by L749 , L755 , L756 , L757 , L758 , L760 , L845 , L628;
end;
thus L847: (for B246 being (Element of ( NAT )) holds (B246 >= 8 implies ( ( IExec (D91 , R5 , C160) ) . ( intpos B246 ) ) = ( C160 . ( intpos B246 ) ))) by L844;
take D147 = ( ( C159 + 1 ) + 1 );
thus L848: ( ( IExec (D91 , R5 , C160) ) . D125 ) = D147 by L756 , L762 , L834 , L835;
thus L849: ( ( IExec (D91 , R5 , C160) ) . D122 ) = ( C157 + D147 ) by L756 , L757 , L762 , L834 , L835;
thus L850: D147 <= ( C160 . D123 ) by L756;
thus L851: (for B247 being (Element of ( NAT )) holds ((( C157 + D147 ) < B247 & B247 <= ( C160 . D122 ) & (not ( ( IExec (D91 , R5 , C160) ) . ( intpos C158 ) ) < ( ( IExec (D91 , R5 , C160) ) . ( intpos B247 ) ))) implies contradiction)) by L756 , L757;
L852: ( ( IExec (D91 , R5 , C160) ) . ( intpos D141 ) ) = ( C160 . ( intpos D141 ) ) by L747 , L759 , L844 , XXREAL_0:2;
thus L853: (D147 = ( 0 ) or ( ( IExec (D91 , R5 , C160) ) . ( intpos C158 ) ) >= ( ( IExec (D91 , R5 , C160) ) . ( intpos ( C157 + D147 ) ) )) by L852 , L749 , L834 , L844;
end;
end;

end;
L755: S5[ ( 0 ) ]
proof
set D148 = ( C157 + 1 );
let C166 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
set D149 = ( IExec (D90 , R5 , C166) );
set D150 = R5;
set D151 = ( DataLoc (( C166 . D139 ) , 5) );
assume that
L756: ( C166 . D139 ) = ( 0 )
and
L757: ( C166 . D123 ) = ( ( 0 ) + 1 )
and
L758: ( C166 . D122 ) = ( C157 + ( C166 . D123 ) )
and
L759: ( C166 . D120 ) = C158;
L760: D148 >= C157 by NAT_1:11;
L761: D148 >= 8 by L760 , L747 , XXREAL_0:2;
L762: (( C166 . ( intpos C158 ) ) < ( C166 . ( intpos D148 ) ) implies (( D149 . D123 ) = ( ( C166 . D123 ) - 1 ) & ( D149 . D122 ) = ( ( C166 . D122 ) - 1 ) & ( D149 . D125 ) = ( ( C166 . D123 ) - 1 ))) by L761 , L749 , L756 , L757 , L758 , L759 , L628;
L763: (( C166 . ( intpos C158 ) ) >= ( C166 . ( intpos D148 ) ) implies (( D149 . D123 ) = ( 0 ) & ( D149 . D122 ) = ( C166 . D122 ) & ( D149 . D125 ) = ( C166 . D123 ))) by L749 , L756 , L757 , L758 , L759 , L761 , L628;
L764: D151 = ( intpos ( ( 0 ) + 5 ) ) by L756 , SCMP_GCD:1;
L765:
now
let C167 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L766: ( C167 . D122 ) >= ( C157 + ( C167 . D151 ) )
and
L767: ( C167 . D120 ) = ( C166 . D120 )
and
L768: ( C167 . D139 ) = ( C166 . D139 )
and
L769: ( C167 . D151 ) > ( 0 );
L770: ( C157 + ( C167 . D151 ) ) > ( C157 + ( 0 ) ) by L769 , XREAL_1:6;
reconsider D152 = ( C167 . D122 ) as (Element of ( NAT )) by L770 , L766 , INT_1:3;
L771: ( C167 . D122 ) >= C157 by L766 , L770 , XXREAL_0:2;
L772: D152 >= 8 by L771 , L747 , XXREAL_0:2;
L773: (( C167 . ( intpos C158 ) ) < ( C167 . ( intpos D152 ) ) implies (( ( IExec (D90 , R6 , C167) ) . D123 ) = ( ( C167 . D123 ) - 1 ) & ( ( IExec (D90 , R6 , C167) ) . D122 ) = ( ( C167 . D122 ) - 1 ) & ( ( IExec (D90 , R6 , C167) ) . D125 ) = ( ( C167 . D123 ) - 1 ))) by L772 , L749 , L756 , L759 , L767 , L768 , L628;
thus L774: ( ( IExec (D90 , R6 , C167) ) . D139 ) = ( C167 . D139 ) by L749 , L756 , L759 , L767 , L768 , L772 , L628;
thus L775: (D90 is_closed_on C167 , R6 & D90 is_halting_on C167 , R6) by SCMPDS_6:20 , SCMPDS_6:21;
L776: (( C167 . ( intpos C158 ) ) >= ( C167 . ( intpos D152 ) ) implies (( ( IExec (D90 , R6 , C167) ) . D123 ) = ( 0 ) & ( ( IExec (D90 , R6 , C167) ) . D122 ) = ( C167 . D122 ) & ( ( IExec (D90 , R6 , C167) ) . D125 ) = ( C167 . D123 ))) by L749 , L756 , L759 , L767 , L768 , L772 , L628;
thus L777:now
per cases ;
suppose L778: ( C167 . ( intpos C158 ) ) < ( C167 . ( intpos D152 ) );

thus L779: ( ( IExec (D90 , R6 , C167) ) . D151 ) < ( C167 . D151 ) by L778 , L764 , L773 , XREAL_1:146;
L780: ( ( C157 + ( C167 . D151 ) ) - 1 ) = ( C157 + ( ( IExec (D90 , R6 , C167) ) . D151 ) ) by L764 , L773 , L778;
thus L781: ( ( IExec (D90 , R6 , C167) ) . D122 ) >= ( C157 + ( ( IExec (D90 , R6 , C167) ) . D151 ) ) by L780 , L766 , L773 , L778 , XREAL_1:9;
end;
suppose L782: ( C167 . ( intpos C158 ) ) >= ( C167 . ( intpos D152 ) );

thus L783: ( ( IExec (D90 , R6 , C167) ) . D151 ) < ( C167 . D151 ) by L782 , L749 , L756 , L759 , L764 , L767 , L768 , L769 , L772 , L628;
L784: ( C157 + ( ( IExec (D90 , R6 , C167) ) . D151 ) ) < ( C157 + ( C167 . D151 ) ) by L764 , L769 , L776 , L782 , XREAL_1:6;
thus L785: ( ( IExec (D90 , R6 , C167) ) . D122 ) >= ( C157 + ( ( IExec (D90 , R6 , C167) ) . D151 ) ) by L784 , L766 , L776 , L782 , XXREAL_0:2;
end;
end;
thus L787: ( ( IExec (D90 , R6 , C167) ) . D120 ) = ( C167 . D120 ) by L749 , L756 , L759 , L767 , L768 , L772 , L628;
end;
L788: ( D149 . D139 ) = ( 0 ) by L749 , L756 , L757 , L758 , L759 , L761 , L628;
L789: ( D149 . ( DataLoc (( D149 . D139 ) , 5) ) ) = ( 0 ) by L788 , L757 , L762 , L763 , SCMP_GCD:1;
L790:
now
L791: ( ( Initialize D149 ) . ( GBP ) ) = ( D149 . ( GBP ) ) by SCMPDS_5:15;
L792: ( ( Initialize D149 ) . ( DataLoc (( D149 . ( GBP ) ) , 5) ) ) = ( D149 . ( DataLoc (( D149 . ( GBP ) ) , 5) ) ) by SCMPDS_5:15;
let R1 being Int_position;
thus L793: ( ( IExec (D91 , R5 , C166) ) . R1 ) = ( ( IExec (D91 , R5 , ( Initialize D149 )) ) . R1 ) by L757 , L758 , L764 , L765 , L80
.= ( ( Initialize D149 ) . R1 ) by L789 , L791 , L792 , SCMPDS_8:23
.= ( D149 . R1 ) by SCMPDS_5:15;
end;
thus L794: ( ( IExec (D91 , R5 , C166) ) . D139 ) = ( 0 ) by L790 , L788;
L795: ( D149 . D119 ) = ( C166 . D119 ) by L749 , L756 , L757 , L758 , L759 , L761 , L628;
thus L796: ( ( IExec (D91 , R5 , C166) ) . D119 ) = ( C166 . D119 ) by L795 , L790;
thus L797: ( ( IExec (D91 , R5 , C166) ) . D123 ) = ( 0 ) by L757 , L762 , L763 , L790;
L798: ( D149 . D120 ) = ( C166 . D120 ) by L749 , L756 , L757 , L758 , L759 , L761 , L628;
thus L799: ( ( IExec (D91 , R5 , C166) ) . D120 ) = ( C166 . D120 ) by L798 , L790;
L800: ( D149 . D121 ) = ( C166 . D121 ) by L749 , L756 , L757 , L758 , L759 , L761 , L628;
thus L801: ( ( IExec (D91 , R5 , C166) ) . D121 ) = ( C166 . D121 ) by L800 , L790;
L802:
now
let C168 being (Element of ( NAT ));
assume L803: C168 >= 8;
thus L804: ( ( IExec (D91 , R5 , C166) ) . ( intpos C168 ) ) = ( D149 . ( intpos C168 ) ) by L790
.= ( C166 . ( intpos C168 ) ) by L749 , L756 , L757 , L758 , L759 , L761 , L803 , L628;
end;
thus L805: (for B248 being (Element of ( NAT )) holds (B248 >= 8 implies ( ( IExec (D91 , R5 , C166) ) . ( intpos B248 ) ) = ( C166 . ( intpos B248 ) ))) by L802;
L806: ( ( IExec (D91 , R5 , C166) ) . ( intpos D148 ) ) = ( C166 . ( intpos D148 ) ) by L747 , L760 , L802 , XXREAL_0:2;
per cases ;
suppose L807: ( C166 . ( intpos C158 ) ) < ( C166 . ( intpos D148 ) );

take D153 = ( 0 );
thus L808: ( ( IExec (D91 , R5 , C166) ) . D125 ) = D153 by L757 , L762 , L790 , L807;
thus L809: ( ( IExec (D91 , R5 , C166) ) . D122 ) = ( C157 + D153 ) by L757 , L758 , L762 , L790 , L807;
thus L810: D153 <= ( C166 . D123 ) by L757;
thus L811:now
let C169 being (Element of ( NAT ));
assume that
L812: ( C157 + D153 ) < C169
and
L813: C169 <= ( C166 . D122 );
L814: ( C157 + 1 ) <= C169 by L812 , INT_1:7;
L815: C169 = ( C157 + 1 ) by L814 , L757 , L758 , L813 , XXREAL_0:1;
thus L816: ( ( IExec (D91 , R5 , C166) ) . ( intpos C158 ) ) < ( ( IExec (D91 , R5 , C166) ) . ( intpos C169 ) ) by L815 , L749 , L802 , L806 , L807;
end;
thus L817: (D153 = ( 0 ) or ( ( IExec (D91 , R5 , C166) ) . ( intpos C158 ) ) >= ( ( IExec (D91 , R5 , C166) ) . ( intpos ( C157 + D153 ) ) ));
end;
suppose L818: ( C166 . ( intpos C158 ) ) >= ( C166 . ( intpos D148 ) );

take D154 = 1;
thus L819: ( ( IExec (D91 , R5 , C166) ) . D125 ) = D154 by L757 , L763 , L790 , L818;
thus L820: ( ( IExec (D91 , R5 , C166) ) . D122 ) = ( C157 + D154 ) by L757 , L758 , L763 , L790 , L818;
thus L821: D154 <= ( C166 . D123 ) by L757;
thus L822: (for B249 being (Element of ( NAT )) holds ((( C157 + D154 ) < B249 & B249 <= ( C166 . D122 )) implies ( ( IExec (D91 , R5 , C166) ) . ( intpos C158 ) ) < ( ( IExec (D91 , R5 , C166) ) . ( intpos B249 ) ))) by L757 , L758;
thus L823: (D154 = ( 0 ) or ( ( IExec (D91 , R5 , C166) ) . ( intpos C158 ) ) >= ( ( IExec (D91 , R5 , C166) ) . ( intpos ( C157 + D154 ) ) )) by L749 , L802 , L806 , L818;
end;
end;
L825: (for B250 being (Element of ( NAT )) holds S5[ B250 ]) from NAT_1:sch 1(L755 , L752);
thus L826: thesis by L825 , L744 , L746 , L748 , L751;
end;
L827: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B251 being ( 0 ) -started (State of ( SCMPDS )) holds (for B252 , B253 being (Element of ( NAT )) holds ((( B251 . ( GBP ) ) = ( 0 ) & ( B251 . D122 ) = ( B252 + ( B251 . D123 ) ) & B252 >= 8 & ( B251 . D120 ) = B253 & B253 >= 8) implies (D91 is_closed_on B251 , R4 & D91 is_halting_on B251 , R4)))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D155 = ( GBP );
let C170 being ( 0 ) -started (State of ( SCMPDS ));
let C171 , C172 being (Element of ( NAT ));
assume that
L828: ( C170 . ( GBP ) ) = ( 0 )
and
L829: ( C170 . D122 ) = ( C171 + ( C170 . D123 ) )
and
L830: C171 >= 8
and
L831: ( C170 . D120 ) = C172
and
L832: C172 >= 8;
set D156 = ( DataLoc (( C170 . D155 ) , 5) );
L833: D156 = ( intpos ( ( 0 ) + 5 ) ) by L828 , SCMP_GCD:1;
L834:
now
let C173 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L835: ( C173 . D122 ) >= ( C171 + ( C173 . D156 ) )
and
L836: ( C173 . D120 ) = ( C170 . D120 )
and
L837: ( C173 . D155 ) = ( C170 . D155 )
and
L838: ( C173 . D156 ) > ( 0 );
L839: ( C171 + ( C173 . D156 ) ) > ( C171 + ( 0 ) ) by L838 , XREAL_1:6;
reconsider D157 = ( C173 . D122 ) as (Element of ( NAT )) by L839 , L835 , INT_1:3;
L840: ( C173 . D122 ) >= C171 by L835 , L839 , XXREAL_0:2;
L841: D157 >= 8 by L840 , L830 , XXREAL_0:2;
L842: (( C173 . ( intpos C172 ) ) < ( C173 . ( intpos D157 ) ) implies (( ( IExec (D90 , R6 , C173) ) . D123 ) = ( ( C173 . D123 ) - 1 ) & ( ( IExec (D90 , R6 , C173) ) . D122 ) = ( ( C173 . D122 ) - 1 ) & ( ( IExec (D90 , R6 , C173) ) . D125 ) = ( ( C173 . D123 ) - 1 ))) by L841 , L828 , L831 , L832 , L836 , L837 , L628;
thus L843: ( ( IExec (D90 , R6 , C173) ) . D155 ) = ( C173 . D155 ) by L828 , L831 , L832 , L836 , L837 , L841 , L628;
thus L844: (D90 is_closed_on C173 , R6 & D90 is_halting_on C173 , R6) by SCMPDS_6:20 , SCMPDS_6:21;
L845: (( C173 . ( intpos C172 ) ) >= ( C173 . ( intpos D157 ) ) implies (( ( IExec (D90 , R6 , C173) ) . D123 ) = ( 0 ) & ( ( IExec (D90 , R6 , C173) ) . D122 ) = ( C173 . D122 ) & ( ( IExec (D90 , R6 , C173) ) . D125 ) = ( C173 . D123 ))) by L828 , L831 , L832 , L836 , L837 , L841 , L628;
thus L846:now
per cases ;
suppose L847: ( C173 . ( intpos C172 ) ) < ( C173 . ( intpos D157 ) );

thus L848: ( ( IExec (D90 , R6 , C173) ) . D156 ) < ( C173 . D156 ) by L847 , L833 , L842 , XREAL_1:146;
L849: ( ( C171 + ( C173 . D156 ) ) - 1 ) = ( C171 + ( ( IExec (D90 , R6 , C173) ) . D156 ) ) by L833 , L842 , L847;
thus L850: ( ( IExec (D90 , R6 , C173) ) . D122 ) >= ( C171 + ( ( IExec (D90 , R6 , C173) ) . D156 ) ) by L849 , L835 , L842 , L847 , XREAL_1:9;
end;
suppose L851: ( C173 . ( intpos C172 ) ) >= ( C173 . ( intpos D157 ) );

thus L852: ( ( IExec (D90 , R6 , C173) ) . D156 ) < ( C173 . D156 ) by L851 , L828 , L831 , L832 , L833 , L836 , L837 , L838 , L841 , L628;
L853: ( C171 + ( ( IExec (D90 , R6 , C173) ) . D156 ) ) < ( C171 + ( C173 . D156 ) ) by L833 , L838 , L845 , L851 , XREAL_1:6;
thus L854: ( ( IExec (D90 , R6 , C173) ) . D122 ) >= ( C171 + ( ( IExec (D90 , R6 , C173) ) . D156 ) ) by L853 , L835 , L845 , L851 , XXREAL_0:2;
end;
end;
thus L856: ( ( IExec (D90 , R6 , C173) ) . D120 ) = ( C173 . D120 ) by L828 , L831 , L832 , L836 , L837 , L841 , L628;
end;
thus L857: thesis by L834 , L829 , L833 , L80;
end;
L858: ( card D91 ) = 11
proof
thus L859: ( card D91 ) = ( 9 + 2 ) by L626 , SCMPDS_8:17
.= 11;
end;
L860: ( card D100 ) = 9
proof
thus L861: ( card D100 ) = ( ( card ( ( ( D92 ';' D93 ) ';' D94 ) ';' D95 ) ) + ( card D99 ) ) by AFINSQ_1:17
.= ( 4 + ( card D99 ) ) by L78
.= ( 4 + ( ( ( card ( D96 ';' D97 ) ) + ( card D98 ) ) + 2 ) ) by SCMPDS_6:65
.= ( 4 + ( ( 2 + ( card D98 ) ) + 2 ) ) by SCMP_GCD:5
.= ( 4 + ( ( 2 + 1 ) + 2 ) ) by COMPOS_1:54
.= 9;
end;
L862: ( card D101 ) = 11
proof
thus L863: ( card D101 ) = ( 9 + 2 ) by L860 , SCMPDS_8:17
.= 11;
end;
L864: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B254 being ( 0 ) -started (State of ( SCMPDS )) holds (for B255 , B256 being (Element of ( NAT )) holds ((( B254 . D120 ) = B255 & ( B254 . D121 ) = B256 & B255 >= 8 & B256 >= 8 & ( B254 . ( GBP ) ) = ( 0 )) implies (( ( IExec (D100 , R4 , B254) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D100 , R4 , B254) ) . D119 ) = ( B254 . D119 ) & ( ( IExec (D100 , R4 , B254) ) . D120 ) = ( B254 . D120 ) & ( ( IExec (D100 , R4 , B254) ) . D122 ) = ( B254 . D122 ) & (for B257 being (Element of ( NAT )) holds (B257 >= 8 implies ( ( IExec (D100 , R4 , B254) ) . ( intpos B257 ) ) = ( B254 . ( intpos B257 ) ))) & (( B254 . ( intpos B255 ) ) > ( B254 . ( intpos B256 ) ) implies (( ( IExec (D100 , R4 , B254) ) . D125 ) = ( ( B254 . D125 ) - 1 ) & ( ( IExec (D100 , R4 , B254) ) . D121 ) = ( ( B254 . D121 ) + 1 ) & ( ( IExec (D100 , R4 , B254) ) . D123 ) = ( ( B254 . D125 ) - 1 ))) & (( B254 . ( intpos B255 ) ) <= ( B254 . ( intpos B256 ) ) implies (( ( IExec (D100 , R4 , B254) ) . D125 ) = ( 0 ) & ( ( IExec (D100 , R4 , B254) ) . D121 ) = ( B254 . D121 ) & ( ( IExec (D100 , R4 , B254) ) . D123 ) = ( B254 . D125 ))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D158 = ( GBP );
let C174 being ( 0 ) -started (State of ( SCMPDS ));
let C175 , C176 being (Element of ( NAT ));
assume that
L865: ( C174 . D120 ) = C175
and
L866: ( C174 . D121 ) = C176
and
L867: C175 >= 8
and
L868: C176 >= 8
and
L869: ( C174 . D158 ) = ( 0 );
set D159 = C174;
set D160 = ( IExec (( ( ( D92 ';' D93 ) ';' D94 ) ';' D95 ) , R4 , C174) );
set D161 = R4;
set D162 = ( IExec (( ( D92 ';' D93 ) ';' D94 ) , R4 , C174) );
set D163 = ( IExec (( D92 ';' D93 ) , R4 , C174) );
set D164 = ( Exec (D92 , D159) );
L870: ( D159 . D158 ) = ( 0 ) by L869;
L871: ( DataLoc (( D159 . D158 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L869 , SCMP_GCD:1;
L872: ( D164 . D158 ) = ( 0 ) by L871 , L869 , AMI_3:10 , SCMPDS_2:47;
L873: ( DataLoc (( D164 . D158 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L872 , SCMP_GCD:1;
L874: ( D164 . D120 ) = C175 by L871 , L865 , AMI_3:10 , SCMPDS_2:47;
L875: ( D163 . D120 ) = ( ( Exec (D93 , D164) ) . D120 ) by SCMPDS_5:42
.= C175 by L874 , L873 , AMI_3:10 , SCMPDS_2:48;
L876: ( DataLoc (( D163 . D120 ) , ( 0 )) ) = ( intpos ( C175 + ( 0 ) ) ) by L875 , SCMP_GCD:1;
L877: ( D163 . D158 ) = ( ( Exec (D93 , D164) ) . D158 ) by SCMPDS_5:42
.= ( 0 ) by L872 , L873 , AMI_3:10 , SCMPDS_2:48;
L878: ( DataLoc (( D163 . D158 ) , 6) ) = ( intpos ( ( 0 ) + 6 ) ) by L877 , SCMP_GCD:1;
L879: ( D164 . D121 ) = C176 by L871 , L866 , AMI_3:10 , SCMPDS_2:47;
L880: ( D163 . D121 ) = ( ( Exec (D93 , D164) ) . D121 ) by SCMPDS_5:42
.= C176 by L879 , L873 , AMI_3:10 , SCMPDS_2:48;
L881: ( D164 . D125 ) = ( C174 . D125 ) by L871 , AMI_3:10 , SCMPDS_2:47;
set D165 = ( Initialize D160 );
set D166 = ( (( GBP ) , 7) := ( 0 ) );
set D167 = ( Exec (D96 , D165) );
L882: ( D162 . D121 ) = ( ( Exec (D94 , D163) ) . D121 ) by SCMPDS_5:41
.= C176 by L880 , L878 , AMI_3:10 , SCMPDS_2:47;
L883: ( D162 . D158 ) = ( ( Exec (D94 , D163) ) . D158 ) by SCMPDS_5:41
.= ( 0 ) by L877 , L878 , AMI_3:10 , SCMPDS_2:47;
L884: ( DataLoc (( D162 . D158 ) , 6) ) = ( intpos ( ( 0 ) + 6 ) ) by L883 , SCMP_GCD:1;
L885: ( D164 . D122 ) = ( C174 . D122 ) by L871 , AMI_3:10 , SCMPDS_2:47;
L886: ( D163 . D122 ) = ( ( Exec (D93 , D164) ) . D122 ) by SCMPDS_5:42
.= ( C174 . D122 ) by L885 , L873 , AMI_3:10 , SCMPDS_2:48;
L887: ( D164 . D119 ) = ( C174 . D119 ) by L871 , AMI_3:10 , SCMPDS_2:47;
L888: ( D163 . D119 ) = ( ( Exec (D93 , D164) ) . D119 ) by SCMPDS_5:42
.= ( C174 . D119 ) by L887 , L873 , AMI_3:10 , SCMPDS_2:48;
L889: ( D162 . D119 ) = ( ( Exec (D94 , D163) ) . D119 ) by SCMPDS_5:41
.= ( C174 . D119 ) by L888 , L878 , AMI_3:10 , SCMPDS_2:47;
L890: ( D160 . D119 ) = ( ( Exec (D95 , D162) ) . D119 ) by SCMPDS_5:41
.= ( C174 . D119 ) by L889 , L884 , AMI_3:10 , SCMPDS_2:50;
L891: ( D165 . D119 ) = ( C174 . D119 ) by L890 , SCMPDS_5:15;
L892: ( D162 . D122 ) = ( ( Exec (D94 , D163) ) . D122 ) by SCMPDS_5:41
.= ( C174 . D122 ) by L886 , L878 , AMI_3:10 , SCMPDS_2:47;
L893: ( D160 . D122 ) = ( ( Exec (D95 , D162) ) . D122 ) by SCMPDS_5:41
.= ( C174 . D122 ) by L892 , L884 , AMI_3:10 , SCMPDS_2:50;
L894: ( D165 . D122 ) = ( C174 . D122 ) by L893 , SCMPDS_5:15;
L895: ( D160 . D158 ) = ( ( Exec (D95 , D162) ) . D158 ) by SCMPDS_5:41
.= ( 0 ) by L883 , L884 , AMI_3:10 , SCMPDS_2:50;
L896: ( D165 . D158 ) = ( 0 ) by L895 , SCMPDS_5:15;
L897: ( DataLoc (( D165 . D158 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L896 , SCMP_GCD:1;
L898: ( DataLoc (( D159 . D158 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L870 , SCMP_GCD:1;
L899: ( D164 . D123 ) = ( C174 . D125 ) by L898 , L871 , SCMPDS_2:47;
L900: ( D163 . D123 ) = ( ( Exec (D93 , D164) ) . D123 ) by SCMPDS_5:42
.= ( C174 . D125 ) by L899 , L873 , AMI_3:10 , SCMPDS_2:48;
L901: ( D162 . D123 ) = ( ( Exec (D94 , D163) ) . D123 ) by SCMPDS_5:41
.= ( C174 . D125 ) by L900 , L878 , AMI_3:10 , SCMPDS_2:47;
L902: ( D160 . D123 ) = ( ( Exec (D95 , D162) ) . D123 ) by SCMPDS_5:41
.= ( C174 . D125 ) by L901 , L884 , AMI_3:10 , SCMPDS_2:50;
L903: ( D165 . D123 ) = ( C174 . D125 ) by L902 , SCMPDS_5:15;
L904: ( D162 . D120 ) = ( ( Exec (D94 , D163) ) . D120 ) by SCMPDS_5:41
.= C175 by L875 , L878 , AMI_3:10 , SCMPDS_2:47;
L905: ( D160 . D120 ) = ( ( Exec (D95 , D162) ) . D120 ) by SCMPDS_5:41
.= C175 by L904 , L884 , AMI_3:10 , SCMPDS_2:50;
L906: ( D165 . D120 ) = ( C174 . D120 ) by L905 , L865 , SCMPDS_5:15;
L907: D122 <> ( DataLoc (( D165 . D158 ) , 3) ) by L896 , AMI_3:10 , SCMP_GCD:1;
L908: ( D167 . D122 ) = ( C174 . D122 ) by L907 , L894 , SCMPDS_2:48;
L909: D120 <> ( DataLoc (( D165 . D158 ) , 3) ) by L896 , AMI_3:10 , SCMP_GCD:1;
L910: ( D167 . D120 ) = ( C174 . D120 ) by L909 , L906 , SCMPDS_2:48;
L911: D158 <> ( DataLoc (( D165 . D158 ) , 3) ) by L896 , AMI_3:10 , SCMP_GCD:1;
L912: ( D167 . D158 ) = ( 0 ) by L911 , L896 , SCMPDS_2:48;
L913: ( DataLoc (( D167 . D158 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L912 , SCMP_GCD:1;
L914:
now
let C177 being (Element of ( NAT ));
assume L915: C177 >= 8;
L916: C177 > 5 by L915 , XXREAL_0:2;
thus L917: ( D164 . ( intpos C177 ) ) = ( D159 . ( intpos C177 ) ) by L916 , L871 , AMI_3:10 , SCMPDS_2:47
.= ( C174 . ( intpos C177 ) );
end;
L918:
now
let C178 being (Element of ( NAT ));
assume L919: C178 >= 8;
L920: C178 > 7 by L919 , XXREAL_0:2;
thus L921: ( D163 . ( intpos C178 ) ) = ( ( Exec (D93 , D164) ) . ( intpos C178 ) ) by SCMPDS_5:42
.= ( D164 . ( intpos C178 ) ) by L873 , L920 , AMI_3:10 , SCMPDS_2:48
.= ( C174 . ( intpos C178 ) ) by L914 , L919;
end;
L922:
now
let C179 being (Element of ( NAT ));
assume L923: C179 >= 8;
L924: C179 > 6 by L923 , XXREAL_0:2;
thus L925: ( D162 . ( intpos C179 ) ) = ( ( Exec (D94 , D163) ) . ( intpos C179 ) ) by SCMPDS_5:41
.= ( D163 . ( intpos C179 ) ) by L878 , L924 , AMI_3:10 , SCMPDS_2:47
.= ( C174 . ( intpos C179 ) ) by L918 , L923;
end;
L926:
now
let C180 being (Element of ( NAT ));
assume L927: C180 >= 8;
L928: C180 > 6 by L927 , XXREAL_0:2;
thus L929: ( D160 . ( intpos C180 ) ) = ( ( Exec (D95 , D162) ) . ( intpos C180 ) ) by SCMPDS_5:41
.= ( D162 . ( intpos C180 ) ) by L884 , L928 , AMI_3:10 , SCMPDS_2:50
.= ( C174 . ( intpos C180 ) ) by L922 , L927;
end;
L930: ( D162 . D124 ) = ( ( Exec (D94 , D163) ) . D124 ) by SCMPDS_5:41
.= ( D163 . ( intpos C175 ) ) by L878 , L876 , SCMPDS_2:47
.= ( C174 . ( intpos C175 ) ) by L867 , L918;
L931: ( D160 . D124 ) = ( ( Exec (D95 , D162) ) . D124 ) by SCMPDS_5:41
.= ( ( D162 . D124 ) - ( D162 . ( DataLoc (( D162 . D121 ) , ( 0 )) ) ) ) by L884 , SCMPDS_2:50
.= ( ( D162 . D124 ) - ( D162 . ( intpos ( C176 + ( 0 ) ) ) ) ) by L882 , SCMP_GCD:1
.= ( ( C174 . ( intpos C175 ) ) - ( C174 . ( intpos C176 ) ) ) by L868 , L930 , L922;
L932: ( D160 . ( DataLoc (( D160 . D158 ) , 6) ) ) = ( ( C174 . ( intpos C175 ) ) - ( C174 . ( intpos C176 ) ) ) by L931 , L895 , SCMP_GCD:1;
L933: D119 <> ( DataLoc (( D165 . D158 ) , 3) ) by L896 , AMI_3:10 , SCMP_GCD:1;
L934: ( D167 . D119 ) = ( C174 . D119 ) by L933 , L891 , SCMPDS_2:48;
L935:
now
per cases ;
suppose L936: ( D165 . ( DataLoc (( D165 . D158 ) , 6) ) ) <= ( 0 );

thus L937: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D158 ) = ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D158 ) by L936 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D158 ) by SCMPDS_5:40
.= ( 0 ) by L896 , L897 , AMI_3:10 , SCMPDS_2:46;
thus L938: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D119 ) = ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D119 ) by L936 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D119 ) by SCMPDS_5:40
.= ( C174 . D119 ) by L891 , L897 , AMI_3:10 , SCMPDS_2:46;
thus L939: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D120 ) = ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D120 ) by L936 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D120 ) by SCMPDS_5:40
.= ( C174 . D120 ) by L906 , L897 , AMI_3:10 , SCMPDS_2:46;
thus L940: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D122 ) = ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D122 ) by L936 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D122 ) by SCMPDS_5:40
.= ( C174 . D122 ) by L894 , L897 , AMI_3:10 , SCMPDS_2:46;
let C181 being (Element of ( NAT ));
assume L941: C181 >= 8;
L942: C181 > 7 by L941 , XXREAL_0:2;
thus L943: ( ( IExec (D100 , R4 , C174) ) . ( intpos C181 ) ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . ( intpos C181 ) ) by SCMPDS_5:35
.= ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . ( intpos C181 ) ) by L936 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . ( intpos C181 ) ) by SCMPDS_5:40
.= ( D165 . ( intpos C181 ) ) by L897 , L942 , AMI_3:10 , SCMPDS_2:46
.= ( D160 . ( intpos C181 ) ) by SCMPDS_5:15
.= ( C174 . ( intpos C181 ) ) by L926 , L941;
end;
suppose L944: ( D165 . ( DataLoc (( D165 . D158 ) , 6) ) ) > ( 0 );

thus L945: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D158 ) = ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D158 ) by L944 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D158 ) by SCMPDS_5:42
.= ( 0 ) by L912 , L913 , AMI_3:10 , SCMPDS_2:48;
thus L946: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D119 ) = ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D119 ) by L944 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D119 ) by SCMPDS_5:42
.= ( C174 . D119 ) by L934 , L913 , AMI_3:10 , SCMPDS_2:48;
thus L947: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D120 ) = ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D120 ) by L944 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D120 ) by SCMPDS_5:42
.= ( C174 . D120 ) by L910 , L913 , AMI_3:10 , SCMPDS_2:48;
thus L948: ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D122 ) = ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D122 ) by L944 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D122 ) by SCMPDS_5:42
.= ( C174 . D122 ) by L908 , L913 , AMI_3:10 , SCMPDS_2:48;
let C182 being (Element of ( NAT ));
assume L949: C182 >= 8;
L950: C182 > 5 by L949 , XXREAL_0:2;
L951: C182 > 3 by L949 , XXREAL_0:2;
L952: ( intpos C182 ) <> ( DataLoc (( D165 . D158 ) , 3) ) by L951 , L896 , AMI_3:10 , SCMP_GCD:1;
thus L953: ( ( IExec (D100 , R4 , C174) ) . ( intpos C182 ) ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . ( intpos C182 ) ) by SCMPDS_5:35
.= ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . ( intpos C182 ) ) by L944 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . ( intpos C182 ) ) by SCMPDS_5:42
.= ( D167 . ( intpos C182 ) ) by L913 , L950 , AMI_3:10 , SCMPDS_2:48
.= ( D165 . ( intpos C182 ) ) by L952 , SCMPDS_2:48
.= ( D160 . ( intpos C182 ) ) by SCMPDS_5:15
.= ( C174 . ( intpos C182 ) ) by L926 , L949;
end;
end;
thus L955: (( ( IExec (D100 , R4 , C174) ) . D158 ) = ( 0 ) & ( ( IExec (D100 , R4 , C174) ) . D119 ) = ( C174 . D119 ) & ( ( IExec (D100 , R4 , C174) ) . D120 ) = ( C174 . D120 ) & ( ( IExec (D100 , R4 , C174) ) . D122 ) = ( C174 . D122 )) by L935 , SCMPDS_5:35;
thus L956: (for B258 being (Element of ( NAT )) holds (B258 >= 8 implies ( ( IExec (D100 , R4 , C174) ) . ( intpos B258 ) ) = ( C174 . ( intpos B258 ) ))) by L935;
L957: ( D163 . D125 ) = ( ( Exec (D93 , D164) ) . D125 ) by SCMPDS_5:42
.= ( ( D164 . D125 ) + ( - 1 ) ) by L873 , SCMPDS_2:48
.= ( ( C174 . D125 ) - 1 ) by L881;
L958: ( D162 . D125 ) = ( ( Exec (D94 , D163) ) . D125 ) by SCMPDS_5:41
.= ( ( C174 . D125 ) - 1 ) by L957 , L878 , AMI_3:10 , SCMPDS_2:47;
L959: ( D160 . D125 ) = ( ( Exec (D95 , D162) ) . D125 ) by SCMPDS_5:41
.= ( ( C174 . D125 ) - 1 ) by L958 , L884 , AMI_3:10 , SCMPDS_2:50;
L960: ( D165 . D125 ) = ( ( C174 . D125 ) - 1 ) by L959 , SCMPDS_5:15;
L961: ( D160 . D121 ) = ( ( Exec (D95 , D162) ) . D121 ) by SCMPDS_5:41
.= C176 by L882 , L884 , AMI_3:10 , SCMPDS_2:50;
L962: ( D165 . D121 ) = ( C174 . D121 ) by L961 , L866 , SCMPDS_5:15;
L963: ( DataLoc (( D165 . D158 ) , 3) ) = ( intpos ( ( 0 ) + 3 ) ) by L896 , SCMP_GCD:1;
L964: ( D165 . ( DataLoc (( D165 . D158 ) , 6) ) ) = ( D160 . ( DataLoc (( D165 . D158 ) , 6) ) ) by SCMPDS_5:15
.= ( D160 . ( DataLoc (( D160 . D158 ) , 6) ) ) by SCMPDS_5:15;
thus L965:now
L966: D125 <> ( DataLoc (( D165 . D158 ) , 3) ) by L896 , AMI_3:10 , SCMP_GCD:1;
assume L967: ( C174 . ( intpos C175 ) ) > ( C174 . ( intpos C176 ) );
L968: ( ( C174 . ( intpos C175 ) ) - ( C174 . ( intpos C176 ) ) ) > ( 0 ) by L967 , XREAL_1:50;
thus L969: ( ( IExec (D100 , R4 , C174) ) . D125 ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D125 ) by SCMPDS_5:35
.= ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D125 ) by L932 , L964 , L968 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D125 ) by SCMPDS_5:42
.= ( D167 . D125 ) by L913 , AMI_3:10 , SCMPDS_2:48
.= ( ( C174 . D125 ) - 1 ) by L960 , L966 , SCMPDS_2:48;
thus L970: ( ( IExec (D100 , R4 , C174) ) . D121 ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D121 ) by SCMPDS_5:35
.= ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D121 ) by L932 , L964 , L968 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D121 ) by SCMPDS_5:42
.= ( D167 . D121 ) by L913 , AMI_3:10 , SCMPDS_2:48
.= ( ( C174 . D121 ) + 1 ) by L963 , L962 , SCMPDS_2:48;
L971: D123 <> ( DataLoc (( D165 . D158 ) , 3) ) by L896 , AMI_3:10 , SCMP_GCD:1;
thus L972: ( ( IExec (D100 , R4 , C174) ) . D123 ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D123 ) by SCMPDS_5:35
.= ( ( IExec (( D96 ';' D97 ) , D161 , ( Initialize D160 )) ) . D123 ) by L932 , L964 , L968 , SCMPDS_6:73
.= ( ( Exec (D97 , D167) ) . D123 ) by SCMPDS_5:42
.= ( ( D167 . D123 ) + ( - 1 ) ) by L913 , SCMPDS_2:48
.= ( ( D167 . D123 ) - 1 )
.= ( ( C174 . D125 ) - 1 ) by L903 , L971 , SCMPDS_2:48;
end;
thus L973:now
assume L974: ( C174 . ( intpos C175 ) ) <= ( C174 . ( intpos C176 ) );
L975: ( 0 ) >= ( ( C174 . ( intpos C175 ) ) - ( C174 . ( intpos C176 ) ) ) by L974 , XREAL_1:47;
thus L976: ( ( IExec (D100 , R4 , C174) ) . D125 ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D125 ) by SCMPDS_5:35
.= ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D125 ) by L932 , L964 , L975 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D125 ) by SCMPDS_5:40
.= ( 0 ) by L897 , SCMPDS_2:46;
thus L977: ( ( IExec (D100 , R4 , C174) ) . D121 ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D121 ) by SCMPDS_5:35
.= ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D121 ) by L932 , L964 , L975 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D121 ) by SCMPDS_5:40
.= ( C174 . D121 ) by L897 , L962 , AMI_3:10 , SCMPDS_2:46;
thus L978: ( ( IExec (D100 , R4 , C174) ) . D123 ) = ( ( IExec (D99 , D161 , ( Initialize D160 )) ) . D123 ) by SCMPDS_5:35
.= ( ( IExec (D98 , D161 , ( Initialize D160 )) ) . D123 ) by L932 , L964 , L975 , SCMPDS_6:74
.= ( ( Exec (D166 , D165) ) . D123 ) by SCMPDS_5:40
.= ( C174 . D125 ) by L903 , L897 , AMI_3:10 , SCMPDS_2:46;
end;
end;
L974: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B259 being ( 0 ) -started (State of ( SCMPDS )) holds (for B260 , B261 being (Element of ( NAT )) holds ((( B259 . ( GBP ) ) = ( 0 ) & ( B259 . D125 ) > ( 0 ) & ( ( B259 . D121 ) + ( B259 . D125 ) ) = B260 & ( B259 . D121 ) >= 8 & ( B259 . D120 ) = B261 & B261 >= 8) implies (( ( IExec (D101 , R4 , B259) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D101 , R4 , B259) ) . D119 ) = ( B259 . D119 ) & ( ( IExec (D101 , R4 , B259) ) . D125 ) = ( 0 ) & ( ( IExec (D101 , R4 , B259) ) . D120 ) = ( B259 . D120 ) & ( ( IExec (D101 , R4 , B259) ) . D122 ) = ( B259 . D122 ) & (for B262 being (Element of ( NAT )) holds (B262 >= 8 implies ( ( IExec (D101 , R4 , B259) ) . ( intpos B262 ) ) = ( B259 . ( intpos B262 ) ))) & (ex B263 , B264 being (Element of ( NAT )) st (B263 = ( ( IExec (D101 , R4 , B259) ) . D123 ) & ( ( IExec (D101 , R4 , B259) ) . D121 ) = B264 & ( B264 + B263 ) = B260 & B263 <= ( B259 . D125 ) & (for B265 being (Element of ( NAT )) holds ((( B259 . D121 ) <= B265 & B265 < B264) implies ( ( IExec (D101 , R4 , B259) ) . ( intpos B261 ) ) > ( ( IExec (D101 , R4 , B259) ) . ( intpos B265 ) ))) & (B263 = ( 0 ) or ( ( IExec (D101 , R4 , B259) ) . ( intpos B261 ) ) <= ( ( IExec (D101 , R4 , B259) ) . ( intpos B264 ) )))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D168 = ( GBP );
let C183 being ( 0 ) -started (State of ( SCMPDS ));
let C184 , C185 being (Element of ( NAT ));
assume that
L975: ( C183 . D168 ) = ( 0 )
and
L976: ( C183 . D125 ) > ( 0 )
and
L977: ( ( C183 . D121 ) + ( C183 . D125 ) ) = C184
and
L978: ( C183 . D121 ) >= 8
and
L979: ( C183 . D120 ) = C185
and
L980: C185 >= 8;
L981: ( C183 . D125 ) >= ( 1 + ( 0 ) ) by L976 , INT_1:7;
reconsider D169 = ( ( C183 . D125 ) - 1 ) as (Element of ( NAT )) by L981 , INT_1:3 , XREAL_1:48;
L982: ( C183 . D125 ) = ( D169 + 1 );
defpred S6[ (Element of ( NAT )) ] means (for B266 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds ((( B266 . D168 ) = ( 0 ) & ( B266 . D125 ) = ( $1 + 1 ) & ( ( B266 . D121 ) + ( B266 . D125 ) ) = C184 & ( B266 . D121 ) >= 8 & ( B266 . D120 ) = C185) implies (( ( IExec (D101 , R5 , B266) ) . D168 ) = ( 0 ) & ( ( IExec (D101 , R5 , B266) ) . D119 ) = ( B266 . D119 ) & ( ( IExec (D101 , R5 , B266) ) . D125 ) = ( 0 ) & ( ( IExec (D101 , R5 , B266) ) . D120 ) = ( B266 . D120 ) & ( ( IExec (D101 , R5 , B266) ) . D122 ) = ( B266 . D122 ) & (for B267 being (Element of ( NAT )) holds (B267 >= 8 implies ( ( IExec (D101 , R5 , B266) ) . ( intpos B267 ) ) = ( B266 . ( intpos B267 ) ))) & (ex B268 , B269 being (Element of ( NAT )) st (B268 = ( ( IExec (D101 , R5 , B266) ) . D123 ) & ( ( IExec (D101 , R5 , B266) ) . D121 ) = B269 & ( B269 + B268 ) = C184 & B268 <= ( B266 . D125 ) & (for B270 being (Element of ( NAT )) holds ((( B266 . D121 ) <= B270 & B270 < B269) implies ( ( IExec (D101 , R5 , B266) ) . ( intpos C185 ) ) > ( ( IExec (D101 , R5 , B266) ) . ( intpos B270 ) ))) & (B268 = ( 0 ) or ( ( IExec (D101 , R5 , B266) ) . ( intpos C185 ) ) <= ( ( IExec (D101 , R5 , B266) ) . ( intpos B269 ) ))))))));
L983:
now
let C186 being (Element of ( NAT ));
assume L984: S6[ C186 ];
L985:
now
let C187 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
set D170 = ( DataLoc (( C187 . D168 ) , 7) );
assume that
L986: ( C187 . D168 ) = ( 0 )
and
L987: ( C187 . D125 ) = ( ( C186 + 1 ) + 1 )
and
L988: ( ( C187 . D121 ) + ( C187 . D125 ) ) = C184
and
L989: ( C187 . D121 ) >= 8
and
L990: ( C187 . D120 ) = C185;
reconsider D171 = ( C187 . D121 ) as (Element of ( NAT )) by L989 , INT_1:3;
set D172 = ( IExec (D100 , R5 , C187) );
set D173 = R5;
L991: (( C187 . ( intpos C185 ) ) > ( C187 . ( intpos D171 ) ) implies (( D172 . D125 ) = ( ( C187 . D125 ) - 1 ) & ( D172 . D121 ) = ( ( C187 . D121 ) + 1 ) & ( D172 . D123 ) = ( ( C187 . D125 ) - 1 ))) by L980 , L986 , L989 , L990 , L864;
L992: D170 = ( intpos ( ( 0 ) + 7 ) ) by L986 , SCMP_GCD:1;
L993:
now
let C188 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L994: ( C188 . D121 ) >= 8
and
L995: ( C188 . D120 ) = ( C187 . D120 )
and
L996: ( C188 . D168 ) = ( C187 . D168 )
and
L997: ( C188 . D170 ) > ( 0 );
reconsider D174 = ( C188 . D121 ) as (Element of ( NAT )) by L994 , INT_1:3;
L998: D174 = ( C188 . D121 );
thus L999: ( ( IExec (D100 , R6 , C188) ) . D168 ) = ( C188 . D168 ) by L998 , L980 , L986 , L990 , L994 , L995 , L996 , L864;
thus L1000: (D100 is_closed_on C188 , R6 & D100 is_halting_on C188 , R6) by SCMPDS_6:20 , SCMPDS_6:21;
L1001: (( C188 . ( intpos C185 ) ) > ( C188 . ( intpos D174 ) ) implies (( ( IExec (D100 , R6 , C188) ) . D125 ) = ( ( C188 . D125 ) - 1 ) & ( ( IExec (D100 , R6 , C188) ) . D121 ) = ( ( C188 . D121 ) + 1 ) & ( ( IExec (D100 , R6 , C188) ) . D123 ) = ( ( C188 . D125 ) - 1 ))) by L980 , L986 , L990 , L994 , L995 , L996 , L864;
thus L1002:now
per cases ;
suppose L1003: ( C188 . ( intpos C185 ) ) > ( C188 . ( intpos D174 ) );

thus L1004: ( ( IExec (D100 , R6 , C188) ) . D170 ) < ( C188 . D170 ) by L1003 , L992 , L1001 , XREAL_1:146;
L1005: ( ( C188 . D121 ) + 1 ) > ( C188 . D121 ) by XREAL_1:29;
L1006: ( ( IExec (D100 , R6 , C188) ) . D121 ) = ( ( C188 . D121 ) + 1 ) by L980 , L986 , L990 , L994 , L995 , L996 , L1003 , L864;
thus L1007: ( ( IExec (D100 , R6 , C188) ) . D121 ) >= 8 by L1006 , L994 , L1005 , XXREAL_0:2;
end;
suppose L1008: ( C188 . ( intpos C185 ) ) <= ( C188 . ( intpos D174 ) );

thus L1009: ( ( IExec (D100 , R6 , C188) ) . D170 ) < ( C188 . D170 ) by L1008 , L980 , L986 , L990 , L992 , L994 , L995 , L996 , L997 , L864;
thus L1010: ( ( IExec (D100 , R6 , C188) ) . D121 ) >= 8 by L980 , L986 , L990 , L994 , L995 , L996 , L1008 , L864;
end;
end;
thus L1012: ( ( IExec (D100 , R6 , C188) ) . D120 ) = ( C188 . D120 ) by L980 , L986 , L990 , L994 , L995 , L996 , L998 , L864;
end;
L1013: (( C187 . ( intpos C185 ) ) <= ( C187 . ( intpos D171 ) ) implies (( D172 . D125 ) = ( 0 ) & ( D172 . D121 ) = ( C187 . D121 ) & ( D172 . D123 ) = ( C187 . D125 ))) by L980 , L986 , L989 , L990 , L864;
L1014: D171 = ( C187 . D121 );
L1015: ( D172 . D168 ) = ( 0 ) by L1014 , L980 , L986 , L989 , L990 , L864;
L1016: ( DataLoc (( D172 . D168 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L1015 , SCMP_GCD:1;
L1017: ( D172 . D119 ) = ( C187 . D119 ) by L980 , L986 , L989 , L990 , L1014 , L864;
L1018: ( D172 . D122 ) = ( C187 . D122 ) by L980 , L986 , L989 , L990 , L1014 , L864;
L1019: ( D172 . D120 ) = ( C187 . D120 ) by L980 , L986 , L989 , L990 , L1014 , L864;
L1020: ( ( Initialize D172 ) . D119 ) = ( D172 . D119 ) by SCMPDS_5:15;
L1021: ( ( Initialize D172 ) . D122 ) = ( D172 . D122 ) by SCMPDS_5:15;
L1022: ( ( Initialize D172 ) . D120 ) = ( D172 . D120 ) by SCMPDS_5:15;
per cases ;
suppose L1023: ( C187 . ( intpos C185 ) ) > ( C187 . ( intpos D171 ) );

L1024: ( C187 . D121 ) < ( D172 . D121 ) by L1023 , L991 , XREAL_1:29;
L1025: ( D172 . D121 ) >= 8 by L1024 , L989 , XXREAL_0:2;
L1026: ( ( D172 . D121 ) + ( D172 . D125 ) ) = C184 by L988 , L991 , L1023;
L1027: ( ( Initialize D172 ) . D168 ) = ( D172 . D168 ) by SCMPDS_5:15;
L1028: ( ( Initialize D172 ) . D121 ) = ( D172 . D121 ) by SCMPDS_5:15;
L1029: ( ( Initialize D172 ) . D125 ) = ( D172 . D125 ) by SCMPDS_5:15;
consider C189 , C190 being (Element of ( NAT )) such that L1030: C189 = ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . D123 ) and L1031: ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . D121 ) = C190 and L1032: ( C190 + C189 ) = C184 and L1033: C189 <= ( D172 . D125 ) and L1034: (for B271 being (Element of ( NAT )) holds ((( D172 . D121 ) <= B271 & B271 < C190) implies ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . ( intpos C185 ) ) > ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . ( intpos B271 ) ))) and L1035: (C189 = ( 0 ) or ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . ( intpos C185 ) ) <= ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . ( intpos C190 ) )) by L984 , L987 , L988 , L990 , L1015 , L1019 , L1022 , L991 , L1013 , L1025 , L1026 , L1027 , L1028 , L1029;
L1036: ( IExec (D101 , R5 , C187) ) = ( IExec (D101 , D173 , ( Initialize D172 )) ) by L987 , L989 , L992 , L993 , L101;
thus L1037: ( ( IExec (D101 , R5 , C187) ) . D168 ) = ( 0 ) by L1036 , L984 , L987 , L988 , L990 , L1015 , L1019 , L1022 , L991 , L1013 , L1025 , L1026 , L1027 , L1028 , L1029;
thus L1038: ( ( IExec (D101 , R5 , C187) ) . D119 ) = ( C187 . D119 ) by L984 , L987 , L988 , L990 , L1015 , L1017 , L1020 , L1019 , L1022 , L991 , L1013 , L1025 , L1026 , L1036 , L1027 , L1028 , L1029;
thus L1039: ( ( IExec (D101 , R5 , C187) ) . D125 ) = ( 0 ) by L984 , L987 , L988 , L990 , L1015 , L1019 , L1022 , L991 , L1013 , L1025 , L1026 , L1036 , L1027 , L1028 , L1029;
thus L1040: ( ( IExec (D101 , R5 , C187) ) . D120 ) = ( C187 . D120 ) by L984 , L987 , L988 , L990 , L1015 , L1019 , L1022 , L991 , L1013 , L1025 , L1026 , L1036 , L1027 , L1028 , L1029;
thus L1041: ( ( IExec (D101 , R5 , C187) ) . D122 ) = ( C187 . D122 ) by L984 , L987 , L988 , L990 , L1015 , L1019 , L1022 , L1018 , L1021 , L991 , L1013 , L1025 , L1026 , L1036 , L1027 , L1028 , L1029;
L1042:
now
let C191 being (Element of ( NAT ));
assume L1043: C191 >= 8;
L1044: ( ( Initialize D172 ) . ( intpos C191 ) ) = ( D172 . ( intpos C191 ) ) by SCMPDS_5:15;
thus L1045: ( ( IExec (D101 , R5 , C187) ) . ( intpos C191 ) ) = ( D172 . ( intpos C191 ) ) by L1044 , L984 , L987 , L988 , L990 , L1015 , L1019 , L1022 , L991 , L1013 , L1025 , L1026 , L1036 , L1027 , L1028 , L1029 , L1043
.= ( C187 . ( intpos C191 ) ) by L980 , L986 , L989 , L990 , L1014 , L1043 , L864;
end;
thus L1046: (for B272 being (Element of ( NAT )) holds (B272 >= 8 implies ( ( IExec (D101 , R5 , C187) ) . ( intpos B272 ) ) = ( C187 . ( intpos B272 ) ))) by L1042;
take D175 = C189;
take D176 = C190;
thus L1047: D175 = ( ( IExec (D101 , R5 , C187) ) . D123 ) by L987 , L989 , L992 , L993 , L1030 , L101;
thus L1048: ( ( IExec (D101 , R5 , C187) ) . D121 ) = D176 by L987 , L989 , L992 , L993 , L1031 , L101;
thus L1049: ( D176 + D175 ) = C184 by L1032;
thus L1050: D175 <= ( C187 . D125 ) by L991 , L1023 , L1033 , XREAL_1:146 , XXREAL_0:2;
L1051: ( D172 . D121 ) = ( ( C187 . D121 ) + 1 ) by L980 , L986 , L989 , L990 , L1023 , L864;
thus L1052:now
let C192 being (Element of ( NAT ));
assume that
L1053: ( C187 . D121 ) <= C192
and
L1054: C192 < D176;
per cases ;
suppose L1055: C192 = ( C187 . D121 );

L1056: ( ( IExec (D101 , R5 , C187) ) . ( intpos D171 ) ) = ( C187 . ( intpos D171 ) ) by L989 , L1042;
thus L1057: ( ( IExec (D101 , R5 , C187) ) . ( intpos C185 ) ) > ( ( IExec (D101 , R5 , C187) ) . ( intpos C192 ) ) by L1056 , L980 , L1023 , L1042 , L1055;
end;
suppose L1058: C192 <> ( C187 . D121 );

L1059: ( C187 . D121 ) < C192 by L1058 , L1053 , XXREAL_0:1;
L1060: ( D172 . D121 ) <= C192 by L1059 , L1051 , INT_1:7;
thus L1061: ( ( IExec (D101 , R5 , C187) ) . ( intpos C185 ) ) > ( ( IExec (D101 , R5 , C187) ) . ( intpos C192 ) ) by L1060 , L1036 , L1034 , L1054;
end;
end;
thus L1063: (D175 = ( 0 ) or ( ( IExec (D101 , R5 , C187) ) . ( intpos C185 ) ) <= ( ( IExec (D101 , R5 , C187) ) . ( intpos D176 ) )) by L1036 , L1035;
end;
suppose L1064: ( C187 . ( intpos C185 ) ) <= ( C187 . ( intpos D171 ) );

L1065:
now
let R1 being Int_position;
L1066: ( ( Initialize D172 ) . ( GBP ) ) = ( D172 . ( GBP ) ) by SCMPDS_5:15;
L1067: ( ( Initialize D172 ) . ( DataLoc (( D172 . ( GBP ) ) , 7) ) ) = ( D172 . ( DataLoc (( D172 . ( GBP ) ) , 7) ) ) by SCMPDS_5:15;
thus L1068: ( ( IExec (D101 , R5 , C187) ) . R1 ) = ( ( IExec (D101 , D173 , ( Initialize D172 )) ) . R1 ) by L987 , L989 , L992 , L993 , L101
.= ( ( Initialize D172 ) . R1 ) by L1013 , L1016 , L1064 , L1066 , L1067 , SCMPDS_8:23
.= ( D172 . R1 ) by SCMPDS_5:15;
end;
thus L1069: ( ( IExec (D101 , R5 , C187) ) . D168 ) = ( 0 ) by L1065 , L1015;
thus L1070: ( ( IExec (D101 , R5 , C187) ) . D119 ) = ( C187 . D119 ) by L1017 , L1065;
thus L1071: ( ( IExec (D101 , R5 , C187) ) . D125 ) = ( 0 ) by L1013 , L1064 , L1065;
thus L1072: ( ( IExec (D101 , R5 , C187) ) . D120 ) = ( C187 . D120 ) by L1019 , L1065;
thus L1073: ( ( IExec (D101 , R5 , C187) ) . D122 ) = ( C187 . D122 ) by L1018 , L1065;
L1074:
now
let C193 being (Element of ( NAT ));
assume L1075: C193 >= 8;
thus L1076: ( ( IExec (D101 , R5 , C187) ) . ( intpos C193 ) ) = ( D172 . ( intpos C193 ) ) by L1065
.= ( C187 . ( intpos C193 ) ) by L980 , L986 , L989 , L990 , L1014 , L1075 , L864;
end;
thus L1077: (for B273 being (Element of ( NAT )) holds (B273 >= 8 implies ( ( IExec (D101 , R5 , C187) ) . ( intpos B273 ) ) = ( C187 . ( intpos B273 ) ))) by L1074;
take D177 = ( ( C186 + 1 ) + 1 );
take D178 = D171;
thus L1078: ( ( IExec (D101 , R5 , C187) ) . D123 ) = D177 by L987 , L1013 , L1064 , L1065;
thus L1079: ( ( IExec (D101 , R5 , C187) ) . D121 ) = D178 by L1013 , L1064 , L1065;
thus L1080: ( D178 + D177 ) = C184 by L987 , L988;
thus L1081: D177 <= ( C187 . D125 ) by L987;
thus L1082: (for B274 being (Element of ( NAT )) holds ((( C187 . D121 ) <= B274 & B274 < D178) implies ( ( IExec (D101 , R5 , C187) ) . ( intpos C185 ) ) > ( ( IExec (D101 , R5 , C187) ) . ( intpos B274 ) )));
L1083: ( ( IExec (D101 , R5 , C187) ) . ( intpos D171 ) ) = ( C187 . ( intpos D171 ) ) by L989 , L1074;
thus L1084: (D177 = ( 0 ) or ( ( IExec (D101 , R5 , C187) ) . ( intpos C185 ) ) <= ( ( IExec (D101 , R5 , C187) ) . ( intpos D178 ) )) by L1083 , L980 , L1064 , L1074;
end;
end;
thus L1086: S6[ ( C186 + 1 ) ] by L985;
end;
L1087:
now
let C194 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
set D179 = ( DataLoc (( C194 . D168 ) , 7) );
assume that
L1088: ( C194 . D168 ) = ( 0 )
and
L1089: ( C194 . D125 ) = ( ( 0 ) + 1 )
and
L1090: ( ( C194 . D121 ) + ( C194 . D125 ) ) = C184
and
L1091: ( C194 . D121 ) >= 8
and
L1092: ( C194 . D120 ) = C185;
reconsider D180 = ( C194 . D121 ) as (Element of ( NAT )) by L1091 , INT_1:3;
set D181 = ( IExec (D100 , R5 , C194) );
set D182 = R5;
L1093: (( C194 . ( intpos C185 ) ) > ( C194 . ( intpos D180 ) ) implies (( D181 . D125 ) = ( ( C194 . D125 ) - 1 ) & ( D181 . D121 ) = ( ( C194 . D121 ) + 1 ) & ( D181 . D123 ) = ( ( C194 . D125 ) - 1 ))) by L980 , L1088 , L1091 , L1092 , L864;
L1094: D179 = ( intpos ( ( 0 ) + 7 ) ) by L1088 , SCMP_GCD:1;
L1095:
now
let C195 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L1096: ( C195 . D121 ) >= 8
and
L1097: ( C195 . D120 ) = ( C194 . D120 )
and
L1098: ( C195 . D168 ) = ( C194 . D168 )
and
L1099: ( C195 . D179 ) > ( 0 );
reconsider D183 = ( C195 . D121 ) as (Element of ( NAT )) by L1096 , INT_1:3;
L1100: D183 = ( C195 . D121 );
L1101: ( C195 . ( intpos D183 ) ) = ( C195 . ( intpos D183 ) );
thus L1102: ( ( IExec (D100 , R6 , C195) ) . D168 ) = ( C195 . D168 ) by L980 , L1088 , L1092 , L1096 , L1097 , L1098 , L864 , L1101;
thus L1103: (D100 is_closed_on C195 , R6 & D100 is_halting_on C195 , R6) by SCMPDS_6:20 , SCMPDS_6:21;
L1104: (( C195 . ( intpos C185 ) ) > ( C195 . ( intpos D183 ) ) implies (( ( IExec (D100 , R6 , C195) ) . D125 ) = ( ( C195 . D125 ) - 1 ) & ( ( IExec (D100 , R6 , C195) ) . D121 ) = ( ( C195 . D121 ) + 1 ) & ( ( IExec (D100 , R6 , C195) ) . D123 ) = ( ( C195 . D125 ) - 1 ))) by L980 , L1088 , L1092 , L1096 , L1097 , L1098 , L864;
thus L1105:now
per cases ;
suppose L1106: ( C195 . ( intpos C185 ) ) > ( C195 . ( intpos D183 ) );

thus L1107: ( ( IExec (D100 , R6 , C195) ) . D179 ) < ( C195 . D179 ) by L1106 , L1094 , L1104 , XREAL_1:146;
L1108: ( ( C195 . D121 ) + 1 ) > ( C195 . D121 ) by XREAL_1:29;
L1109: ( ( IExec (D100 , R6 , C195) ) . D121 ) = ( ( C195 . D121 ) + 1 ) by L980 , L1088 , L1092 , L1096 , L1097 , L1098 , L1106 , L864;
thus L1110: ( ( IExec (D100 , R6 , C195) ) . D121 ) >= 8 by L1109 , L1096 , L1108 , XXREAL_0:2;
end;
suppose L1111: ( C195 . ( intpos C185 ) ) <= ( C195 . ( intpos D183 ) );

thus L1112: ( ( IExec (D100 , R6 , C195) ) . D179 ) < ( C195 . D179 ) by L1111 , L980 , L1088 , L1092 , L1094 , L1096 , L1097 , L1098 , L1099 , L864;
thus L1113: ( ( IExec (D100 , R6 , C195) ) . D121 ) >= 8 by L980 , L1088 , L1092 , L1096 , L1097 , L1098 , L1111 , L864;
end;
end;
thus L1115: ( ( IExec (D100 , R6 , C195) ) . D120 ) = ( C195 . D120 ) by L980 , L1088 , L1092 , L1096 , L1097 , L1098 , L1100 , L864;
end;
L1116: (( C194 . ( intpos C185 ) ) <= ( C194 . ( intpos D180 ) ) implies (( D181 . D125 ) = ( 0 ) & ( D181 . D121 ) = ( C194 . D121 ) & ( D181 . D123 ) = ( C194 . D125 ))) by L980 , L1088 , L1091 , L1092 , L864;
L1117: D180 = ( C194 . D121 );
L1118: ( D181 . D168 ) = ( 0 ) by L1117 , L980 , L1088 , L1091 , L1092 , L864;
L1119: ( D181 . ( DataLoc (( D181 . D168 ) , 7) ) ) = ( 0 ) by L1118 , L1089 , L1093 , L1116 , SCMP_GCD:1;
L1120:
now
let R1 being Int_position;
L1121: ( ( Initialize D181 ) . ( GBP ) ) = ( D181 . ( GBP ) ) by SCMPDS_5:15;
L1122: ( ( Initialize D181 ) . ( DataLoc (( D181 . ( GBP ) ) , 7) ) ) = ( D181 . ( DataLoc (( D181 . ( GBP ) ) , 7) ) ) by SCMPDS_5:15;
thus L1123: ( ( IExec (D101 , R5 , C194) ) . R1 ) = ( ( IExec (D101 , D182 , ( Initialize D181 )) ) . R1 ) by L1089 , L1091 , L1094 , L1095 , L101
.= ( ( Initialize D181 ) . R1 ) by L1119 , L1121 , L1122 , SCMPDS_8:23
.= ( D181 . R1 ) by SCMPDS_5:15;
end;
thus L1124: ( ( IExec (D101 , R5 , C194) ) . D168 ) = ( 0 ) by L1120 , L1118;
L1125: ( D181 . D119 ) = ( C194 . D119 ) by L980 , L1088 , L1091 , L1092 , L1117 , L864;
thus L1126: ( ( IExec (D101 , R5 , C194) ) . D119 ) = ( C194 . D119 ) by L1125 , L1120;
thus L1127: ( ( IExec (D101 , R5 , C194) ) . D125 ) = ( 0 ) by L1089 , L1093 , L1116 , L1120;
L1128: ( D181 . D120 ) = ( C194 . D120 ) by L980 , L1088 , L1091 , L1092 , L1117 , L864;
thus L1129: ( ( IExec (D101 , R5 , C194) ) . D120 ) = ( C194 . D120 ) by L1128 , L1120;
L1130: ( D181 . D122 ) = ( C194 . D122 ) by L980 , L1088 , L1091 , L1092 , L1117 , L864;
thus L1131: ( ( IExec (D101 , R5 , C194) ) . D122 ) = ( C194 . D122 ) by L1130 , L1120;
L1132:
now
let C196 being (Element of ( NAT ));
assume L1133: C196 >= 8;
thus L1134: ( ( IExec (D101 , R5 , C194) ) . ( intpos C196 ) ) = ( D181 . ( intpos C196 ) ) by L1120
.= ( C194 . ( intpos C196 ) ) by L980 , L1088 , L1091 , L1092 , L1117 , L1133 , L864;
end;
thus L1135: (for B275 being (Element of ( NAT )) holds (B275 >= 8 implies ( ( IExec (D101 , R5 , C194) ) . ( intpos B275 ) ) = ( C194 . ( intpos B275 ) ))) by L1132;
L1136: ( ( IExec (D101 , R5 , C194) ) . ( intpos D180 ) ) = ( C194 . ( intpos D180 ) ) by L1091 , L1132;
thus L1137:now
per cases ;
suppose L1138: ( C194 . ( intpos C185 ) ) > ( C194 . ( intpos D180 ) );

take D184 = ( 0 );
take D185 = C184;
thus L1139: ( ( IExec (D101 , R5 , C194) ) . D123 ) = D184 by L1089 , L1093 , L1120 , L1138;
thus L1140: ( ( IExec (D101 , R5 , C194) ) . D121 ) = D185 by L1089 , L1090 , L1093 , L1120 , L1138;
thus L1141: ( D185 + D184 ) = C184;
thus L1142: D184 <= ( C194 . D125 ) by L1089;
thus L1143:now
let C197 being (Element of ( NAT ));
assume that
L1144: ( C194 . D121 ) <= C197
and
L1145: C197 < D185;
L1146: C197 <= D180 by L1089 , L1090 , L1145 , NAT_1:13;
L1147: C197 = ( C194 . D121 ) by L1146 , L1144 , XXREAL_0:1;
thus L1148: ( ( IExec (D101 , R5 , C194) ) . ( intpos C185 ) ) > ( ( IExec (D101 , R5 , C194) ) . ( intpos C197 ) ) by L1147 , L980 , L1132 , L1136 , L1138;
end;
thus L1149: (D184 = ( 0 ) or ( ( IExec (D101 , R5 , C194) ) . ( intpos C185 ) ) <= ( ( IExec (D101 , R5 , C194) ) . ( intpos D185 ) ));
end;
suppose L1150: ( C194 . ( intpos C185 ) ) <= ( C194 . ( intpos D180 ) );

take D186 = 1;
take D187 = D180;
thus L1151: ( ( IExec (D101 , R5 , C194) ) . D123 ) = D186 by L1089 , L1116 , L1120 , L1150;
thus L1152: ( ( IExec (D101 , R5 , C194) ) . D121 ) = D187 by L1116 , L1120 , L1150;
thus L1153: ( D187 + D186 ) = C184 by L1089 , L1090;
thus L1154: D186 <= ( C194 . D125 ) by L1089;
thus L1155: (for B276 being (Element of ( NAT )) holds ((( C194 . D121 ) <= B276 & B276 < D187) implies ( ( IExec (D101 , R5 , C194) ) . ( intpos C185 ) ) > ( ( IExec (D101 , R5 , C194) ) . ( intpos B276 ) )));
thus L1156: (D186 = ( 0 ) or ( ( IExec (D101 , R5 , C194) ) . ( intpos C185 ) ) <= ( ( IExec (D101 , R5 , C194) ) . ( intpos D187 ) )) by L980 , L1132 , L1136 , L1150;
end;
end;
end;
L1138: S6[ ( 0 ) ] by L1087;
L1139: (for B277 being (Element of ( NAT )) holds S6[ B277 ]) from NAT_1:sch 1(L1138 , L983);
thus L1140: thesis by L1139 , L975 , L977 , L978 , L979 , L982;
end;
L1141: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B278 being ( 0 ) -started (State of ( SCMPDS )) holds (for B279 being (Element of ( NAT )) holds ((( B278 . ( GBP ) ) = ( 0 ) & ( B278 . D121 ) >= 8 & ( B278 . D120 ) = B279 & B279 >= 8) implies (D101 is_closed_on B278 , R4 & D101 is_halting_on B278 , R4)))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D188 = ( GBP );
let C198 being ( 0 ) -started (State of ( SCMPDS ));
let C199 being (Element of ( NAT ));
set D189 = ( DataLoc (( C198 . D188 ) , 7) );
assume that
L1142: ( C198 . D188 ) = ( 0 )
and
L1143: ( C198 . D121 ) >= 8
and
L1144: ( C198 . D120 ) = C199
and
L1145: C199 >= 8;
L1146: D189 = ( intpos ( ( 0 ) + 7 ) ) by L1142 , SCMP_GCD:1;
L1147:
now
let C200 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L1148: ( C200 . D121 ) >= 8
and
L1149: ( C200 . D120 ) = ( C198 . D120 )
and
L1150: ( C200 . D188 ) = ( C198 . D188 )
and
L1151: ( C200 . D189 ) > ( 0 );
reconsider D190 = ( C200 . D121 ) as (Element of ( NAT )) by L1148 , INT_1:3;
L1152: D190 = ( C200 . D121 );
thus L1153: ( ( IExec (D100 , R6 , C200) ) . D188 ) = ( C200 . D188 ) by L1152 , L1142 , L1144 , L1145 , L1148 , L1149 , L1150 , L864;
thus L1154: (D100 is_closed_on C200 , R6 & D100 is_halting_on C200 , R6) by SCMPDS_6:20 , SCMPDS_6:21;
L1155: (( C200 . ( intpos C199 ) ) > ( C200 . ( intpos D190 ) ) implies (( ( IExec (D100 , R6 , C200) ) . D125 ) = ( ( C200 . D125 ) - 1 ) & ( ( IExec (D100 , R6 , C200) ) . D121 ) = ( ( C200 . D121 ) + 1 ) & ( ( IExec (D100 , R6 , C200) ) . D123 ) = ( ( C200 . D125 ) - 1 ))) by L1142 , L1144 , L1145 , L1148 , L1149 , L1150 , L864;
thus L1156:now
per cases ;
suppose L1157: ( C200 . ( intpos C199 ) ) > ( C200 . ( intpos D190 ) );

thus L1158: ( ( IExec (D100 , R6 , C200) ) . D189 ) < ( C200 . D189 ) by L1157 , L1146 , L1155 , XREAL_1:146;
L1159: ( ( C200 . D121 ) + 1 ) > ( C200 . D121 ) by XREAL_1:29;
L1160: ( ( IExec (D100 , R6 , C200) ) . D121 ) = ( ( C200 . D121 ) + 1 ) by L1142 , L1144 , L1145 , L1148 , L1149 , L1150 , L1157 , L864;
thus L1161: ( ( IExec (D100 , R6 , C200) ) . D121 ) >= 8 by L1160 , L1148 , L1159 , XXREAL_0:2;
end;
suppose L1162: ( C200 . ( intpos C199 ) ) <= ( C200 . ( intpos D190 ) );

thus L1163: ( ( IExec (D100 , R6 , C200) ) . D189 ) < ( C200 . D189 ) by L1162 , L1142 , L1144 , L1145 , L1146 , L1148 , L1149 , L1150 , L1151 , L864;
thus L1164: ( ( IExec (D100 , R6 , C200) ) . D121 ) >= 8 by L1142 , L1144 , L1145 , L1148 , L1149 , L1150 , L1162 , L864;
end;
end;
thus L1166: ( ( IExec (D100 , R6 , C200) ) . D120 ) = ( C200 . D120 ) by L1142 , L1144 , L1145 , L1148 , L1149 , L1150 , L1152 , L864;
end;
thus L1167: thesis by L1147 , L1143 , L101;
end;
L1168: ( card D114 ) = 29
proof
thus L1169: ( card D114 ) = ( ( card ( D91 ';' D101 ) ) + ( card D113 ) ) by AFINSQ_1:17
.= ( ( 11 + 11 ) + ( card D113 ) ) by L858 , L862 , AFINSQ_1:17
.= ( 22 + ( ( card ( ( ( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) ';' D111 ) ';' D112 ) ) + 1 ) ) by SCMPDS_6:75
.= ( 22 + ( ( ( card ( ( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) ';' D111 ) ) + 1 ) + 1 ) ) by SCMP_GCD:4
.= ( 22 + ( ( ( ( card ( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) ) + 1 ) + 1 ) + 1 ) ) by SCMP_GCD:4
.= ( 22 + ( ( ( ( ( card ( ( D107 ';' D108 ) ';' D109 ) ) + 1 ) + 1 ) + 1 ) + 1 ) ) by SCMP_GCD:4
.= ( 22 + ( ( ( ( ( ( card ( D107 ';' D108 ) ) + 1 ) + 1 ) + 1 ) + 1 ) + 1 ) ) by SCMP_GCD:4
.= ( 22 + ( ( ( ( ( 2 + 1 ) + 1 ) + 1 ) + 1 ) + 1 ) ) by SCMP_GCD:5
.= 29;
end;
L1170: ( card D115 ) = 31
proof
thus L1171: ( card D115 ) = ( 29 + 2 ) by L1168 , SCMPDS_8:17
.= 31;
end;
begin
theorem
L1172: ( card ( Partition ) ) = 38
proof
thus L1173: ( card ( Partition ) ) = ( ( card ( ( ( D106 ';' D115 ) ';' D116 ) ';' D117 ) ) + 1 ) by SCMP_GCD:4
.= ( ( ( card ( ( D106 ';' D115 ) ';' D116 ) ) + 1 ) + 1 ) by SCMP_GCD:4
.= ( ( ( ( card ( D106 ';' D115 ) ) + 1 ) + 1 ) + 1 ) by SCMP_GCD:4
.= ( ( ( ( ( card D106 ) + ( card D115 ) ) + 1 ) + 1 ) + 1 ) by AFINSQ_1:17
.= ( ( ( ( 4 + 31 ) + 1 ) + 1 ) + 1 ) by L1170 , L78
.= 38;
end;
L1174: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B280 being ( 0 ) -started (State of ( SCMPDS )) holds (for B281 , B282 being (Element of ( NAT )) holds ((( B280 . ( GBP ) ) = ( 0 ) & ( B280 . D123 ) > ( 0 ) & ( B280 . D121 ) = B281 & ( B280 . D122 ) = B282 & B281 > 6 & B282 > 6) implies (( ( IExec (D113 , R4 , ( Initialize B280 )) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . D119 ) = ( B280 . D119 ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . D120 ) = ( B280 . D120 ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . ( intpos B281 ) ) = ( B280 . ( intpos B282 ) ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . ( intpos B282 ) ) = ( B280 . ( intpos B281 ) ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . D121 ) = ( ( B280 . D121 ) + 1 ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . D122 ) = ( ( B280 . D122 ) - 1 ) & ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . D123 ) = ( ( B280 . D123 ) - 2 ) & (for B283 being (Element of ( NAT )) holds ((B283 >= 8 & B283 <> B281 & B283 <> B282) implies ( ( IExec (D113 , R4 , ( Initialize B280 )) ) . ( intpos B283 ) ) = ( B280 . ( intpos B283 ) ))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D191 = ( GBP );
let C201 being ( 0 ) -started (State of ( SCMPDS ));
let C202 , C203 being (Element of ( NAT ));
assume that
L1175: ( C201 . D191 ) = ( 0 )
and
L1176: ( C201 . D123 ) > ( 0 )
and
L1177: ( C201 . D121 ) = C202
and
L1178: ( C201 . D122 ) = C203
and
L1179: C202 > 6
and
L1180: C203 > 6;
L1181: C203 > 3 by L1180 , XXREAL_0:2;
set D192 = ( intpos C202 );
set D193 = ( intpos C203 );
set D194 = ( Initialize C201 );
set D195 = ( IExec (( ( ( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) ';' D111 ) ';' D112 ) , R4 , ( Initialize C201 )) );
set D196 = ( IExec (( ( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) ';' D111 ) , R4 , ( Initialize C201 )) );
set D197 = ( IExec (( ( ( D107 ';' D108 ) ';' D109 ) ';' D110 ) , R4 , ( Initialize C201 )) );
set D198 = ( IExec (( ( D107 ';' D108 ) ';' D109 ) , R4 , ( Initialize C201 )) );
set D199 = ( IExec (( D107 ';' D108 ) , R4 , ( Initialize C201 )) );
set D200 = ( Exec (D107 , D194) );
L1182: ( D194 . D191 ) = ( 0 ) by L1175 , SCMPDS_5:15;
L1183: ( DataLoc (( D194 . D191 ) , 6) ) = ( intpos ( ( 0 ) + 6 ) ) by L1182 , SCMP_GCD:1;
L1184: ( D200 . D191 ) = ( 0 ) by L1183 , L1182 , AMI_3:10 , SCMPDS_2:47;
L1185: ( D194 . D122 ) = C203 by L1178 , SCMPDS_5:15;
L1186: ( D200 . D122 ) = C203 by L1185 , L1183 , AMI_3:10 , SCMPDS_2:47;
L1187: ( DataLoc (( D200 . D122 ) , ( 0 )) ) = ( intpos ( C203 + ( 0 ) ) ) by L1186 , SCMP_GCD:1;
L1188: ( D199 . D191 ) = ( ( Exec (D108 , D200) ) . D191 ) by SCMPDS_5:42
.= ( 0 ) by L1180 , L1184 , L1187 , AMI_3:10 , SCMPDS_2:47;
L1189: ( D200 . D124 ) = ( D194 . ( DataLoc (( D194 . D122 ) , ( 0 )) ) ) by L1183 , SCMPDS_2:47
.= ( D194 . ( intpos ( C203 + ( 0 ) ) ) ) by L1185 , SCMP_GCD:1
.= ( C201 . D193 ) by SCMPDS_5:15;
L1190: ( D199 . D124 ) = ( ( Exec (D108 , D200) ) . D124 ) by SCMPDS_5:42
.= ( C201 . D193 ) by L1180 , L1189 , L1187 , AMI_3:10 , SCMPDS_2:47;
L1191: ( D199 . ( DataLoc (( D199 . D191 ) , 6) ) ) = ( C201 . D193 ) by L1190 , L1188 , SCMP_GCD:1;
L1192: ( D194 . D121 ) = C202 by L1177 , SCMPDS_5:15;
L1193: ( D200 . D121 ) = C202 by L1192 , L1183 , AMI_3:10 , SCMPDS_2:47;
L1194: ( D199 . D121 ) = ( ( Exec (D108 , D200) ) . D121 ) by SCMPDS_5:42
.= C202 by L1181 , L1193 , L1187 , AMI_3:10 , SCMPDS_2:47;
L1195: ( DataLoc (( D199 . D121 ) , ( 0 )) ) = ( intpos ( C202 + ( 0 ) ) ) by L1194 , SCMP_GCD:1;
L1196: ( D194 . D192 ) = ( C201 . D192 ) by SCMPDS_5:15;
L1197: ( D199 . D193 ) = ( ( Exec (D108 , D200) ) . D193 ) by SCMPDS_5:42
.= ( D200 . ( DataLoc (( D200 . D121 ) , ( 0 )) ) ) by L1187 , SCMPDS_2:47
.= ( D200 . ( intpos ( C202 + ( 0 ) ) ) ) by L1193 , SCMP_GCD:1
.= ( C201 . D192 ) by L1179 , L1196 , L1183 , AMI_3:10 , SCMPDS_2:47;
L1198:
now
per cases ;
suppose L1199: D193 <> ( DataLoc (( D199 . D121 ) , ( 0 )) );

thus L1200: ( D198 . D193 ) = ( ( Exec (D109 , D199) ) . D193 ) by SCMPDS_5:41
.= ( C201 . D192 ) by L1197 , L1199 , SCMPDS_2:47;
end;
suppose L1201: D193 = ( DataLoc (( D199 . D121 ) , ( 0 )) );

thus L1202: ( D198 . D193 ) = ( ( Exec (D109 , D199) ) . D193 ) by SCMPDS_5:41
.= ( C201 . D192 ) by L1195 , L1191 , L1201 , SCMPDS_2:47;
end;
end;
L1204: ( D194 . D120 ) = ( C201 . D120 ) by SCMPDS_5:15;
L1205: ( D200 . D120 ) = ( C201 . D120 ) by L1204 , L1183 , AMI_3:10 , SCMPDS_2:47;
L1206: C203 > 2 by L1180 , XXREAL_0:2;
L1207: C202 > 5 by L1179 , XXREAL_0:2;
L1208: ( D198 . D191 ) = ( ( Exec (D109 , D199) ) . D191 ) by SCMPDS_5:41
.= ( 0 ) by L1179 , L1188 , L1195 , AMI_3:10 , SCMPDS_2:47;
L1209: ( DataLoc (( D198 . D191 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1208 , SCMP_GCD:1;
L1210: ( D197 . D191 ) = ( ( Exec (D110 , D198) ) . D191 ) by SCMPDS_5:41
.= ( 0 ) by L1208 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1211: D191 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1210 , AMI_3:10 , SCMP_GCD:1;
L1212: C202 > 3 by L1179 , XXREAL_0:2;
L1213: D192 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1212 , L1210 , AMI_3:10 , SCMP_GCD:1;
L1214: ( D198 . D121 ) = ( ( Exec (D109 , D199) ) . D121 ) by SCMPDS_5:41
.= C202 by L1212 , L1194 , L1195 , AMI_3:10 , SCMPDS_2:47;
L1215: ( D197 . D121 ) = ( ( Exec (D110 , D198) ) . D121 ) by SCMPDS_5:41
.= C202 by L1214 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1216: ( DataLoc (( D197 . D191 ) , 3) ) = ( intpos ( ( 0 ) + 3 ) ) by L1210 , SCMP_GCD:1;
L1217: ( D196 . D121 ) = ( ( Exec (D111 , D197) ) . D121 ) by SCMPDS_5:41
.= ( C202 + 1 ) by L1215 , L1216 , SCMPDS_2:48;
L1218: C202 > 2 by L1179 , XXREAL_0:2;
L1219: C203 > 5 by L1180 , XXREAL_0:2;
L1220: ( D199 . D120 ) = ( ( Exec (D108 , D200) ) . D120 ) by SCMPDS_5:42
.= ( C201 . D120 ) by L1205 , L1187 , L1206 , AMI_3:10 , SCMPDS_2:47;
L1221: ( D198 . D192 ) = ( ( Exec (D109 , D199) ) . D192 ) by SCMPDS_5:41
.= ( C201 . D193 ) by L1195 , L1191 , SCMPDS_2:47;
L1222: ( D197 . D192 ) = ( ( Exec (D110 , D198) ) . D192 ) by SCMPDS_5:41
.= ( C201 . D193 ) by L1207 , L1221 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1223: ( D196 . D192 ) = ( ( Exec (D111 , D197) ) . D192 ) by SCMPDS_5:41
.= ( C201 . D193 ) by L1222 , L1213 , SCMPDS_2:48;
L1224: ( D197 . D193 ) = ( ( Exec (D110 , D198) ) . D193 ) by SCMPDS_5:41
.= ( C201 . D192 ) by L1219 , L1198 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1225: D193 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1181 , L1210 , AMI_3:10 , SCMP_GCD:1;
L1226: ( D196 . D193 ) = ( ( Exec (D111 , D197) ) . D193 ) by SCMPDS_5:41
.= ( C201 . D192 ) by L1224 , L1225 , SCMPDS_2:48;
L1227: ( D198 . D120 ) = ( ( Exec (D109 , D199) ) . D120 ) by SCMPDS_5:41
.= ( C201 . D120 ) by L1220 , L1195 , L1218 , AMI_3:10 , SCMPDS_2:47;
L1228: ( D197 . D120 ) = ( ( Exec (D110 , D198) ) . D120 ) by SCMPDS_5:41
.= ( C201 . D120 ) by L1227 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1229: D120 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1210 , AMI_3:10 , SCMP_GCD:1;
L1230: ( D196 . D120 ) = ( ( Exec (D111 , D197) ) . D120 ) by SCMPDS_5:41
.= ( C201 . D120 ) by L1228 , L1229 , SCMPDS_2:48;
L1231: C203 > 1 by L1180 , XXREAL_0:2;
L1232: ( DataLoc (( C201 . D191 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1175 , SCMP_GCD:1;
L1233: ( D194 . D123 ) = ( C201 . D123 ) by SCMPDS_5:15;
L1234: ( D200 . D123 ) = ( C201 . D123 ) by L1233 , L1183 , AMI_3:10 , SCMPDS_2:47;
L1235: ( D199 . D123 ) = ( ( Exec (D108 , D200) ) . D123 ) by SCMPDS_5:42
.= ( C201 . D123 ) by L1219 , L1234 , L1187 , AMI_3:10 , SCMPDS_2:47;
L1236: ( D198 . D123 ) = ( ( Exec (D109 , D199) ) . D123 ) by SCMPDS_5:41
.= ( C201 . D123 ) by L1207 , L1235 , L1195 , AMI_3:10 , SCMPDS_2:47;
L1237: ( D197 . D123 ) = ( ( Exec (D110 , D198) ) . D123 ) by SCMPDS_5:41
.= ( ( D198 . D123 ) + ( - 2 ) ) by L1209 , SCMPDS_2:48
.= ( ( C201 . D123 ) - 2 ) by L1236;
L1238: D123 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1210 , AMI_3:10 , SCMP_GCD:1;
L1239: ( D196 . D123 ) = ( ( Exec (D111 , D197) ) . D123 ) by SCMPDS_5:41
.= ( ( C201 . D123 ) - 2 ) by L1237 , L1238 , SCMPDS_2:48;
L1240: ( D194 . D119 ) = ( C201 . D119 ) by SCMPDS_5:15;
L1241: ( D200 . D119 ) = ( C201 . D119 ) by L1240 , L1183 , AMI_3:10 , SCMPDS_2:47;
L1242: C202 > 1 by L1179 , XXREAL_0:2;
L1243: ( D196 . D191 ) = ( ( Exec (D111 , D197) ) . D191 ) by SCMPDS_5:41
.= ( 0 ) by L1210 , L1211 , SCMPDS_2:48;
L1244: D191 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1243 , AMI_3:10 , SCMP_GCD:1;
L1245: C203 > 4 by L1180 , XXREAL_0:2;
L1246: D193 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1245 , L1243 , AMI_3:10 , SCMP_GCD:1;
L1247: C202 > 4 by L1179 , XXREAL_0:2;
L1248: D192 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1247 , L1243 , AMI_3:10 , SCMP_GCD:1;
L1249: D122 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1210 , AMI_3:10 , SCMP_GCD:1;
L1250: ( D199 . D122 ) = ( ( Exec (D108 , D200) ) . D122 ) by SCMPDS_5:42
.= C203 by L1245 , L1186 , L1187 , AMI_3:10 , SCMPDS_2:47;
L1251: ( D198 . D122 ) = ( ( Exec (D109 , D199) ) . D122 ) by SCMPDS_5:41
.= C203 by L1247 , L1250 , L1195 , AMI_3:10 , SCMPDS_2:47;
L1252: ( D197 . D122 ) = ( ( Exec (D110 , D198) ) . D122 ) by SCMPDS_5:41
.= C203 by L1251 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1253: ( D196 . D122 ) = ( ( Exec (D111 , D197) ) . D122 ) by SCMPDS_5:41
.= C203 by L1252 , L1249 , SCMPDS_2:48;
L1254: D121 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1243 , AMI_3:10 , SCMP_GCD:1;
L1255: ( D199 . D119 ) = ( ( Exec (D108 , D200) ) . D119 ) by SCMPDS_5:42
.= ( C201 . D119 ) by L1241 , L1187 , L1231 , AMI_3:10 , SCMPDS_2:47;
L1256: ( D198 . D119 ) = ( ( Exec (D109 , D199) ) . D119 ) by SCMPDS_5:41
.= ( C201 . D119 ) by L1255 , L1195 , L1242 , AMI_3:10 , SCMPDS_2:47;
L1257: ( D197 . D119 ) = ( ( Exec (D110 , D198) ) . D119 ) by SCMPDS_5:41
.= ( C201 . D119 ) by L1256 , L1209 , AMI_3:10 , SCMPDS_2:48;
L1258: D119 <> ( DataLoc (( D197 . D191 ) , 3) ) by L1210 , AMI_3:10 , SCMP_GCD:1;
L1259: ( D196 . D119 ) = ( ( Exec (D111 , D197) ) . D119 ) by SCMPDS_5:41
.= ( C201 . D119 ) by L1257 , L1258 , SCMPDS_2:48;
L1260: D119 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1243 , AMI_3:10 , SCMP_GCD:1;
L1261: ( D195 . D191 ) = ( ( Exec (D112 , D196) ) . D191 ) by SCMPDS_5:41
.= ( 0 ) by L1243 , L1244 , SCMPDS_2:48;
thus L1262: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D191 ) = ( 0 ) by L1261 , L1176 , L1232 , SCMPDS_6:83;
L1263: ( D195 . D119 ) = ( ( Exec (D112 , D196) ) . D119 ) by SCMPDS_5:41
.= ( C201 . D119 ) by L1259 , L1260 , SCMPDS_2:48;
thus L1264: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D119 ) = ( C201 . D119 ) by L1263 , L1176 , L1232 , SCMPDS_6:83;
L1265: D120 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1243 , AMI_3:10 , SCMP_GCD:1;
L1266: ( D195 . D120 ) = ( ( Exec (D112 , D196) ) . D120 ) by SCMPDS_5:41
.= ( C201 . D120 ) by L1230 , L1265 , SCMPDS_2:48;
thus L1267: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D120 ) = ( C201 . D120 ) by L1266 , L1176 , L1232 , SCMPDS_6:83;
L1268: ( D195 . D192 ) = ( ( Exec (D112 , D196) ) . D192 ) by SCMPDS_5:41
.= ( C201 . D193 ) by L1223 , L1248 , SCMPDS_2:48;
thus L1269: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D192 ) = ( C201 . D193 ) by L1268 , L1176 , L1232 , SCMPDS_6:83;
L1270: ( D195 . D193 ) = ( ( Exec (D112 , D196) ) . D193 ) by SCMPDS_5:41
.= ( C201 . D192 ) by L1226 , L1246 , SCMPDS_2:48;
thus L1271: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D193 ) = ( C201 . D192 ) by L1270 , L1176 , L1232 , SCMPDS_6:83;
L1272: ( DataLoc (( D196 . D191 ) , 4) ) = ( intpos ( ( 0 ) + 4 ) ) by L1243 , SCMP_GCD:1;
L1273: ( D195 . D121 ) = ( ( Exec (D112 , D196) ) . D121 ) by SCMPDS_5:41
.= ( C202 + 1 ) by L1217 , L1254 , SCMPDS_2:48;
thus L1274: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D121 ) = ( ( C201 . D121 ) + 1 ) by L1273 , L1176 , L1177 , L1232 , SCMPDS_6:83;
L1275: ( D195 . D122 ) = ( ( Exec (D112 , D196) ) . D122 ) by SCMPDS_5:41
.= ( ( D196 . D122 ) + ( - 1 ) ) by L1272 , SCMPDS_2:48
.= ( ( C201 . D122 ) - 1 ) by L1178 , L1253;
thus L1276: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D122 ) = ( ( C201 . D122 ) - 1 ) by L1275 , L1176 , L1232 , SCMPDS_6:83;
L1277: D123 <> ( DataLoc (( D196 . D191 ) , 4) ) by L1243 , AMI_3:10 , SCMP_GCD:1;
L1278: ( D195 . D123 ) = ( ( Exec (D112 , D196) ) . D123 ) by SCMPDS_5:41
.= ( ( C201 . D123 ) - 2 ) by L1239 , L1277 , SCMPDS_2:48;
thus L1279: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . D123 ) = ( ( C201 . D123 ) - 2 ) by L1278 , L1176 , L1232 , SCMPDS_6:83;
L1280:
now
let C204 being (Element of ( NAT ));
assume that
L1281: C204 >= 8
and
L1282: C204 <> C202
and
L1283: C204 <> C203;
L1284: C204 > 6 by L1281 , XXREAL_0:2;
thus L1285: ( D200 . ( intpos C204 ) ) = ( D194 . ( intpos C204 ) ) by L1284 , L1183 , AMI_3:10 , SCMPDS_2:47
.= ( C201 . ( intpos C204 ) ) by SCMPDS_5:15;
end;
L1286:
now
let C205 being (Element of ( NAT ));
assume that
L1287: C205 >= 8
and
L1288: C205 <> C202
and
L1289: C205 <> C203;
thus L1290: ( D199 . ( intpos C205 ) ) = ( ( Exec (D108 , D200) ) . ( intpos C205 ) ) by SCMPDS_5:42
.= ( D200 . ( intpos C205 ) ) by L1187 , L1289 , AMI_3:10 , SCMPDS_2:47
.= ( C201 . ( intpos C205 ) ) by L1280 , L1287 , L1288 , L1289;
end;
L1291:
now
let C206 being (Element of ( NAT ));
assume that
L1292: C206 >= 8
and
L1293: C206 <> C202
and
L1294: C206 <> C203;
thus L1295: ( D198 . ( intpos C206 ) ) = ( ( Exec (D109 , D199) ) . ( intpos C206 ) ) by SCMPDS_5:41
.= ( D199 . ( intpos C206 ) ) by L1195 , L1293 , AMI_3:10 , SCMPDS_2:47
.= ( C201 . ( intpos C206 ) ) by L1286 , L1292 , L1293 , L1294;
end;
L1296:
now
let C207 being (Element of ( NAT ));
assume that
L1297: C207 >= 8
and
L1298: C207 <> C202
and
L1299: C207 <> C203;
L1300: C207 > 5 by L1297 , XXREAL_0:2;
thus L1301: ( D197 . ( intpos C207 ) ) = ( ( Exec (D110 , D198) ) . ( intpos C207 ) ) by SCMPDS_5:41
.= ( D198 . ( intpos C207 ) ) by L1209 , L1300 , AMI_3:10 , SCMPDS_2:48
.= ( C201 . ( intpos C207 ) ) by L1291 , L1297 , L1298 , L1299;
end;
L1302:
now
let C208 being (Element of ( NAT ));
assume that
L1303: C208 >= 8
and
L1304: C208 <> C202
and
L1305: C208 <> C203;
L1306: C208 > 3 by L1303 , XXREAL_0:2;
L1307: ( intpos C208 ) <> ( DataLoc (( D197 . D191 ) , 3) ) by L1306 , L1210 , AMI_3:10 , SCMP_GCD:1;
thus L1308: ( D196 . ( intpos C208 ) ) = ( ( Exec (D111 , D197) ) . ( intpos C208 ) ) by SCMPDS_5:41
.= ( D197 . ( intpos C208 ) ) by L1307 , SCMPDS_2:48
.= ( C201 . ( intpos C208 ) ) by L1296 , L1303 , L1304 , L1305;
end;
L1309:
now
let C209 being (Element of ( NAT ));
assume that
L1310: C209 >= 8
and
L1311: C209 <> C202
and
L1312: C209 <> C203;
L1313: C209 > 4 by L1310 , XXREAL_0:2;
L1314: ( intpos C209 ) <> ( DataLoc (( D196 . D191 ) , 4) ) by L1313 , L1243 , AMI_3:10 , SCMP_GCD:1;
thus L1315: ( D195 . ( intpos C209 ) ) = ( ( Exec (D112 , D196) ) . ( intpos C209 ) ) by SCMPDS_5:41
.= ( D196 . ( intpos C209 ) ) by L1314 , SCMPDS_2:48
.= ( C201 . ( intpos C209 ) ) by L1302 , L1310 , L1311 , L1312;
end;
thus L1316:now
let C210 being (Element of ( NAT ));
assume that
L1317: C210 >= 8
and
L1318: C210 <> C202
and
L1319: C210 <> C203;
thus L1320: ( ( IExec (D113 , R4 , ( Initialize C201 )) ) . ( intpos C210 ) ) = ( D195 . ( intpos C210 ) ) by L1176 , L1232 , SCMPDS_6:83
.= ( C201 . ( intpos C210 ) ) by L1309 , L1317 , L1318 , L1319;
end;
end;
L1317: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B284 being ( 0 ) -started (State of ( SCMPDS )) holds (for B285 , B286 being (Element of ( NAT )) holds ((( B284 . ( GBP ) ) = ( 0 ) & ( B284 . D123 ) > ( 0 ) & ( B284 . D122 ) = ( B286 + ( B284 . D123 ) ) & B286 = ( ( B284 . D121 ) - 1 ) & ( B284 . D120 ) = B285 & B285 >= 8 & B285 <= B286) implies (D114 is_closed_on B284 , R4 & D114 is_halting_on B284 , R4 & ( ( IExec (D114 , R4 , B284) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D114 , R4 , B284) ) . D119 ) = ( B284 . D119 ) & ( ( IExec (D114 , R4 , B284) ) . D120 ) = B285 & ( ( IExec (D114 , R4 , B284) ) . D121 ) >= ( B284 . D121 ) & ( ( IExec (D114 , R4 , B284) ) . D122 ) <= ( B284 . D122 ) & ( ( IExec (D114 , R4 , B284) ) . D122 ) >= B286 & ( ( IExec (D114 , R4 , B284) ) . D123 ) < ( B284 . D123 ) & ( ( IExec (D114 , R4 , B284) ) . D123 ) >= ( - 1 ) & ( ( IExec (D114 , R4 , B284) ) . D122 ) = ( ( ( ( IExec (D114 , R4 , B284) ) . D121 ) - 1 ) + ( ( IExec (D114 , R4 , B284) ) . D123 ) ) & (ex B287 , B288 being (Element of ( NAT )) st (B287 = ( ( ( IExec (D114 , R4 , B284) ) . D121 ) - 1 ) & B288 = ( ( ( IExec (D114 , R4 , B284) ) . D122 ) + 1 ) & (for B289 being (Element of ( NAT )) holds ((B289 >= 8 & B289 <> B287 & B289 <> B288) implies ( ( IExec (D114 , R4 , B284) ) . ( intpos B289 ) ) = ( B284 . ( intpos B289 ) ))) & ((( ( IExec (D114 , R4 , B284) ) . ( intpos B287 ) ) = ( B284 . ( intpos B287 ) ) & ( ( IExec (D114 , R4 , B284) ) . ( intpos B288 ) ) = ( B284 . ( intpos B288 ) )) or (B287 >= ( B284 . D121 ) & B288 <= ( B284 . D122 ) & ( ( IExec (D114 , R4 , B284) ) . ( intpos B287 ) ) = ( B284 . ( intpos B288 ) ) & ( ( IExec (D114 , R4 , B284) ) . ( intpos B288 ) ) = ( B284 . ( intpos B287 ) ))) & (for B290 being (Element of ( NAT )) holds ((( B284 . D121 ) <= B290 & B290 <= B287) implies ( ( IExec (D114 , R4 , B284) ) . ( intpos B285 ) ) >= ( ( IExec (D114 , R4 , B284) ) . ( intpos B290 ) ))) & (for B291 being (Element of ( NAT )) holds ((B288 <= B291 & B291 <= ( B284 . D122 )) implies ( ( IExec (D114 , R4 , B284) ) . ( intpos B285 ) ) <= ( ( IExec (D114 , R4 , B284) ) . ( intpos B291 ) ))))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D201 = ( GBP );
let C211 being ( 0 ) -started (State of ( SCMPDS ));
let C212 , C213 being (Element of ( NAT ));
L1318: ( Initialize C211 ) = C211 by MEMSTR_0:44;
assume that
L1319: ( C211 . D201 ) = ( 0 )
and
L1320: ( C211 . D123 ) > ( 0 )
and
L1321: ( C211 . D122 ) = ( C213 + ( C211 . D123 ) )
and
L1322: C213 = ( ( C211 . D121 ) - 1 )
and
L1323: ( C211 . D120 ) = C212
and
L1324: C212 >= 8
and
L1325: C212 <= C213;
set D202 = ( IExec (D91 , R4 , C211) );
L1326: ( D202 . D201 ) = ( ( Initialize D202 ) . D201 ) by SCMPDS_5:15;
L1327: ( D202 . D119 ) = ( ( Initialize D202 ) . D119 ) by SCMPDS_5:15;
L1328: ( D202 . D120 ) = ( ( Initialize D202 ) . D120 ) by SCMPDS_5:15;
L1329: ( D202 . D121 ) = ( ( Initialize D202 ) . D121 ) by SCMPDS_5:15;
L1330: ( D202 . D122 ) = ( ( Initialize D202 ) . D122 ) by SCMPDS_5:15;
L1331: ( D202 . D125 ) = ( ( Initialize D202 ) . D125 ) by SCMPDS_5:15;
L1332: C213 >= 8 by L1324 , L1325 , XXREAL_0:2;
consider C214 being (Element of ( NAT )) such that L1333: C214 = ( D202 . D125 ) and L1334: ( D202 . D122 ) = ( C213 + C214 ) and L1335: C214 <= ( C211 . D123 ) and L1336: (for B292 being (Element of ( NAT )) holds ((( C213 + C214 ) < B292 & B292 <= ( C211 . D122 )) implies ( D202 . ( intpos C212 ) ) < ( D202 . ( intpos B292 ) ))) and L1337: (C214 = ( 0 ) or ( D202 . ( intpos C212 ) ) >= ( D202 . ( intpos ( C213 + C214 ) ) )) by L1332 , L1319 , L1320 , L1321 , L1323 , L1324 , L743;
L1338: ( D202 . D201 ) = ( 0 ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L743;
L1339: ( D202 . D119 ) = ( C211 . D119 ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L743;
L1340: D91 is_halting_on C211 , R4 by L1319 , L1321 , L1323 , L1324 , L1332 , L827;
set D203 = ( IExec (D101 , R4 , ( Initialize D202 )) );
set D204 = ( ( C213 + 1 ) + C214 );
set D205 = ( IExec (( D91 ';' D101 ) , R4 , C211) );
set D206 = ( IExec (D114 , R4 , C211) );
set D207 = R4;
set D208 = R4;
set D209 = ( C213 + C214 );
L1341: ( D205 . D201 ) = ( ( Initialize D205 ) . D201 ) by SCMPDS_5:15;
L1342: ( D205 . D119 ) = ( ( Initialize D205 ) . D119 ) by SCMPDS_5:15;
L1343: ( D205 . D120 ) = ( ( Initialize D205 ) . D120 ) by SCMPDS_5:15;
L1344: ( D205 . D121 ) = ( ( Initialize D205 ) . D121 ) by SCMPDS_5:15;
L1345: ( D205 . D122 ) = ( ( Initialize D205 ) . D122 ) by SCMPDS_5:15;
L1346: ( D205 . D123 ) = ( ( Initialize D205 ) . D123 ) by SCMPDS_5:15;
L1347: ( ( D202 . D121 ) + ( D202 . D125 ) ) = D204 by L1319 , L1320 , L1321 , L1322 , L1323 , L1324 , L1332 , L1333 , L743;
L1348: D209 >= 8 by L1332 , NAT_1:12;
L1349: ( D202 . D120 ) = ( C211 . D120 ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L743;
L1350: ( D202 . D121 ) = ( C211 . D121 ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L743;
L1351: ( D202 . D121 ) = ( C213 + 1 ) by L1319 , L1320 , L1321 , L1322 , L1323 , L1324 , L1332 , L743;
L1352: C213 < ( D202 . D121 ) by L1351 , XREAL_1:29;
L1353: ( D202 . D121 ) >= 8 by L1352 , L1332 , XXREAL_0:2;
L1354: ( D202 . D123 ) = ( 0 ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L743;
L1355: ( C213 + C214 ) <= ( C213 + ( C211 . D123 ) ) by L1335 , XREAL_1:6;
L1356: D91 is_closed_on C211 , R4 by L1319 , L1321 , L1323 , L1324 , L1332 , L827;
per cases ;
suppose L1357: C214 <= ( 0 );

L1358: ( ( Initialize D202 ) . ( GBP ) ) = ( D202 . ( GBP ) ) by SCMPDS_5:15;
L1359: ( ( Initialize D202 ) . ( DataLoc (( D202 . ( GBP ) ) , 7) ) ) = ( D202 . ( DataLoc (( D202 . ( GBP ) ) , 7) ) ) by SCMPDS_5:15;
L1360: ( ( Initialize D202 ) . D123 ) = ( D202 . D123 ) by SCMPDS_5:15;
L1361: ( ( Initialize D202 ) . D119 ) = ( D202 . D119 ) by SCMPDS_5:15;
L1362: ( ( Initialize D202 ) . D120 ) = ( D202 . D120 ) by SCMPDS_5:15;
L1363: ( ( Initialize D202 ) . D121 ) = ( D202 . D121 ) by SCMPDS_5:15;
L1364: ( ( Initialize D202 ) . D122 ) = ( D202 . D122 ) by SCMPDS_5:15;
L1365: ( DataLoc (( D202 . D201 ) , 7) ) = ( intpos ( ( 0 ) + 7 ) ) by L1338 , SCMP_GCD:1;
L1366: D101 is_halting_on D202 , R4 by L1365 , L1333 , L1357 , SCMPDS_8:20;
L1367: D101 is_closed_on D202 , R4 by L1333 , L1357 , L1365 , SCMPDS_8:20;
L1368: ( D205 . D123 ) = ( D203 . D123 ) by L1367 , L1356 , L1340 , L1366 , SCMPDS_7:30
.= ( ( Initialize D202 ) . D123 ) by L1333 , L1357 , L1365 , L1358 , L1359 , SCMPDS_8:23
.= ( 0 ) by L1354 , L1360;
L1369: ( D205 . D201 ) = ( D203 . D201 ) by L1356 , L1340 , L1367 , L1366 , SCMPDS_7:30
.= ( ( Initialize D202 ) . D201 ) by L1333 , L1357 , L1365 , L1358 , L1359 , SCMPDS_8:23
.= ( 0 ) by L1338 , L1358;
L1370: ( DataLoc (( D205 . D201 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1369 , SCMP_GCD:1;
L1371: ( D91 ';' D101 ) is_halting_on C211 , R4 by L1356 , L1340 , L1367 , L1366 , L1318 , SCMPDS_7:24;
L1372: ( D91 ';' D101 ) is_closed_on C211 , R4 by L1356 , L1340 , L1367 , L1366 , L1318 , SCMPDS_7:24;
thus L1373: (D114 is_closed_on C211 , R4 & D114 is_halting_on C211 , R4) by L1372 , L1371 , SCPISORT:8;
thus L1374: ( ( IExec (D114 , R4 , C211) ) . D201 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D201 ) by L1372 , L1371 , SCPISORT:6
.= ( 0 ) by L1369 , L1368 , L1370 , SCMPDS_6:84;
thus L1375: ( ( IExec (D114 , R4 , C211) ) . D119 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D119 ) by L1372 , L1371 , SCPISORT:6
.= ( D205 . D119 ) by L1368 , L1370 , SCMPDS_6:84
.= ( D203 . D119 ) by L1356 , L1340 , L1367 , L1366 , SCMPDS_7:30
.= ( C211 . D119 ) by L1339 , L1333 , L1357 , L1365 , L1358 , L1359 , L1361 , SCMPDS_8:23;
thus L1376: ( D206 . D120 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D120 ) by L1372 , L1371 , SCPISORT:6
.= ( D205 . D120 ) by L1368 , L1370 , SCMPDS_6:84
.= ( D203 . D120 ) by L1356 , L1340 , L1367 , L1366 , SCMPDS_7:30
.= C212 by L1323 , L1349 , L1333 , L1357 , L1365 , L1358 , L1359 , L1362 , SCMPDS_8:23;
L1377: ( D206 . D121 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D121 ) by L1372 , L1371 , SCPISORT:6
.= ( D205 . D121 ) by L1368 , L1370 , SCMPDS_6:84
.= ( D203 . D121 ) by L1356 , L1340 , L1367 , L1366 , SCMPDS_7:30
.= ( C211 . D121 ) by L1350 , L1333 , L1357 , L1365 , L1358 , L1359 , L1363 , SCMPDS_8:23;
thus L1378: ( D206 . D121 ) >= ( C211 . D121 ) by L1377;
L1379: ( D206 . D122 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D122 ) by L1372 , L1371 , SCPISORT:6
.= ( D205 . D122 ) by L1368 , L1370 , SCMPDS_6:84
.= ( D203 . D122 ) by L1356 , L1340 , L1367 , L1366 , SCMPDS_7:30
.= D209 by L1333 , L1334 , L1357 , L1365 , L1358 , L1359 , L1364 , SCMPDS_8:23;
thus L1380: ( D206 . D122 ) <= ( C211 . D122 ) by L1379 , L1321 , L1335 , XREAL_1:6;
thus L1381: ( D206 . D122 ) >= C213 by L1379 , NAT_1:12;
L1382: ( D206 . D123 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D123 ) by L1372 , L1371 , SCPISORT:6
.= ( 0 ) by L1368 , L1370 , SCMPDS_6:84;
thus L1383: ( D206 . D123 ) < ( C211 . D123 ) by L1382 , L1320;
thus L1384: ( D206 . D123 ) >= ( - 1 ) by L1382;
thus L1385: ( D206 . D122 ) = ( ( ( D206 . D121 ) - 1 ) + ( D206 . D123 ) ) by L1322 , L1357 , L1377 , L1379 , L1382;
take D210 = D209;
take D211 = ( D209 + 1 );
L1386: C214 = ( 0 ) by L1357;
thus L1387: D210 = ( ( D206 . D121 ) - 1 ) by L1386 , L1322 , L1377;
thus L1388: D211 = ( ( D206 . D122 ) + 1 ) by L1379;
L1389:
now
let R1 being Int_position;
thus L1390: ( D206 . R1 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . R1 ) by L1372 , L1371 , SCPISORT:6
.= ( D205 . R1 ) by L1368 , L1370 , SCMPDS_6:84
.= ( D203 . R1 ) by L1356 , L1340 , L1367 , L1366 , SCMPDS_7:30;
end;
L1391:
now
let C215 being (Element of ( NAT ));
assume L1392: C215 >= 8;
L1393: ( ( Initialize D202 ) . ( GBP ) ) = ( D202 . ( GBP ) ) by SCMPDS_5:15;
L1394: ( ( Initialize D202 ) . ( DataLoc (( D202 . ( GBP ) ) , 7) ) ) = ( D202 . ( DataLoc (( D202 . ( GBP ) ) , 7) ) ) by SCMPDS_5:15;
thus L1395: ( D206 . ( intpos C215 ) ) = ( D203 . ( intpos C215 ) ) by L1389
.= ( ( Initialize D202 ) . ( intpos C215 ) ) by L1333 , L1357 , L1365 , L1393 , L1394 , SCMPDS_8:23
.= ( D202 . ( intpos C215 ) ) by SCMPDS_5:15
.= ( C211 . ( intpos C215 ) ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1392 , L743;
end;
thus L1396: (for B293 being (Element of ( NAT )) holds ((B293 >= 8 & B293 <> D210 & B293 <> D211) implies ( D206 . ( intpos B293 ) ) = ( C211 . ( intpos B293 ) ))) by L1391;
L1397: D209 < D211 by XREAL_1:29;
thus L1398: ((( D206 . ( intpos D210 ) ) = ( C211 . ( intpos D210 ) ) & ( D206 . ( intpos D211 ) ) = ( C211 . ( intpos D211 ) )) or (D210 >= ( C211 . D121 ) & D211 <= ( C211 . D122 ) & ( D206 . ( intpos D210 ) ) = ( C211 . ( intpos D211 ) ) & ( D206 . ( intpos D211 ) ) = ( C211 . ( intpos D210 ) ))) by L1397 , L1348 , L1391 , XXREAL_0:2;
thus L1399: (for B294 being (Element of ( NAT )) holds ((( C211 . D121 ) <= B294 & B294 <= D210) implies ( D206 . ( intpos C212 ) ) >= ( D206 . ( intpos B294 ) ))) by L1322 , L1386 , XREAL_1:146 , XXREAL_0:2;
thus L1400:now
L1401: ( ( Initialize D202 ) . ( GBP ) ) = ( D202 . ( GBP ) ) by SCMPDS_5:15;
L1402: ( ( Initialize D202 ) . ( DataLoc (( D202 . ( GBP ) ) , 7) ) ) = ( D202 . ( DataLoc (( D202 . ( GBP ) ) , 7) ) ) by SCMPDS_5:15;
L1403: ( D206 . ( intpos C212 ) ) = ( D203 . ( intpos C212 ) ) by L1389
.= ( ( Initialize D202 ) . ( intpos C212 ) ) by L1333 , L1357 , L1365 , L1401 , L1402 , SCMPDS_8:23
.= ( D202 . ( intpos C212 ) ) by SCMPDS_5:15;
let C216 being (Element of ( NAT ));
assume that
L1404: D211 <= C216
and
L1405: C216 <= ( C211 . D122 );
L1406: ( D206 . ( intpos C216 ) ) = ( D203 . ( intpos C216 ) ) by L1389
.= ( ( Initialize D202 ) . ( intpos C216 ) ) by L1333 , L1357 , L1365 , L1401 , L1402 , SCMPDS_8:23
.= ( D202 . ( intpos C216 ) ) by SCMPDS_5:15;
L1407: D209 < C216 by L1397 , L1404 , XXREAL_0:2;
thus L1408: ( D206 . ( intpos C212 ) ) <= ( D206 . ( intpos C216 ) ) by L1407 , L1336 , L1405 , L1403 , L1406;
end;
end;
suppose L1401: C214 > ( 0 );

consider C217 , C218 being (Element of ( NAT )) such that L1402: C217 = ( D203 . D123 ) and L1403: ( D203 . D121 ) = C218 and L1404: ( C218 + C217 ) = D204 and L1405: C217 <= ( ( Initialize D202 ) . D125 ) and L1406: (for B295 being (Element of ( NAT )) holds ((( ( Initialize D202 ) . D121 ) <= B295 & B295 < C218) implies ( D203 . ( intpos C212 ) ) > ( D203 . ( intpos B295 ) ))) and L1407: (C217 = ( 0 ) or ( D203 . ( intpos C212 ) ) <= ( D203 . ( intpos C218 ) )) by L1401 , L1322 , L1323 , L1324 , L1333 , L1338 , L1349 , L1350 , L1353 , L974 , L1326 , L1328 , L1331 , L1329;
L1408: ( C218 + C217 ) <= ( C218 + ( D202 . D125 ) ) by L1405 , L1331 , XREAL_1:6;
L1409: ( D202 . D121 ) <= C218 by L1408 , L1322 , L1350 , L1333 , L1404 , XREAL_1:6;
L1410: ( ( D202 . D121 ) + ( D202 . D125 ) ) <= ( C218 + ( D202 . D125 ) ) by L1322 , L1350 , L1333 , L1404 , L1405 , L1331 , XREAL_1:6;
L1411: ( C211 . D121 ) <= C218 by L1410 , L1350 , XREAL_1:6;
L1412: C218 >= 8 by L1411 , L1350 , L1353 , XXREAL_0:2;
L1413: C218 > 6 by L1412 , XXREAL_0:2;
L1414: ( ( Initialize D202 ) . ( GBP ) ) = ( D202 . ( GBP ) ) by SCMPDS_5:15;
L1415: ( ( Initialize D202 ) . D120 ) = ( D202 . D120 ) by SCMPDS_5:15;
L1416: ( ( Initialize D202 ) . D121 ) = ( D202 . D121 ) by SCMPDS_5:15;
L1417: D101 is_halting_on ( Initialize D202 ) , R4 by L1323 , L1324 , L1338 , L1349 , L1353 , L1141 , L1414 , L1415 , L1416;
L1418: D101 is_halting_on D202 , R4
proof
L1419: ( R4 +* ( stop D101 ) ) halts_on ( Initialize ( Initialize D202 ) ) by L1417 , SCMPDS_6:def 3;
thus L1420: thesis by L1419 , SCMPDS_6:def 3;
end;
L1421: D101 is_closed_on ( Initialize D202 ) , R4 by L1323 , L1324 , L1338 , L1349 , L1353 , L1141 , L1414 , L1415 , L1416;
L1422: D101 is_closed_on D202 , R4
proof
L1423: (for B296 being (Element of ( NAT )) holds ( IC ( Comput (( R4 +* ( stop D101 ) ) , ( Initialize ( Initialize D202 ) ) , B296) ) ) in ( dom ( stop D101 ) )) by L1421 , SCMPDS_6:def 2;
thus L1424: thesis by L1423 , SCMPDS_6:def 2;
end;
L1425: ( D91 ';' D101 ) is_closed_on C211 , R4 by L1422 , L1356 , L1340 , L1418 , L1318 , SCMPDS_7:24;
L1426: ( D203 . D119 ) = ( D202 . D119 ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L974 , L1326 , L1327 , L1328 , L1329 , L1331;
L1427: ( D205 . D119 ) = ( C211 . D119 ) by L1426 , L1339 , L1356 , L1340 , L1422 , L1418 , SCMPDS_7:30;
L1428: ( D203 . D122 ) = ( D202 . D122 ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L974 , L1326 , L1328 , L1329 , L1330 , L1331;
L1429: ( D205 . D122 ) = D209 by L1428 , L1334 , L1356 , L1340 , L1422 , L1418 , SCMPDS_7:30;
L1430: ( D203 . D120 ) = ( D202 . D120 ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L974 , L1326 , L1328 , L1329 , L1331;
L1431: ( D205 . D120 ) = C212 by L1430 , L1323 , L1349 , L1356 , L1340 , L1422 , L1418 , SCMPDS_7:30;
L1432: ( D203 . D201 ) = ( 0 ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L974 , L1326 , L1328 , L1329 , L1331;
L1433: ( D205 . D201 ) = ( 0 ) by L1432 , L1356 , L1340 , L1422 , L1418 , SCMPDS_7:30;
L1434: ( D205 . D123 ) = C217 by L1356 , L1340 , L1402 , L1422 , L1418 , SCMPDS_7:30;
L1435: ( D205 . D121 ) = C218 by L1356 , L1340 , L1403 , L1422 , L1418 , SCMPDS_7:30;
L1436: ( D91 ';' D101 ) is_halting_on C211 , R4 by L1356 , L1340 , L1422 , L1418 , L1318 , SCMPDS_7:24;
thus L1437: (D114 is_closed_on C211 , R4 & D114 is_halting_on C211 , R4) by L1436 , L1425 , SCPISORT:8;
L1438: D209 > 6 by L1348 , XXREAL_0:2;
L1439: D209 > ( C213 + ( 0 ) ) by L1401 , XREAL_1:6;
L1440: D209 >= ( C213 + 1 ) by L1439 , INT_1:7;
L1441: ( IExec (D113 , D207 , ( Initialize D205 )) ) = ( IExec (D113 , D207 , ( Initialize ( Initialize D205 ) )) );
thus L1442:now
per cases ;
suppose L1443: ( D205 . D123 ) > ( 0 );

L1444: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D201 ) = ( 0 ) by L1443 , L1433 , L1435 , L1413 , L1429 , L1438 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441;
thus L1445: ( ( IExec (D114 , R4 , C211) ) . D201 ) = ( 0 ) by L1444 , L1425 , L1436 , SCPISORT:6;
L1446: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D119 ) = ( D205 . D119 ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1342 , L1344 , L1345 , L1346 , L1441;
thus L1447: ( ( IExec (D114 , R4 , C211) ) . D119 ) = ( C211 . D119 ) by L1446 , L1425 , L1436 , L1427 , SCPISORT:6;
L1448: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D120 ) = ( D205 . D120 ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1343 , L1344 , L1345 , L1346 , L1441;
thus L1449: ( D206 . D120 ) = C212 by L1448 , L1425 , L1436 , L1431 , SCPISORT:6;
L1450: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D121 ) = ( ( D205 . D121 ) + 1 ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441;
L1451: ( D206 . D121 ) = ( C218 + 1 ) by L1450 , L1425 , L1436 , L1435 , SCPISORT:6;
L1452: C218 < ( D206 . D121 ) by L1451 , XREAL_1:29;
thus L1453: ( D206 . D121 ) >= ( C211 . D121 ) by L1452 , L1350 , L1409 , XXREAL_0:2;
L1454: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D122 ) = ( ( D205 . D122 ) - 1 ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441;
L1455: ( D206 . D122 ) = ( D209 - 1 ) by L1454 , L1425 , L1436 , L1429 , SCPISORT:6;
thus L1456: ( D206 . D122 ) <= ( C211 . D122 ) by L1455 , L1321 , L1355 , XREAL_1:146 , XXREAL_0:2;
L1457: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D123 ) = ( ( D205 . D123 ) - 2 ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441;
L1458: ( D206 . D123 ) = ( ( D205 . D123 ) - 2 ) by L1457 , L1425 , L1436 , SCPISORT:6;
L1459: ( D205 . D123 ) >= ( ( 0 ) + 1 ) by L1443 , INT_1:7;
L1460: ( ( D205 . D123 ) - 2 ) >= ( 1 - 2 ) by L1459 , XREAL_1:9;
L1461: ( ( D206 . D123 ) + 1 ) >= ( ( - 1 ) + 1 ) by L1460 , L1458 , XREAL_1:6;
thus L1462: ( D206 . D122 ) >= C213 by L1440 , L1455 , XREAL_1:19;
L1463: C217 <= ( C211 . D123 ) by L1333 , L1335 , L1405 , L1331 , XXREAL_0:2;
L1464: ( C217 - 2 ) < ( ( C211 . D123 ) - ( 0 ) ) by L1463 , XREAL_1:15;
thus L1465: ( D206 . D123 ) < ( C211 . D123 ) by L1464 , L1356 , L1340 , L1402 , L1422 , L1418 , L1458 , SCMPDS_7:30;
thus L1466: ( D206 . D123 ) >= ( - 1 ) by L1425 , L1436 , L1457 , L1460 , SCPISORT:6;
thus L1467: ( D206 . D122 ) = ( ( ( D206 . D121 ) - 1 ) + ( D206 . D123 ) ) by L1404 , L1425 , L1436 , L1429 , L1434 , L1454 , L1451 , L1458 , SCPISORT:6;
take D212 = C218;
take D213 = D209;
L1468: D213 = ( D212 + ( ( D206 . D123 ) + 1 ) ) by L1404 , L1434 , L1458;
L1469: D213 >= ( D212 + ( 0 ) ) by L1468 , L1461 , XREAL_1:6;
thus L1470: D212 = ( ( D206 . D121 ) - 1 ) by L1451;
thus L1471: D213 = ( ( D209 + ( - 1 ) ) + 1 )
.= ( ( D206 . D122 ) + 1 ) by L1425 , L1436 , L1429 , L1454 , SCPISORT:6;
L1472:
now
let C219 being (Element of ( NAT ));
L1473: ( D202 . ( intpos C219 ) ) = ( ( Initialize D202 ) . ( intpos C219 ) ) by SCMPDS_5:15;
assume L1474: C219 >= 8;
thus L1475: ( D205 . ( intpos C219 ) ) = ( D203 . ( intpos C219 ) ) by L1356 , L1340 , L1422 , L1418 , SCMPDS_7:30
.= ( D202 . ( intpos C219 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L1474 , L974 , L1326 , L1328 , L1329 , L1331 , L1473
.= ( C211 . ( intpos C219 ) ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1474 , L743;
end;
L1476:
now
let C220 being (Element of ( NAT ));
assume that
L1477: C220 >= 8
and
L1478: C220 <> D212
and
L1479: C220 <> D213;
L1480: ( D205 . ( intpos C220 ) ) = ( ( Initialize D205 ) . ( intpos C220 ) ) by SCMPDS_5:15;
thus L1481: ( D206 . ( intpos C220 ) ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . ( intpos C220 ) ) by L1425 , L1436 , SCPISORT:6
.= ( D205 . ( intpos C220 ) ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1477 , L1478 , L1479 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441 , L1480
.= ( C211 . ( intpos C220 ) ) by L1472 , L1477;
end;
thus L1482: (for B297 being (Element of ( NAT )) holds ((B297 >= 8 & B297 <> D212 & B297 <> D213) implies ( D206 . ( intpos B297 ) ) = ( C211 . ( intpos B297 ) ))) by L1476;
L1483: ( D205 . ( intpos D209 ) ) = ( ( Initialize D205 ) . ( intpos D209 ) ) by SCMPDS_5:15;
L1484: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . ( intpos C218 ) ) = ( D205 . ( intpos D209 ) ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441 , L1483;
L1485: ( D206 . ( intpos D212 ) ) = ( D205 . ( intpos D213 ) ) by L1484 , L1425 , L1436 , SCPISORT:6
.= ( C211 . ( intpos D213 ) ) by L1332 , L1472 , NAT_1:12;
L1486: C213 < ( C213 + 1 ) by XREAL_1:29;
L1487: C213 < D212 by L1486 , L1322 , L1350 , L1409 , XXREAL_0:2;
L1488: C212 < D212 by L1487 , L1325 , XXREAL_0:2;
L1489: C212 < D213 by L1488 , L1469 , XXREAL_0:2;
L1490: D213 >= 8 by L1489 , L1324 , XXREAL_0:2;
L1491: ( D206 . ( intpos C212 ) ) = ( C211 . ( intpos C212 ) ) by L1324 , L1476 , L1488 , L1469;
L1492: ( D202 . ( intpos C212 ) ) = ( D206 . ( intpos C212 ) ) by L1491 , L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L743;
L1493: ( D205 . ( intpos C218 ) ) = ( ( Initialize D205 ) . ( intpos C218 ) ) by SCMPDS_5:15;
L1494: ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . ( intpos D209 ) ) = ( D205 . ( intpos C218 ) ) by L1433 , L1435 , L1413 , L1429 , L1438 , L1443 , L1174 , L1341 , L1344 , L1345 , L1346 , L1441 , L1493;
L1495: ( D206 . ( intpos D213 ) ) = ( D205 . ( intpos D212 ) ) by L1494 , L1425 , L1436 , SCPISORT:6
.= ( C211 . ( intpos D212 ) ) by L1350 , L1353 , L1411 , L1472 , XXREAL_0:2;
thus L1496: ((( D206 . ( intpos D212 ) ) = ( C211 . ( intpos D212 ) ) & ( D206 . ( intpos D213 ) ) = ( C211 . ( intpos D213 ) )) or (( C211 . D121 ) <= D212 & D213 <= ( C211 . D122 ) & ( D206 . ( intpos D212 ) ) = ( C211 . ( intpos D213 ) ) & ( D206 . ( intpos D213 ) ) = ( C211 . ( intpos D212 ) ))) by L1495 , L1321 , L1350 , L1335 , L1410 , L1485 , XREAL_1:6;
L1497: ( D202 . ( intpos C212 ) ) = ( ( Initialize D202 ) . ( intpos C212 ) ) by SCMPDS_5:15;
L1498: ( D203 . ( intpos C212 ) ) = ( D202 . ( intpos C212 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L974 , L1326 , L1328 , L1329 , L1331 , L1497
.= ( D206 . ( intpos C212 ) ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1491 , L743;
thus L1499:now
let C221 being (Element of ( NAT ));
assume that
L1500: ( C211 . D121 ) <= C221
and
L1501: C221 <= D212;
L1502: C221 >= 8 by L1350 , L1353 , L1500 , XXREAL_0:2;
L1503: ( D202 . D121 ) <= C221 by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1500 , L743;
per cases ;
suppose L1504: C221 < D212;

L1505: ( D202 . ( intpos C221 ) ) = ( ( Initialize D202 ) . ( intpos C221 ) ) by SCMPDS_5:15;
L1506: ( D203 . ( intpos C221 ) ) = ( D202 . ( intpos C221 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L1502 , L1326 , L1328 , L1329 , L1331 , L1505 , L974
.= ( C211 . ( intpos C221 ) ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1502 , L743
.= ( D206 . ( intpos C221 ) ) by L1350 , L1353 , L1476 , L1469 , L1500 , L1504 , XXREAL_0:2;
thus L1507: ( D206 . ( intpos C212 ) ) >= ( D206 . ( intpos C221 ) ) by L1506 , L1406 , L1498 , L1503 , L1504 , L1329;
end;
suppose L1508: C221 >= D212;

L1509: C221 = D212 by L1508 , L1501 , XXREAL_0:1;
thus L1510: ( D206 . ( intpos C212 ) ) >= ( D206 . ( intpos C221 ) ) by L1509 , L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1337 , L1401 , L1485 , L1490 , L1492 , L743;
end;
end;
L1512: D212 >= 8 by L1324 , L1488 , XXREAL_0:2;
thus L1513:now
let C222 being (Element of ( NAT ));
assume that
L1514: D213 <= C222
and
L1515: C222 <= ( C211 . D122 );
L1516: C222 >= 8 by L1490 , L1514 , XXREAL_0:2;
L1517: ( D202 . ( intpos D212 ) ) = ( ( Initialize D202 ) . ( intpos D212 ) ) by SCMPDS_5:15;
per cases ;
suppose L1518: D213 < C222;

L1519: ( D202 . ( intpos C222 ) ) = ( C211 . ( intpos C222 ) ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1516 , L743
.= ( D206 . ( intpos C222 ) ) by L1476 , L1469 , L1490 , L1518 , XXREAL_0:2;
thus L1520: ( D206 . ( intpos C212 ) ) <= ( D206 . ( intpos C222 ) ) by L1519 , L1336 , L1492 , L1515 , L1518;
end;
suppose L1521: D213 >= C222;

L1522: C222 = D213 by L1521 , L1514 , XXREAL_0:1;
L1523: ( D206 . ( intpos C222 ) ) = ( D202 . ( intpos D212 ) ) by L1522 , L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1495 , L1512 , L743
.= ( D203 . ( intpos D212 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L1512 , L974 , L1326 , L1328 , L1329 , L1331 , L1517;
thus L1524: ( D206 . ( intpos C212 ) ) <= ( D206 . ( intpos C222 ) ) by L1523 , L1356 , L1340 , L1402 , L1407 , L1422 , L1418 , L1443 , L1498 , SCMPDS_7:30;
end;
end;
end;
suppose L1514: ( D205 . D123 ) <= ( 0 );

L1515: ( DataLoc (( D205 . D201 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1433 , SCMP_GCD:1;
thus L1516: ( ( IExec (D114 , R4 , C211) ) . D201 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D201 ) by L1425 , L1436 , SCPISORT:6
.= ( 0 ) by L1433 , L1514 , L1515 , SCMPDS_6:84;
thus L1517: ( ( IExec (D114 , R4 , C211) ) . D119 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D119 ) by L1425 , L1436 , SCPISORT:6
.= ( C211 . D119 ) by L1427 , L1514 , L1515 , SCMPDS_6:84;
thus L1518: ( D206 . D120 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D120 ) by L1425 , L1436 , SCPISORT:6
.= C212 by L1431 , L1514 , L1515 , SCMPDS_6:84;
L1519: ( D206 . D121 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D121 ) by L1425 , L1436 , SCPISORT:6
.= C218 by L1435 , L1514 , L1515 , SCMPDS_6:84;
thus L1520: ( D206 . D121 ) >= ( C211 . D121 ) by L1519 , L1322 , L1333 , L1404 , L1408 , XREAL_1:6;
L1521: ( D206 . D122 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D122 ) by L1425 , L1436 , SCPISORT:6
.= D209 by L1429 , L1514 , L1515 , SCMPDS_6:84;
thus L1522: ( D206 . D122 ) <= ( C211 . D122 ) by L1521 , L1321 , L1335 , XREAL_1:6;
L1523: ( D205 . D123 ) = ( 0 ) by L1356 , L1340 , L1402 , L1422 , L1418 , L1514 , SCMPDS_7:30;
thus L1524: ( D206 . D122 ) >= C213 by L1439 , L1521;
L1525: ( D206 . D123 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . D123 ) by L1425 , L1436 , SCPISORT:6
.= ( 0 ) by L1515 , L1523 , SCMPDS_6:84;
thus L1526: ( D206 . D123 ) < ( C211 . D123 ) by L1525 , L1320;
thus L1527: ( D206 . D123 ) >= ( - 1 ) by L1525;
L1528: D209 = ( ( ( C213 + C214 ) + 1 ) - 1 )
.= ( ( C218 + ( 0 ) ) - 1 ) by L1356 , L1340 , L1402 , L1404 , L1422 , L1418 , L1523 , SCMPDS_7:30;
thus L1529: ( D206 . D122 ) = ( ( ( D206 . D121 ) - 1 ) + ( D206 . D123 ) ) by L1528 , L1519 , L1521 , L1525;
take D214 = D209;
take D215 = ( D209 + 1 );
thus L1530: D214 = ( ( D206 . D121 ) - 1 ) by L1519 , L1528;
thus L1531: D215 = ( ( D206 . D122 ) + 1 ) by L1521;
L1532:
now
let R1 being Int_position;
thus L1533: ( D206 . R1 ) = ( ( IExec (D113 , D207 , ( Initialize D205 )) ) . R1 ) by L1425 , L1436 , SCPISORT:6
.= ( D205 . R1 ) by L1514 , L1515 , SCMPDS_6:84
.= ( D203 . R1 ) by L1356 , L1340 , L1422 , L1418 , SCMPDS_7:30;
end;
L1534:
now
let C223 being (Element of ( NAT ));
assume L1535: C223 >= 8;
L1536: ( D202 . ( intpos C223 ) ) = ( ( Initialize D202 ) . ( intpos C223 ) ) by SCMPDS_5:15;
thus L1537: ( D206 . ( intpos C223 ) ) = ( D203 . ( intpos C223 ) ) by L1532
.= ( D202 . ( intpos C223 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L1535 , L974 , L1326 , L1328 , L1329 , L1331 , L1536
.= ( C211 . ( intpos C223 ) ) by L1319 , L1320 , L1321 , L1323 , L1324 , L1332 , L1535 , L743;
end;
thus L1538: (for B298 being (Element of ( NAT )) holds ((B298 >= 8 & B298 <> D214 & B298 <> D215) implies ( D206 . ( intpos B298 ) ) = ( C211 . ( intpos B298 ) ))) by L1534;
L1539: D209 < D215 by XREAL_1:29;
thus L1540: ((( D206 . ( intpos D214 ) ) = ( C211 . ( intpos D214 ) ) & ( D206 . ( intpos D215 ) ) = ( C211 . ( intpos D215 ) )) or (( C211 . D121 ) <= D214 & D215 <= ( C211 . D122 ) & ( D206 . ( intpos D214 ) ) = ( C211 . ( intpos D215 ) ) & ( D206 . ( intpos D215 ) ) = ( C211 . ( intpos D214 ) ))) by L1539 , L1348 , L1534 , XXREAL_0:2;
thus L1541:now
let C224 being (Element of ( NAT ));
assume that
L1542: ( C211 . D121 ) <= C224
and
L1543: C224 <= D214;
L1544: C224 < C218 by L1528 , L1543 , XREAL_1:146 , XXREAL_0:2;
L1545: ( D203 . ( intpos C212 ) ) > ( D203 . ( intpos C224 ) ) by L1544 , L1350 , L1406 , L1542 , L1329;
L1546: ( D206 . ( intpos C212 ) ) = ( D203 . ( intpos C212 ) ) by L1532;
thus L1547: ( D206 . ( intpos C212 ) ) >= ( D206 . ( intpos C224 ) ) by L1546 , L1532 , L1545;
end;
thus L1548:now
let C225 being (Element of ( NAT ));
assume that
L1549: D215 <= C225
and
L1550: C225 <= ( C211 . D122 );
L1551: D209 < C225 by L1539 , L1549 , XXREAL_0:2;
L1552: C225 >= 8 by L1551 , L1348 , XXREAL_0:2;
L1553: ( D202 . ( intpos C212 ) ) = ( ( Initialize D202 ) . ( intpos C212 ) ) by SCMPDS_5:15;
L1554: ( D202 . ( intpos C225 ) ) = ( ( Initialize D202 ) . ( intpos C225 ) ) by SCMPDS_5:15;
L1555: ( D206 . ( intpos C212 ) ) = ( D203 . ( intpos C212 ) ) by L1532
.= ( D202 . ( intpos C212 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L974 , L1326 , L1328 , L1329 , L1331 , L1553;
L1556: ( D206 . ( intpos C225 ) ) = ( D203 . ( intpos C225 ) ) by L1532
.= ( D202 . ( intpos C225 ) ) by L1322 , L1323 , L1324 , L1338 , L1349 , L1350 , L1353 , L1347 , L1401 , L1552 , L974 , L1326 , L1328 , L1329 , L1331 , L1554;
thus L1557: ( D206 . ( intpos C212 ) ) <= ( D206 . ( intpos C225 ) ) by L1556 , L1336 , L1550 , L1551 , L1555;
end;
end;
end;
end;
end;
L1444: (for B299 being Integer holds ((B299 >= ( - 1 ) & B299 <= ( 0 )) implies (B299 = ( - 1 ) or B299 = ( 0 ))))
proof
let C226 being Integer;
assume that
L1445: C226 >= ( - 1 )
and
L1446: C226 <= ( 0 );
per cases ;
suppose L1447: C226 <= ( - 1 );

thus L1448: thesis by L1447 , L1445 , XXREAL_0:1;
end;
suppose L1449: C226 > ( - 1 );

L1450: C226 >= ( ( - 1 ) + 1 ) by L1449 , INT_1:7;
thus L1451: thesis by L1450 , L1446;
end;
end;
L1453: (for B300 , B301 being Integer holds (for B302 , B303 , B304 being (Element of ( NAT )) holds ((B300 >= ( - 1 ) & B300 <= ( 0 ) & B303 = ( B301 + 1 ) & B301 = ( B302 + B300 ) & B304 < B303) implies B304 <= B302)))
proof
let C227 , C228 being Integer;
let C229 , C230 , C231 being (Element of ( NAT ));
assume that
L1454: C227 >= ( - 1 )
and
L1455: C227 <= ( 0 )
and
L1456: C230 = ( C228 + 1 )
and
L1457: C228 = ( C229 + C227 )
and
L1458: C231 < C230;
per cases  by L1454 , L1455 , L1444;
suppose L1459: C227 = ( 0 );

thus L1460: thesis by L1459 , L1456 , L1457 , L1458 , NAT_1:13;
end;
suppose L1461: C227 = ( - 1 );

thus L1462: thesis by L1461 , L1456 , L1457 , L1458;
end;
end;
L1464: (for B305 , B306 being Integer holds (for B307 , B308 being (Element of ( NAT )) holds ((B305 >= ( - 1 ) & B308 = ( B306 + 1 ) & B306 = ( B307 + B305 )) implies B307 <= B308)))
proof
let C232 , C233 being Integer;
let C234 , C235 being (Element of ( NAT ));
assume that
L1465: C232 >= ( - 1 )
and
L1466: C235 = ( C233 + 1 )
and
L1467: C233 = ( C234 + C232 );
L1468: ( C234 + C232 ) >= ( C234 + ( - 1 ) ) by L1465 , XREAL_1:6;
L1469: ( C233 + 1 ) >= ( ( C234 + ( - 1 ) ) + 1 ) by L1468 , L1467 , XREAL_1:6;
thus L1470: thesis by L1469 , L1466;
end;
L1471: (for B309 , B310 being (State of ( SCMPDS )) holds (for B311 , B312 , B313 , B314 being (Element of ( NAT )) holds (for B315 , B316 being (FinSequence of ( INT )) holds ((B315 is_FinSequence_on B309 , B311 & B316 is_FinSequence_on B310 , B311 & ( len B315 ) = B314 & ( len B316 ) = B314 & (for B317 being (Element of ( NAT )) holds ((B317 >= ( B311 + 1 ) & B317 <> B312 & B317 <> B313) implies ( B310 . ( intpos B317 ) ) = ( B309 . ( intpos B317 ) ))) & ((( B310 . ( intpos B312 ) ) = ( B309 . ( intpos B312 ) ) & ( B310 . ( intpos B313 ) ) = ( B309 . ( intpos B313 ) )) or (B312 >= ( B311 + 1 ) & B313 >= ( B311 + 1 ) & B312 <= ( B311 + B314 ) & B313 <= ( B311 + B314 ) & ( B310 . ( intpos B312 ) ) = ( B309 . ( intpos B313 ) ) & ( B310 . ( intpos B313 ) ) = ( B309 . ( intpos B312 ) )))) implies B315 , B316 are_fiberwise_equipotent ))))
proof
let C236 , C237 being (State of ( SCMPDS ));
let C238 , C239 , C240 , C241 being (Element of ( NAT ));
let C242 , C243 being (FinSequence of ( INT ));
assume that
L1472: C242 is_FinSequence_on C236 , C238
and
L1473: C243 is_FinSequence_on C237 , C238;
assume that
L1474: ( len C242 ) = C241
and
L1475: ( len C243 ) = C241;
assume L1476: (for B318 being (Element of ( NAT )) holds ((B318 >= ( C238 + 1 ) & B318 <> C239 & B318 <> C240) implies ( C237 . ( intpos B318 ) ) = ( C236 . ( intpos B318 ) )));
assume that
L1477: ((( C237 . ( intpos C239 ) ) = ( C236 . ( intpos C239 ) ) & ( C237 . ( intpos C240 ) ) = ( C236 . ( intpos C240 ) )) or (C239 >= ( C238 + 1 ) & C240 >= ( C238 + 1 ) & C239 <= ( C238 + C241 ) & C240 <= ( C238 + C241 ) & ( C237 . ( intpos C239 ) ) = ( C236 . ( intpos C240 ) ) & ( C237 . ( intpos C240 ) ) = ( C236 . ( intpos C239 ) )));
per cases  by L1477;
suppose L1478: (( C237 . ( intpos C239 ) ) = ( C236 . ( intpos C239 ) ) & ( C237 . ( intpos C240 ) ) = ( C236 . ( intpos C240 ) ));

L1479: ( dom C243 ) = ( Seg C241 ) by L1475 , FINSEQ_1:def 3;
L1480:
now
let C244 being Nat;
reconsider D216 = C244 as (Element of ( NAT )) by ORDINAL1:def 12;
assume L1481: C244 in ( dom C243 );
L1482: 1 <= C244 by L1481 , L1479 , FINSEQ_1:1;
L1483: ( C238 + 1 ) <= ( C238 + C244 ) by L1482 , XREAL_1:6;
L1484: C244 <= C241 by L1479 , L1481 , FINSEQ_1:1;
per cases ;
suppose L1485: (( C238 + C244 ) <> C239 & ( C238 + C244 ) <> C240);

thus L1486: ( C243 . C244 ) = ( C237 . ( intpos ( C238 + D216 ) ) ) by L1473 , L1475 , L1482 , L1484 , SCPISORT:def 1
.= ( C236 . ( intpos ( C238 + D216 ) ) ) by L1476 , L1483 , L1485
.= ( C242 . C244 ) by L1472 , L1474 , L1482 , L1484 , SCPISORT:def 1;
end;
suppose L1487: (not (( C238 + C244 ) <> C239 & ( C238 + C244 ) <> C240));

thus L1488:now
per cases  by L1487;
suppose L1489: ( C238 + C244 ) = C239;

thus L1490: ( C243 . C244 ) = ( C236 . ( intpos ( C238 + D216 ) ) ) by L1489 , L1473 , L1475 , L1478 , L1482 , L1484 , SCPISORT:def 1
.= ( C242 . C244 ) by L1472 , L1474 , L1482 , L1484 , SCPISORT:def 1;
end;
suppose L1491: ( C238 + C244 ) = C240;

thus L1492: ( C243 . C244 ) = ( C236 . ( intpos ( C238 + D216 ) ) ) by L1491 , L1473 , L1475 , L1478 , L1482 , L1484 , SCPISORT:def 1
.= ( C242 . C244 ) by L1472 , L1474 , L1482 , L1484 , SCPISORT:def 1;
end;
end;
end;
end;
thus L1490: thesis by L1480 , L1474 , L1475 , FINSEQ_2:9;
end;
suppose L1491: (C239 >= ( C238 + 1 ) & C240 >= ( C238 + 1 ) & C239 <= ( C238 + C241 ) & C240 <= ( C238 + C241 ) & ( C237 . ( intpos C239 ) ) = ( C236 . ( intpos C240 ) ) & ( C237 . ( intpos C240 ) ) = ( C236 . ( intpos C239 ) ));

L1492: ( C239 - C238 ) >= 1 by L1491 , XREAL_1:19;
reconsider D217 = ( C239 - C238 ) as (Element of ( NAT )) by L1492 , INT_1:3;
L1493: D217 <= ( len C242 ) by L1474 , L1491 , XREAL_1:20;
L1494: ( C240 - C238 ) >= 1 by L1491 , XREAL_1:19;
reconsider D218 = ( C240 - C238 ) as (Element of ( NAT )) by L1494 , INT_1:3;
L1495: D218 <= ( len C243 ) by L1475 , L1491 , XREAL_1:20;
L1496: C240 = ( D218 + C238 );
L1497: C239 = ( D217 + C238 );
L1498: ( C242 . D217 ) = ( C237 . ( intpos C240 ) ) by L1497 , L1472 , L1491 , L1492 , L1493 , SCPISORT:def 1
.= ( C243 . D218 ) by L1473 , L1494 , L1495 , L1496 , SCPISORT:def 1;
L1499:
now
let C245 being (Element of ( NAT ));
assume that
L1500: C245 <> D217
and
L1501: C245 <> D218
and
L1502: 1 <= C245
and
L1503: C245 <= ( len C242 );
L1504: ( C245 + C238 ) <> ( D217 + C238 ) by L1500;
L1505: ( C238 + 1 ) <= ( C238 + C245 ) by L1502 , XREAL_1:6;
L1506: ( C245 + C238 ) <> ( D218 + C238 ) by L1501;
thus L1507: ( C242 . C245 ) = ( C236 . ( intpos ( C245 + C238 ) ) ) by L1472 , L1502 , L1503 , SCPISORT:def 1
.= ( C237 . ( intpos ( C245 + C238 ) ) ) by L1476 , L1504 , L1506 , L1505
.= ( C243 . C245 ) by L1473 , L1474 , L1475 , L1502 , L1503 , SCPISORT:def 1;
end;
L1508: D218 <= ( len C242 ) by L1474 , L1491 , XREAL_1:20;
L1509: ( C242 . D218 ) = ( C237 . ( intpos C239 ) ) by L1508 , L1472 , L1491 , L1494 , L1496 , SCPISORT:def 1
.= ( C243 . D217 ) by L1473 , L1474 , L1475 , L1492 , L1493 , L1497 , SCPISORT:def 1;
thus L1510: thesis by L1509 , L1474 , L1475 , L1492 , L1494 , L1493 , L1508 , L1498 , L1499 , SCPISORT:3;
end;
end;
L1512: (for B319 , B320 being (State of ( SCMPDS )) holds (for B321 , B322 , B323 being (Element of ( NAT )) holds (for B324 , B325 being Integer holds (((for B326 being (Element of ( NAT )) holds ((B326 >= B321 & B326 <> B322 & B326 <> B323) implies ( B320 . ( intpos B326 ) ) = ( B319 . ( intpos B326 ) ))) & B322 <= B323 & ((( B320 . ( intpos B322 ) ) = ( B319 . ( intpos B322 ) ) & ( B320 . ( intpos B323 ) ) = ( B319 . ( intpos B323 ) )) or (B324 <= B322 & B323 <= B325 & ( B320 . ( intpos B322 ) ) = ( B319 . ( intpos B323 ) ) & ( B320 . ( intpos B323 ) ) = ( B319 . ( intpos B322 ) )))) implies (for B327 being (Element of ( NAT )) holds ((B327 >= B321 & (B327 < B324 or B327 > B325)) implies ( B320 . ( intpos B327 ) ) = ( B319 . ( intpos B327 ) )))))))
proof
let C246 , C247 being (State of ( SCMPDS ));
let C248 , C249 , C250 being (Element of ( NAT ));
let C251 , C252 being Integer;
assume L1513: (for B328 being (Element of ( NAT )) holds ((B328 >= C248 & B328 <> C249 & B328 <> C250) implies ( C247 . ( intpos B328 ) ) = ( C246 . ( intpos B328 ) )));
assume L1514: C249 <= C250;
assume that
L1515: ((( C247 . ( intpos C249 ) ) = ( C246 . ( intpos C249 ) ) & ( C247 . ( intpos C250 ) ) = ( C246 . ( intpos C250 ) )) or (C251 <= C249 & C250 <= C252 & ( C247 . ( intpos C249 ) ) = ( C246 . ( intpos C250 ) ) & ( C247 . ( intpos C250 ) ) = ( C246 . ( intpos C249 ) )));
per cases  by L1515;
suppose L1516: (( C247 . ( intpos C249 ) ) = ( C246 . ( intpos C249 ) ) & ( C247 . ( intpos C250 ) ) = ( C246 . ( intpos C250 ) ));

thus L1517:now
let C253 being (Element of ( NAT ));
assume that
L1518: C253 >= C248
and
L1519: (C253 < C251 or C253 > C252);
per cases ;
suppose L1520: (C253 <> C249 & C253 <> C250);

thus L1521: ( C247 . ( intpos C253 ) ) = ( C246 . ( intpos C253 ) ) by L1520 , L1513 , L1518;
end;
suppose L1522: (not (C253 <> C249 & C253 <> C250));

thus L1523:now
per cases  by L1522;
suppose L1524: C253 = C249;

thus L1525: ( C247 . ( intpos C253 ) ) = ( C246 . ( intpos C253 ) ) by L1524 , L1516;
end;
suppose L1526: C253 = C250;

thus L1527: ( C247 . ( intpos C253 ) ) = ( C246 . ( intpos C253 ) ) by L1526 , L1516;
end;
end;
end;
end;
end;
suppose L1518: (C251 <= C249 & C250 <= C252 & ( C247 . ( intpos C249 ) ) = ( C246 . ( intpos C250 ) ) & ( C247 . ( intpos C250 ) ) = ( C246 . ( intpos C249 ) ));

thus L1519:now
let C254 being (Element of ( NAT ));
assume that
L1520: C254 >= C248
and
L1521: (C254 < C251 or C254 > C252);
per cases  by L1521;
suppose L1522: C254 < C251;

L1523: C254 < C249 by L1522 , L1518 , XXREAL_0:2;
thus L1524: ( C247 . ( intpos C254 ) ) = ( C246 . ( intpos C254 ) ) by L1523 , L1513 , L1514 , L1520;
end;
suppose L1525: C254 > C252;

L1526: C254 > C250 by L1525 , L1518 , XXREAL_0:2;
thus L1527: ( C247 . ( intpos C254 ) ) = ( C246 . ( intpos C254 ) ) by L1526 , L1513 , L1514 , L1520;
end;
end;
end;
end;
L1521: (for R2 being (Element of ( NAT )) holds (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B329 being ( 0 ) -started (State of ( SCMPDS )) holds (for B330 , B331 , B332 being (Element of ( NAT )) holds (for B333 , B334 being (FinSequence of ( INT )) holds ((( B329 . ( GBP ) ) = ( 0 ) & ( B329 . D123 ) > ( 0 ) & ( B329 . D122 ) = ( B331 + ( B329 . D123 ) ) & B331 = ( ( B329 . D121 ) - 1 ) & ( B329 . D120 ) = B330 & B330 >= ( B332 + 1 ) & B330 <= B331 & ( B332 + 1 ) <= ( B329 . D121 ) & ( B329 . D122 ) <= ( B332 + R2 ) & B333 is_FinSequence_on B329 , B332 & B334 is_FinSequence_on ( IExec (D115 , R4 , B329) ) , B332 & B332 >= 7 & ( len B333 ) = R2 & ( len B334 ) = R2) implies (( ( IExec (D115 , R4 , B329) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D115 , R4 , B329) ) . D119 ) = ( B329 . D119 ) & ( ( IExec (D115 , R4 , B329) ) . D120 ) = B330 & ( ( IExec (D115 , R4 , B329) ) . D122 ) >= B330 & ( ( IExec (D115 , R4 , B329) ) . D122 ) <= ( B329 . D122 ) & B333 , B334 are_fiberwise_equipotent  & (for B335 being (Element of ( NAT )) holds ((( B329 . D121 ) <= B335 & B335 <= ( ( IExec (D115 , R4 , B329) ) . D122 )) implies ( ( IExec (D115 , R4 , B329) ) . ( intpos B330 ) ) >= ( ( IExec (D115 , R4 , B329) ) . ( intpos B335 ) ))) & (for B336 being (Element of ( NAT )) holds ((( ( IExec (D115 , R4 , B329) ) . D122 ) < B336 & B336 <= ( B329 . D122 )) implies ( ( IExec (D115 , R4 , B329) ) . ( intpos B330 ) ) <= ( ( IExec (D115 , R4 , B329) ) . ( intpos B336 ) ))) & (for B337 being (Element of ( NAT )) holds ((B337 >= ( B332 + 1 ) & (B337 < ( B329 . D121 ) or B337 > ( B329 . D122 ))) implies ( ( IExec (D115 , R4 , B329) ) . ( intpos B337 ) ) = ( B329 . ( intpos B337 ) ))))))))))
proof
let R2 being (Element of ( NAT ));
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D219 = ( GBP );
let C255 being ( 0 ) -started (State of ( SCMPDS ));
let C256 , C257 , C258 being (Element of ( NAT ));
let C259 , C260 being (FinSequence of ( INT ));
assume that
L1522: ( C255 . D219 ) = ( 0 )
and
L1523: ( C255 . D123 ) > ( 0 )
and
L1524: ( C255 . D122 ) = ( C257 + ( C255 . D123 ) )
and
L1525: C257 = ( ( C255 . D121 ) - 1 )
and
L1526: ( C255 . D120 ) = C256
and
L1527: C256 >= ( C258 + 1 )
and
L1528: C256 <= C257
and
L1529: ( C258 + 1 ) <= ( C255 . D121 )
and
L1530: ( C255 . D122 ) <= ( C258 + R2 );
defpred S7[ (Element of ( NAT )) ] means (for B338 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B339 being (Element of ( NAT )) holds (for B340 , B341 being (FinSequence of ( INT )) holds ((( B338 . D219 ) = ( 0 ) & ( B338 . D123 ) > ( 0 ) & ( B338 . D123 ) <= ( $1 + 1 ) & ( B338 . D122 ) = ( B339 + ( B338 . D123 ) ) & B339 = ( ( B338 . D121 ) - 1 ) & ( B338 . D120 ) = C256 & C256 <= B339 & ( C258 + 1 ) <= ( B338 . D121 ) & ( B338 . D122 ) <= ( C258 + R2 ) & B340 is_FinSequence_on B338 , C258 & B341 is_FinSequence_on ( IExec (D115 , R5 , B338) ) , C258 & ( len B340 ) = R2 & ( len B341 ) = R2) implies (( ( IExec (D115 , R5 , B338) ) . D219 ) = ( 0 ) & ( ( IExec (D115 , R5 , B338) ) . D119 ) = ( B338 . D119 ) & ( ( IExec (D115 , R5 , B338) ) . D120 ) = C256 & ( ( IExec (D115 , R5 , B338) ) . D122 ) >= C256 & ( ( IExec (D115 , R5 , B338) ) . D122 ) <= ( B338 . D122 ) & B340 , B341 are_fiberwise_equipotent  & (for B342 being (Element of ( NAT )) holds ((( B338 . D121 ) <= B342 & B342 <= ( ( IExec (D115 , R5 , B338) ) . D122 )) implies ( ( IExec (D115 , R5 , B338) ) . ( intpos C256 ) ) >= ( ( IExec (D115 , R5 , B338) ) . ( intpos B342 ) ))) & (for B343 being (Element of ( NAT )) holds ((( ( IExec (D115 , R5 , B338) ) . D122 ) < B343 & B343 <= ( B338 . D122 )) implies ( ( IExec (D115 , R5 , B338) ) . ( intpos C256 ) ) <= ( ( IExec (D115 , R5 , B338) ) . ( intpos B343 ) ))) & (for B344 being (Element of ( NAT )) holds ((B344 >= ( C258 + 1 ) & (B344 < ( B338 . D121 ) or B344 > ( B338 . D122 ))) implies ( ( IExec (D115 , R5 , B338) ) . ( intpos B344 ) ) = ( B338 . ( intpos B344 ) )))))))));
assume L1531: C259 is_FinSequence_on C255 , C258;
assume L1532: C260 is_FinSequence_on ( IExec (D115 , R4 , C255) ) , C258;
assume that
L1533: C258 >= 7
and
L1534: ( len C259 ) = R2
and
L1535: ( len C260 ) = R2;
L1536: ( C258 + 1 ) >= ( 7 + 1 ) by L1533 , XREAL_1:6;
L1537: C256 >= 8 by L1536 , L1527 , XXREAL_0:2;
L1538:
now
let C261 being (Element of ( NAT ));
assume L1539: S7[ C261 ];
L1540:
now
let C262 being ( 0 ) -started (State of ( SCMPDS ));
let C263 being (Element of ( NAT ));
let C264 , C265 being (FinSequence of ( INT ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
assume that
L1541: ( C262 . D219 ) = ( 0 )
and
L1542: ( C262 . D123 ) > ( 0 )
and
L1543: ( C262 . D123 ) <= ( ( C261 + 1 ) + 1 )
and
L1544: ( C262 . D122 ) = ( C263 + ( C262 . D123 ) )
and
L1545: C263 = ( ( C262 . D121 ) - 1 )
and
L1546: ( C262 . D120 ) = C256
and
L1547: C256 <= C263
and
L1548: ( C258 + 1 ) <= ( C262 . D121 )
and
L1549: ( C262 . D122 ) <= ( C258 + R2 );
set D220 = ( IExec (D114 , R5 , C262) );
set D221 = R5;
L1550: ( D220 . D219 ) = ( ( Initialize D220 ) . D219 ) by SCMPDS_5:15;
L1551: ( D220 . D119 ) = ( ( Initialize D220 ) . D119 ) by SCMPDS_5:15;
L1552: ( D220 . D120 ) = ( ( Initialize D220 ) . D120 ) by SCMPDS_5:15;
L1553: ( D220 . D121 ) = ( ( Initialize D220 ) . D121 ) by SCMPDS_5:15;
L1554: ( D220 . D122 ) = ( ( Initialize D220 ) . D122 ) by SCMPDS_5:15;
L1555: ( D220 . D123 ) = ( ( Initialize D220 ) . D123 ) by SCMPDS_5:15;
L1556: ( D220 . D122 ) = ( ( ( D220 . D121 ) - 1 ) + ( D220 . D123 ) ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1557:
now
L1558: ( DataLoc (( C262 . D219 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1541 , SCMP_GCD:1;
let C266 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L1559: ( C266 . D122 ) = ( ( ( C266 . D121 ) - 1 ) + ( C266 . D123 ) )
and
L1560: C256 <= ( ( C266 . D121 ) - 1 )
and
L1561: ( C266 . D120 ) = ( C262 . D120 )
and
L1562: ( C266 . D219 ) = ( C262 . D219 )
and
L1563: ( C266 . ( DataLoc (( C262 . D219 ) , 5) ) ) > ( 0 );
reconsider D222 = ( ( C266 . D121 ) - 1 ) as (Element of ( NAT )) by L1560 , INT_1:3;
set D223 = ( IExec (D114 , R6 , C266) );
L1564: ( C266 . D122 ) = ( D222 + ( C266 . D123 ) ) by L1559;
thus L1565: ( D223 . D219 ) = ( C266 . D219 ) by L1564 , L1537 , L1541 , L1546 , L1560 , L1561 , L1562 , L1563 , L1558 , L1317;
thus L1566: (D114 is_closed_on C266 , R6 & D114 is_halting_on C266 , R6) by L1537 , L1541 , L1546 , L1560 , L1561 , L1562 , L1563 , L1558 , L1564 , L1317;
thus L1567: ( D223 . ( DataLoc (( C262 . D219 ) , 5) ) ) < ( C266 . ( DataLoc (( C262 . D219 ) , 5) ) ) by L1537 , L1541 , L1546 , L1560 , L1561 , L1562 , L1563 , L1558 , L1564 , L1317;
thus L1568: ( D223 . D122 ) = ( ( ( D223 . D121 ) - 1 ) + ( D223 . D123 ) ) by L1537 , L1541 , L1546 , L1560 , L1561 , L1562 , L1563 , L1558 , L1564 , L1317;
L1569: ( D223 . D121 ) >= ( C266 . D121 ) by L1537 , L1541 , L1546 , L1560 , L1561 , L1562 , L1563 , L1558 , L1564 , L1317;
L1570: ( ( D223 . D121 ) - 1 ) >= ( ( C266 . D121 ) - 1 ) by L1569 , XREAL_1:9;
thus L1571: C256 <= ( ( D223 . D121 ) - 1 ) by L1570 , L1560 , XXREAL_0:2;
thus L1572: ( D223 . D120 ) = ( C266 . D120 ) by L1537 , L1541 , L1546 , L1560 , L1561 , L1562 , L1563 , L1558 , L1564 , L1317;
end;
L1573: ( D220 . D123 ) < ( C262 . D123 ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1574: ( ( D220 . D123 ) + 1 ) <= ( C262 . D123 ) by L1573 , INT_1:7;
L1575: ( ( D220 . D123 ) + 1 ) <= ( ( C261 + 1 ) + 1 ) by L1574 , L1543 , XXREAL_0:2;
L1576: ( D220 . D123 ) <= ( C261 + 1 ) by L1575 , XREAL_1:6;
set D224 = ( IExec (D115 , R5 , C262) );
assume L1577: C264 is_FinSequence_on C262 , C258;
assume L1578: C265 is_FinSequence_on ( IExec (D115 , R5 , C262) ) , C258;
L1579: ( D220 . D219 ) = ( 0 ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1580: ( DataLoc (( D220 . D219 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1579 , SCMP_GCD:1;
assume that
L1581: ( len C264 ) = R2
and
L1582: ( len C265 ) = R2;
L1583: ( D220 . D120 ) = C256 by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1584: ( D220 . D119 ) = ( C262 . D119 ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1585: ( D220 . D121 ) >= ( C262 . D121 ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1586: ( D220 . D122 ) >= C263 by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1587: ( DataLoc (( C262 . D219 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1541 , SCMP_GCD:1;
L1588: ( D220 . D122 ) <= ( C262 . D122 ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
consider C267 , C268 being (Element of ( NAT )) such that L1589: C267 = ( ( D220 . D121 ) - 1 ) and L1590: C268 = ( ( D220 . D122 ) + 1 ) and L1591: (for B345 being (Element of ( NAT )) holds ((B345 >= 8 & B345 <> C267 & B345 <> C268) implies ( D220 . ( intpos B345 ) ) = ( C262 . ( intpos B345 ) ))) and L1592: ((( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) )) or (( C262 . D121 ) <= C267 & C268 <= ( C262 . D122 ) & ( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) ))) and L1593: (for B346 being (Element of ( NAT )) holds ((( C262 . D121 ) <= B346 & B346 <= C267) implies ( D220 . ( intpos C256 ) ) >= ( D220 . ( intpos B346 ) ))) and L1594: (for B347 being (Element of ( NAT )) holds ((C268 <= B347 & B347 <= ( C262 . D122 )) implies ( D220 . ( intpos C256 ) ) <= ( D220 . ( intpos B347 ) ))) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1595: ( D220 . D123 ) >= ( - 1 ) by L1537 , L1541 , L1542 , L1544 , L1545 , L1546 , L1547 , L1317;
L1596: C267 <= C268 by L1595 , L1556 , L1589 , L1590 , L1464;
per cases ;
suppose L1597: ( D220 . D123 ) > ( 0 );

set D225 = ( IExec (D115 , D221 , ( Initialize D220 )) );
consider C269 being (FinSequence of ( INT )) such that L1598: ( len C269 ) = R2 and L1599: (for B348 being (Element of ( NAT )) holds ((1 <= B348 & B348 <= ( len C269 )) implies ( C269 . B348 ) = ( D220 . ( intpos ( C258 + B348 ) ) ))) by SCPISORT:1;
L1600: C269 is_FinSequence_on D220 , C258 by L1599 , SCPISORT:def 1;
L1601: C269 is_FinSequence_on ( Initialize D220 ) , C258
proof
let C270 being (Element of ( NAT ));
assume L1602: (1 <= C270 & C270 <= ( len C269 ));
L1603: ( C269 . C270 ) = ( D220 . ( intpos ( C258 + C270 ) ) ) by L1602 , L1599;
thus L1604: ( C269 . C270 ) = ( ( Initialize D220 ) . ( intpos ( C258 + C270 ) ) ) by L1603 , SCMPDS_5:15;
end;
L1605: ((( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) )) or (C267 >= ( C258 + 1 ) & C268 >= ( C258 + 1 ) & C267 <= ( C258 + R2 ) & C268 <= ( C258 + R2 ) & ( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) )))
proof
per cases  by L1592;
suppose L1606: (( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) ));

thus L1607: thesis by L1606;
end;
suppose L1608: (( C262 . D121 ) <= C267 & C268 <= ( C262 . D122 ) & ( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) ));

L1609: C268 <= ( C258 + R2 ) by L1608 , L1549 , XXREAL_0:2;
L1610: C267 >= ( C258 + 1 ) by L1548 , L1608 , XXREAL_0:2;
thus L1611: thesis by L1610 , L1596 , L1608 , L1609 , XXREAL_0:2;
end;
end;
L1613: ( C258 + 1 ) <= ( D220 . D121 ) by L1548 , L1585 , XXREAL_0:2;
L1614: ( ( D220 . D121 ) - 1 ) >= ( ( C262 . D121 ) - 1 ) by L1585 , XREAL_1:9;
L1615: C256 <= C267 by L1614 , L1545 , L1547 , L1589 , XXREAL_0:2;
L1616:
now
let C271 being (Element of ( NAT ));
assume that
L1617: C271 >= ( C258 + 1 )
and
L1618: C271 <> C267
and
L1619: C271 <> C268;
L1620: ( C258 + 1 ) >= ( 7 + 1 ) by L1533 , XREAL_1:6;
thus L1621: ( D220 . ( intpos C271 ) ) = ( C262 . ( intpos C271 ) ) by L1620 , L1591 , L1617 , L1618 , L1619 , XXREAL_0:2;
end;
L1622: C264 , C269 are_fiberwise_equipotent  by L1616 , L1577 , L1581 , L1598 , L1600 , L1605 , L1471;
L1623: ( D220 . D122 ) <= ( C258 + R2 ) by L1549 , L1588 , XXREAL_0:2;
L1624: D224 = D225 by L1542 , L1544 , L1545 , L1547 , L1587 , L1557 , L124;
consider C272 being (FinSequence of ( INT )) such that L1625: ( len C272 ) = R2 and L1626: (for B349 being (Element of ( NAT )) holds ((1 <= B349 & B349 <= ( len C272 )) implies ( C272 . B349 ) = ( D225 . ( intpos ( C258 + B349 ) ) ))) by SCPISORT:1;
L1627: C272 is_FinSequence_on D225 , C258
proof
let C273 being (Element of ( NAT ));
assume L1628: (1 <= C273 & C273 <= ( len C272 ));
thus L1629: ( C272 . C273 ) = ( D225 . ( intpos ( C258 + C273 ) ) ) by L1628 , L1626;
end;
thus L1630: ( D224 . D219 ) = ( 0 ) by L1539 , L1556 , L1576 , L1579 , L1583 , L1589 , L1597 , L1598 , L1601 , L1624 , L1625 , L1627 , L1615 , L1613 , L1623 , L1550 , L1552 , L1553 , L1554 , L1555;
L1631: ((C256 < ( D220 . D121 ) or C256 > ( D220 . D122 )) implies ( D224 . ( intpos C256 ) ) = ( ( Initialize D220 ) . ( intpos C256 ) )) by L1527 , L1539 , L1556 , L1576 , L1579 , L1583 , L1589 , L1597 , L1598 , L1601 , L1613 , L1615 , L1623 , L1624 , L1625 , L1627 , L1550 , L1552 , L1553 , L1554 , L1555;
L1632: C256 < ( D220 . D121 ) by L1589 , L1615 , XREAL_1:146 , XXREAL_0:2;
L1633: ( dom C272 ) = ( Seg R2 ) by L1625 , FINSEQ_1:def 3;
L1634:
now
let C274 being Nat;
reconsider D226 = C274 as (Element of ( NAT )) by ORDINAL1:def 12;
assume L1635: C274 in ( dom C272 );
L1636: C274 <= R2 by L1635 , L1633 , FINSEQ_1:1;
L1637: 1 <= C274 by L1633 , L1635 , FINSEQ_1:1;
thus L1638: ( C272 . C274 ) = ( D224 . ( intpos ( C258 + D226 ) ) ) by L1637 , L1625 , L1626 , L1624 , L1636
.= ( C265 . C274 ) by L1578 , L1582 , L1637 , L1636 , SCPISORT:def 1;
end;
L1639: C272 = C265 by L1634 , L1582 , L1625 , FINSEQ_2:9;
thus L1640: ( D224 . D119 ) = ( C262 . D119 ) by L1539 , L1579 , L1584 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1550 , L1551 , L1552 , L1553 , L1554 , L1555;
thus L1641: ( D224 . D120 ) = C256 by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1550 , L1552 , L1553 , L1554 , L1555;
thus L1642: ( D224 . D122 ) >= C256 by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1550 , L1552 , L1553 , L1554 , L1555;
L1643: ( D225 . D122 ) <= ( D220 . D122 ) by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1550 , L1552 , L1553 , L1554 , L1555;
thus L1644: ( D224 . D122 ) <= ( C262 . D122 ) by L1643 , L1588 , L1624 , XXREAL_0:2;
L1645: C269 , C272 are_fiberwise_equipotent  by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1550 , L1552 , L1553 , L1554 , L1555;
thus L1646: C264 , C265 are_fiberwise_equipotent  by L1645 , L1622 , L1639 , CLASSES1:76;
L1647: ( D220 . D121 ) = ( C267 + 1 ) by L1589;
thus L1648:now
let C275 being (Element of ( NAT ));
assume that
L1649: ( C262 . D121 ) <= C275
and
L1650: C275 <= ( D224 . D122 );
L1651: ( D220 . ( intpos C275 ) ) = ( ( Initialize D220 ) . ( intpos C275 ) ) by SCMPDS_5:15;
L1652: ( C258 + 1 ) <= C275 by L1548 , L1649 , XXREAL_0:2;
thus L1653:now
per cases ;
suppose L1654: C275 < ( D220 . D121 );

L1655: C275 <= C267 by L1654 , L1647 , INT_1:7;
L1656: ( D224 . ( intpos C275 ) ) = ( D220 . ( intpos C275 ) ) by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1652 , L1654 , L1651 , L1550 , L1552 , L1553 , L1554 , L1555;
L1657: ( D224 . ( intpos C256 ) ) = ( D220 . ( intpos C256 ) ) by L1632 , L1631 , SCMPDS_5:15;
thus L1658: ( D224 . ( intpos C256 ) ) >= ( D224 . ( intpos C275 ) ) by L1657 , L1593 , L1649 , L1655 , L1656;
end;
suppose L1659: C275 >= ( D220 . D121 );

thus L1660: ( D224 . ( intpos C256 ) ) >= ( D224 . ( intpos C275 ) ) by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1650 , L1659 , L1550 , L1552 , L1553 , L1554 , L1555;
end;
end;
end;
thus L1654:now
let C276 being (Element of ( NAT ));
assume that
L1655: ( D224 . D122 ) < C276
and
L1656: C276 <= ( C262 . D122 );
L1657: ( D220 . ( intpos C276 ) ) = ( ( Initialize D220 ) . ( intpos C276 ) ) by SCMPDS_5:15;
thus L1658:now
per cases ;
suppose L1659: C276 > ( D220 . D122 );

L1660: C276 >= C268 by L1659 , L1590 , INT_1:7;
L1661: ( D220 . D122 ) > ( C267 + ( 0 ) ) by L1556 , L1589 , L1597 , XREAL_1:6;
L1662: C268 > ( C267 + 1 ) by L1661 , L1590 , XREAL_1:6;
L1663: C268 >= ( C258 + 1 ) by L1662 , L1589 , L1613 , XXREAL_0:2;
L1664: C276 >= ( C258 + 1 ) by L1663 , L1660 , XXREAL_0:2;
L1665: ( D224 . ( intpos C276 ) ) = ( D220 . ( intpos C276 ) ) by L1664 , L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1659 , L1550 , L1552 , L1553 , L1554 , L1555 , L1657;
L1666: ( D224 . ( intpos C256 ) ) = ( D220 . ( intpos C256 ) ) by L1632 , L1631 , SCMPDS_5:15;
thus L1667: ( D224 . ( intpos C256 ) ) <= ( D224 . ( intpos C276 ) ) by L1666 , L1594 , L1656 , L1660 , L1665;
end;
suppose L1668: C276 <= ( D220 . D122 );

thus L1669: ( D224 . ( intpos C256 ) ) <= ( D224 . ( intpos C276 ) ) by L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1655 , L1668 , L1550 , L1552 , L1553 , L1554 , L1555;
end;
end;
end;
thus L1659:now
let C277 being (Element of ( NAT ));
L1660: ( D220 . ( intpos C277 ) ) = ( ( Initialize D220 ) . ( intpos C277 ) ) by SCMPDS_5:15;
assume that
L1661: C277 >= ( C258 + 1 )
and
L1662: (C277 < ( C262 . D121 ) or C277 > ( C262 . D122 ));
L1663: ( C258 + 1 ) >= ( 7 + 1 ) by L1533 , XREAL_1:6;
L1664: C277 >= 8 by L1663 , L1661 , XXREAL_0:2;
L1665: ( D220 . ( intpos C277 ) ) = ( C262 . ( intpos C277 ) ) by L1664 , L1591 , L1592 , L1596 , L1662 , L1512;
per cases  by L1662;
suppose L1666: C277 < ( C262 . D121 );

L1667: C277 < ( D220 . D121 ) by L1666 , L1585 , XXREAL_0:2;
thus L1668: ( D224 . ( intpos C277 ) ) = ( D220 . ( intpos C277 ) ) by L1667 , L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1661 , L1550 , L1552 , L1553 , L1554 , L1555 , L1660
.= ( C262 . ( intpos C277 ) ) by L1591 , L1592 , L1596 , L1662 , L1512 , L1664;
end;
suppose L1669: C277 > ( C262 . D122 );

L1670: C277 > ( D220 . D122 ) by L1669 , L1588 , XXREAL_0:2;
thus L1671: ( D224 . ( intpos C277 ) ) = ( D220 . ( intpos C277 ) ) by L1670 , L1539 , L1579 , L1583 , L1556 , L1589 , L1576 , L1597 , L1598 , L1601 , L1625 , L1627 , L1615 , L1613 , L1623 , L1624 , L1661 , L1550 , L1552 , L1553 , L1554 , L1555 , L1660
.= ( C262 . ( intpos C277 ) ) by L1665;
end;
end;
end;
suppose L1660: ( D220 . D123 ) <= ( 0 );

L1661:
now
let R1 being Int_position;
L1662: ( ( Initialize D220 ) . ( GBP ) ) = ( D220 . ( GBP ) ) by SCMPDS_5:15;
L1663: ( ( Initialize D220 ) . ( DataLoc (( D220 . ( GBP ) ) , 5) ) ) = ( D220 . ( DataLoc (( D220 . ( GBP ) ) , 5) ) ) by SCMPDS_5:15;
thus L1664: ( D224 . R1 ) = ( ( IExec (D115 , D221 , ( Initialize D220 )) ) . R1 ) by L1542 , L1544 , L1545 , L1547 , L1587 , L1557 , L124
.= ( ( Initialize D220 ) . R1 ) by L1580 , L1660 , L1662 , L1663 , SCMPDS_8:23
.= ( D220 . R1 ) by SCMPDS_5:15;
end;
thus L1665: ( D224 . D219 ) = ( 0 ) by L1661 , L1579;
thus L1666: ( D224 . D119 ) = ( C262 . D119 ) by L1584 , L1661;
thus L1667: ( D224 . D120 ) = C256 by L1583 , L1661;
L1668: ( D224 . D122 ) >= C263 by L1586 , L1661;
thus L1669: ( D224 . D122 ) >= C256 by L1668 , L1547 , XXREAL_0:2;
thus L1670: ( D224 . D122 ) <= ( C262 . D122 ) by L1588 , L1661;
L1671:
now
L1672: ( C258 + 1 ) >= ( 7 + 1 ) by L1533 , XREAL_1:6;
let C278 being (Element of ( NAT ));
assume that
L1673: C278 >= ( C258 + 1 )
and
L1674: C278 <> C267
and
L1675: C278 <> C268;
thus L1676: ( D224 . ( intpos C278 ) ) = ( D220 . ( intpos C278 ) ) by L1661
.= ( C262 . ( intpos C278 ) ) by L1591 , L1673 , L1674 , L1675 , L1672 , XXREAL_0:2;
end;
L1677: ((( D224 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D224 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) )) or (( C262 . D121 ) <= C267 & C268 <= ( C262 . D122 ) & ( D224 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D224 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) )))
proof
per cases  by L1592;
suppose L1678: (( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) ));

thus L1679: thesis by L1678 , L1661;
end;
suppose L1680: (( C262 . D121 ) <= C267 & C268 <= ( C262 . D122 ) & ( D220 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D220 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) ));

thus L1681: thesis by L1680 , L1661;
end;
end;
L1683: ((( D224 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D224 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) )) or (C267 >= ( C258 + 1 ) & C268 >= ( C258 + 1 ) & C267 <= ( C258 + R2 ) & C268 <= ( C258 + R2 ) & ( D224 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D224 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) )))
proof
per cases  by L1677;
suppose L1684: (( D224 . ( intpos C267 ) ) = ( C262 . ( intpos C267 ) ) & ( D224 . ( intpos C268 ) ) = ( C262 . ( intpos C268 ) ));

thus L1685: thesis by L1684;
end;
suppose L1686: (( C262 . D121 ) <= C267 & C268 <= ( C262 . D122 ) & ( D224 . ( intpos C267 ) ) = ( C262 . ( intpos C268 ) ) & ( D224 . ( intpos C268 ) ) = ( C262 . ( intpos C267 ) ));

L1687: C268 <= ( C258 + R2 ) by L1686 , L1549 , XXREAL_0:2;
L1688: C267 >= ( C258 + 1 ) by L1548 , L1686 , XXREAL_0:2;
thus L1689: thesis by L1688 , L1596 , L1686 , L1687 , XXREAL_0:2;
end;
end;
thus L1691: C264 , C265 are_fiberwise_equipotent  by L1683 , L1577 , L1578 , L1581 , L1582 , L1671 , L1471;
L1692: ( D224 . D122 ) = ( C268 - 1 ) by L1590 , L1661;
thus L1693:now
let C279 being (Element of ( NAT ));
assume that
L1694: ( C262 . D121 ) <= C279
and
L1695: C279 <= ( D224 . D122 );
L1696: C279 < C268 by L1692 , L1695 , XREAL_1:146 , XXREAL_0:2;
L1697: C279 <= C267 by L1696 , L1595 , L1556 , L1589 , L1590 , L1660 , L1453;
L1698: ( D220 . ( intpos C256 ) ) >= ( D220 . ( intpos C279 ) ) by L1697 , L1593 , L1694;
L1699: ( D224 . ( intpos C256 ) ) >= ( D220 . ( intpos C279 ) ) by L1698 , L1661;
thus L1700: ( D224 . ( intpos C256 ) ) >= ( D224 . ( intpos C279 ) ) by L1699 , L1661;
end;
thus L1701:now
let C280 being (Element of ( NAT ));
assume that
L1702: ( D224 . D122 ) < C280
and
L1703: C280 <= ( C262 . D122 );
L1704: ( ( D224 . D122 ) + 1 ) = C268 by L1590 , L1661;
L1705: C268 <= C280 by L1704 , L1702 , INT_1:7;
L1706: ( D220 . ( intpos C256 ) ) <= ( D220 . ( intpos C280 ) ) by L1705 , L1594 , L1703;
L1707: ( D224 . ( intpos C256 ) ) <= ( D220 . ( intpos C280 ) ) by L1706 , L1661;
thus L1708: ( D224 . ( intpos C256 ) ) <= ( D224 . ( intpos C280 ) ) by L1707 , L1661;
end;
thus L1709: (for B350 being (Element of ( NAT )) holds ((B350 >= ( C258 + 1 ) & (B350 < ( C262 . D121 ) or B350 > ( C262 . D122 ))) implies ( D224 . ( intpos B350 ) ) = ( C262 . ( intpos B350 ) ))) by L1596 , L1671 , L1677 , L1512;
end;
end;
thus L1711: S7[ ( C261 + 1 ) ] by L1540;
end;
L1712: ( C255 . D123 ) >= ( 1 + ( 0 ) ) by L1523 , INT_1:7;
reconsider D227 = ( ( C255 . D123 ) - 1 ) as (Element of ( NAT )) by L1712 , INT_1:3 , XREAL_1:48;
L1713: ( C255 . D123 ) = ( D227 + 1 );
L1714: S7[ (( 0 ) qua (Element of ( NAT ))) ]
proof
let C281 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C282 being (Element of ( NAT ));
let C283 , C284 being (FinSequence of ( INT ));
assume that
L1715: ( C281 . D219 ) = ( 0 )
and
L1716: ( C281 . D123 ) > ( 0 )
and
L1717: ( C281 . D123 ) <= ( ( 0 ) + 1 )
and
L1718: ( C281 . D122 ) = ( C282 + ( C281 . D123 ) )
and
L1719: C282 = ( ( C281 . D121 ) - 1 )
and
L1720: ( C281 . D120 ) = C256
and
L1721: C256 <= C282
and
L1722: ( C258 + 1 ) <= ( C281 . D121 )
and
L1723: ( C281 . D122 ) <= ( C258 + R2 );
set D228 = ( IExec (D115 , R5 , C281) );
set D229 = R5;
assume L1724: C283 is_FinSequence_on C281 , C258;
set D230 = ( IExec (D114 , R5 , C281) );
set D231 = R5;
assume L1725: C284 is_FinSequence_on ( IExec (D115 , R5 , C281) ) , C258;
L1726: ( D230 . D122 ) = ( ( ( D230 . D121 ) - 1 ) + ( D230 . D123 ) ) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
consider C285 , C286 being (Element of ( NAT )) such that L1727: C285 = ( ( D230 . D121 ) - 1 ) and L1728: C286 = ( ( D230 . D122 ) + 1 ) and L1729: (for B351 being (Element of ( NAT )) holds ((B351 >= 8 & B351 <> C285 & B351 <> C286) implies ( D230 . ( intpos B351 ) ) = ( C281 . ( intpos B351 ) ))) and L1730: ((( D230 . ( intpos C285 ) ) = ( C281 . ( intpos C285 ) ) & ( D230 . ( intpos C286 ) ) = ( C281 . ( intpos C286 ) )) or (( C281 . D121 ) <= C285 & C286 <= ( C281 . D122 ) & ( D230 . ( intpos C285 ) ) = ( C281 . ( intpos C286 ) ) & ( D230 . ( intpos C286 ) ) = ( C281 . ( intpos C285 ) ))) and L1731: (for B352 being (Element of ( NAT )) holds ((( C281 . D121 ) <= B352 & B352 <= C285) implies ( D230 . ( intpos C256 ) ) >= ( D230 . ( intpos B352 ) ))) and L1732: (for B353 being (Element of ( NAT )) holds ((C286 <= B353 & B353 <= ( C281 . D122 )) implies ( D230 . ( intpos C256 ) ) <= ( D230 . ( intpos B353 ) ))) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
L1733: ( D230 . D123 ) >= ( - 1 ) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
L1734: C285 <= C286 by L1733 , L1726 , L1727 , L1728 , L1464;
L1735: ( D230 . D123 ) < ( C281 . D123 ) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
L1736: ( ( D230 . D123 ) + 1 ) <= ( C281 . D123 ) by L1735 , INT_1:7;
L1737: ( ( D230 . D123 ) + 1 ) <= ( ( 0 ) + 1 ) by L1736 , L1717 , XXREAL_0:2;
L1738: ( D230 . D123 ) <= ( 0 ) by L1737 , XREAL_1:6;
L1739:
now
L1740: ( DataLoc (( C281 . D219 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1715 , SCMP_GCD:1;
let C287 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L1741: ( C287 . D122 ) = ( ( ( C287 . D121 ) - 1 ) + ( C287 . D123 ) )
and
L1742: C256 <= ( ( C287 . D121 ) - 1 )
and
L1743: ( C287 . D120 ) = ( C281 . D120 )
and
L1744: ( C287 . D219 ) = ( C281 . D219 )
and
L1745: ( C287 . ( DataLoc (( C281 . D219 ) , 5) ) ) > ( 0 );
reconsider D232 = ( ( C287 . D121 ) - 1 ) as (Element of ( NAT )) by L1742 , INT_1:3;
set D233 = ( IExec (D114 , R6 , C287) );
L1746: ( C287 . D122 ) = ( D232 + ( C287 . D123 ) ) by L1741;
thus L1747: ( D233 . D219 ) = ( C287 . D219 ) by L1746 , L1537 , L1715 , L1720 , L1742 , L1743 , L1744 , L1745 , L1740 , L1317;
thus L1748: (D114 is_closed_on C287 , R6 & D114 is_halting_on C287 , R6) by L1537 , L1715 , L1720 , L1742 , L1743 , L1744 , L1745 , L1740 , L1746 , L1317;
thus L1749: ( D233 . ( DataLoc (( C281 . D219 ) , 5) ) ) < ( C287 . ( DataLoc (( C281 . D219 ) , 5) ) ) by L1537 , L1715 , L1720 , L1742 , L1743 , L1744 , L1745 , L1740 , L1746 , L1317;
thus L1750: ( D233 . D122 ) = ( ( ( D233 . D121 ) - 1 ) + ( D233 . D123 ) ) by L1537 , L1715 , L1720 , L1742 , L1743 , L1744 , L1745 , L1740 , L1746 , L1317;
L1751: ( D233 . D121 ) >= ( C287 . D121 ) by L1537 , L1715 , L1720 , L1742 , L1743 , L1744 , L1745 , L1740 , L1746 , L1317;
L1752: ( ( D233 . D121 ) - 1 ) >= ( ( C287 . D121 ) - 1 ) by L1751 , XREAL_1:9;
thus L1753: C256 <= ( ( D233 . D121 ) - 1 ) by L1752 , L1742 , XXREAL_0:2;
thus L1754: ( D233 . D120 ) = ( C287 . D120 ) by L1537 , L1715 , L1720 , L1742 , L1743 , L1744 , L1745 , L1740 , L1746 , L1317;
end;
L1755: ( DataLoc (( C281 . D219 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1715 , SCMP_GCD:1;
assume that
L1756: ( len C283 ) = R2
and
L1757: ( len C284 ) = R2;
L1758: ( D230 . D219 ) = ( 0 ) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
L1759: ( DataLoc (( D230 . D219 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1758 , SCMP_GCD:1;
L1760:
now
L1761: ( ( Initialize D230 ) . ( GBP ) ) = ( D230 . ( GBP ) ) by SCMPDS_5:15;
L1762: ( ( Initialize D230 ) . ( DataLoc (( D230 . ( GBP ) ) , 5) ) ) = ( D230 . ( DataLoc (( D230 . ( GBP ) ) , 5) ) ) by SCMPDS_5:15;
let R1 being Int_position;
thus L1763: ( D228 . R1 ) = ( ( IExec (D115 , D231 , ( Initialize D230 )) ) . R1 ) by L1716 , L1718 , L1719 , L1721 , L1755 , L1739 , L124
.= ( ( Initialize D230 ) . R1 ) by L1759 , L1738 , L1761 , L1762 , SCMPDS_8:23
.= ( D230 . R1 ) by SCMPDS_5:15;
end;
thus L1764: ( D228 . D219 ) = ( 0 ) by L1760 , L1758;
L1765: ( D230 . D119 ) = ( C281 . D119 ) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
thus L1766: ( D228 . D119 ) = ( C281 . D119 ) by L1765 , L1760;
L1767: ( D230 . D120 ) = C256 by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
thus L1768: ( D228 . D120 ) = C256 by L1767 , L1760;
L1769: ( D230 . D122 ) >= C282 by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
L1770: ( D228 . D122 ) >= C282 by L1769 , L1760;
thus L1771: ( D228 . D122 ) >= C256 by L1770 , L1721 , XXREAL_0:2;
L1772: ( D230 . D122 ) <= ( C281 . D122 ) by L1537 , L1715 , L1716 , L1718 , L1719 , L1720 , L1721 , L1317;
thus L1773: ( D228 . D122 ) <= ( C281 . D122 ) by L1772 , L1760;
L1774:
now
L1775: ( C258 + 1 ) >= ( 7 + 1 ) by L1533 , XREAL_1:6;
let C288 being (Element of ( NAT ));
assume that
L1776: C288 >= ( C258 + 1 )
and
L1777: C288 <> C285
and
L1778: C288 <> C286;
thus L1779: ( D228 . ( intpos C288 ) ) = ( D230 . ( intpos C288 ) ) by L1760
.= ( C281 . ( intpos C288 ) ) by L1729 , L1776 , L1777 , L1778 , L1775 , XXREAL_0:2;
end;
L1780: ((( D228 . ( intpos C285 ) ) = ( C281 . ( intpos C285 ) ) & ( D228 . ( intpos C286 ) ) = ( C281 . ( intpos C286 ) )) or (( C281 . D121 ) <= C285 & C286 <= ( C281 . D122 ) & ( D228 . ( intpos C285 ) ) = ( C281 . ( intpos C286 ) ) & ( D228 . ( intpos C286 ) ) = ( C281 . ( intpos C285 ) )))
proof
per cases  by L1730;
suppose L1781: (( D230 . ( intpos C285 ) ) = ( C281 . ( intpos C285 ) ) & ( D230 . ( intpos C286 ) ) = ( C281 . ( intpos C286 ) ));

thus L1782: thesis by L1781 , L1760;
end;
suppose L1783: (( C281 . D121 ) <= C285 & C286 <= ( C281 . D122 ) & ( D230 . ( intpos C285 ) ) = ( C281 . ( intpos C286 ) ) & ( D230 . ( intpos C286 ) ) = ( C281 . ( intpos C285 ) ));

thus L1784: thesis by L1783 , L1760;
end;
end;
L1786: ((( D228 . ( intpos C285 ) ) = ( C281 . ( intpos C285 ) ) & ( D228 . ( intpos C286 ) ) = ( C281 . ( intpos C286 ) )) or (C285 >= ( C258 + 1 ) & C286 >= ( C258 + 1 ) & C285 <= ( C258 + R2 ) & C286 <= ( C258 + R2 ) & ( D228 . ( intpos C285 ) ) = ( C281 . ( intpos C286 ) ) & ( D228 . ( intpos C286 ) ) = ( C281 . ( intpos C285 ) )))
proof
per cases  by L1780;
suppose L1787: (( D228 . ( intpos C285 ) ) = ( C281 . ( intpos C285 ) ) & ( D228 . ( intpos C286 ) ) = ( C281 . ( intpos C286 ) ));

thus L1788: thesis by L1787;
end;
suppose L1789: (( C281 . D121 ) <= C285 & C286 <= ( C281 . D122 ) & ( D228 . ( intpos C285 ) ) = ( C281 . ( intpos C286 ) ) & ( D228 . ( intpos C286 ) ) = ( C281 . ( intpos C285 ) ));

L1790: C286 <= ( C258 + R2 ) by L1789 , L1723 , XXREAL_0:2;
L1791: C285 >= ( C258 + 1 ) by L1722 , L1789 , XXREAL_0:2;
thus L1792: thesis by L1791 , L1734 , L1789 , L1790 , XXREAL_0:2;
end;
end;
thus L1794: C283 , C284 are_fiberwise_equipotent  by L1786 , L1724 , L1725 , L1756 , L1757 , L1774 , L1471;
L1795: ( D228 . D122 ) = ( C286 - 1 ) by L1728 , L1760;
thus L1796:now
let C289 being (Element of ( NAT ));
assume that
L1797: ( C281 . D121 ) <= C289
and
L1798: C289 <= ( D228 . D122 );
L1799: C289 < C286 by L1795 , L1798 , XREAL_1:146 , XXREAL_0:2;
L1800: C289 <= C285 by L1799 , L1733 , L1726 , L1727 , L1728 , L1738 , L1453;
L1801: ( D230 . ( intpos C256 ) ) >= ( D230 . ( intpos C289 ) ) by L1800 , L1731 , L1797;
L1802: ( D228 . ( intpos C256 ) ) >= ( D230 . ( intpos C289 ) ) by L1801 , L1760;
thus L1803: ( D228 . ( intpos C256 ) ) >= ( D228 . ( intpos C289 ) ) by L1802 , L1760;
end;
thus L1804:now
let C290 being (Element of ( NAT ));
assume that
L1805: ( D228 . D122 ) < C290
and
L1806: C290 <= ( C281 . D122 );
L1807: ( ( D228 . D122 ) + 1 ) = C286 by L1728 , L1760;
L1808: C286 <= C290 by L1807 , L1805 , INT_1:7;
L1809: ( D230 . ( intpos C256 ) ) <= ( D230 . ( intpos C290 ) ) by L1808 , L1732 , L1806;
L1810: ( D228 . ( intpos C256 ) ) <= ( D230 . ( intpos C290 ) ) by L1809 , L1760;
thus L1811: ( D228 . ( intpos C256 ) ) <= ( D228 . ( intpos C290 ) ) by L1810 , L1760;
end;
thus L1812: thesis by L1774 , L1734 , L1780 , L1512;
end;
L1813: (for B354 being (Element of ( NAT )) holds S7[ B354 ]) from NAT_1:sch 1(L1714 , L1538);
thus L1814: thesis by L1813 , L1522 , L1524 , L1525 , L1526 , L1528 , L1529 , L1530 , L1531 , L1532 , L1534 , L1535 , L1713;
end;
L1815: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B355 being ( 0 ) -started (State of ( SCMPDS )) holds (for B356 , B357 , B358 being (Element of ( NAT )) holds ((( B355 . ( GBP ) ) = ( 0 ) & ( B355 . D122 ) = ( B357 + ( B355 . D123 ) ) & B357 = ( ( B355 . D121 ) - 1 ) & ( B355 . D120 ) = B356 & B356 >= ( B358 + 1 ) & B356 <= B357 & B358 >= 7) implies (D115 is_closed_on B355 , R4 & D115 is_halting_on B355 , R4)))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D234 = ( GBP );
let C291 being ( 0 ) -started (State of ( SCMPDS ));
let C292 , C293 , C294 being (Element of ( NAT ));
assume that
L1816: ( C291 . D234 ) = ( 0 )
and
L1817: ( C291 . D122 ) = ( C293 + ( C291 . D123 ) )
and
L1818: C293 = ( ( C291 . D121 ) - 1 )
and
L1819: ( C291 . D120 ) = C292
and
L1820: C292 >= ( C294 + 1 )
and
L1821: C292 <= C293
and
L1822: C294 >= 7;
L1823: ( C294 + 1 ) >= ( 7 + 1 ) by L1822 , XREAL_1:6;
L1824: C292 >= 8 by L1823 , L1820 , XXREAL_0:2;
L1825: ( DataLoc (( C291 . D234 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1816 , SCMP_GCD:1;
L1826:
now
let C295 being ( 0 ) -started (State of ( SCMPDS ));
let R6 being (Instruction-Sequence of ( SCMPDS ));
assume that
L1827: ( C295 . D122 ) = ( ( ( C295 . D121 ) - 1 ) + ( C295 . D123 ) )
and
L1828: C292 <= ( ( C295 . D121 ) - 1 )
and
L1829: ( C295 . D120 ) = ( C291 . D120 )
and
L1830: ( C295 . D234 ) = ( C291 . D234 )
and
L1831: ( C295 . ( DataLoc (( C291 . D234 ) , 5) ) ) > ( 0 );
set D235 = ( IExec (D114 , R6 , C295) );
reconsider D236 = ( ( C295 . D121 ) - 1 ) as (Element of ( NAT )) by L1828 , INT_1:3;
L1832: ( C295 . D122 ) = ( D236 + ( C295 . D123 ) ) by L1827;
thus L1833: ( D235 . D234 ) = ( C295 . D234 ) by L1832 , L1816 , L1819 , L1824 , L1825 , L1828 , L1829 , L1830 , L1831 , L1317;
thus L1834: (D114 is_closed_on C295 , R6 & D114 is_halting_on C295 , R6) by L1816 , L1819 , L1824 , L1825 , L1828 , L1829 , L1830 , L1831 , L1832 , L1317;
thus L1835: ( D235 . ( DataLoc (( C291 . D234 ) , 5) ) ) < ( C295 . ( DataLoc (( C291 . D234 ) , 5) ) ) by L1816 , L1819 , L1824 , L1825 , L1828 , L1829 , L1830 , L1831 , L1832 , L1317;
thus L1836: ( D235 . D122 ) = ( ( ( D235 . D121 ) - 1 ) + ( D235 . D123 ) ) by L1816 , L1819 , L1824 , L1825 , L1828 , L1829 , L1830 , L1831 , L1832 , L1317;
L1837: ( D235 . D121 ) >= ( C295 . D121 ) by L1816 , L1819 , L1824 , L1825 , L1828 , L1829 , L1830 , L1831 , L1832 , L1317;
L1838: ( ( D235 . D121 ) - 1 ) >= ( ( C295 . D121 ) - 1 ) by L1837 , XREAL_1:9;
thus L1839: C292 <= ( ( D235 . D121 ) - 1 ) by L1838 , L1828 , XXREAL_0:2;
thus L1840: ( D235 . D120 ) = ( C295 . D120 ) by L1816 , L1819 , L1824 , L1825 , L1828 , L1829 , L1830 , L1831 , L1832 , L1317;
end;
thus L1841: thesis by L1826 , L1817 , L1818 , L1821 , L124;
end;
L1842: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B359 being ( 0 ) -started (State of ( SCMPDS )) holds (( B359 . ( GBP ) ) = ( 0 ) implies (( ( IExec (D106 , R4 , ( Initialize B359 )) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (D106 , R4 , ( Initialize B359 )) ) . D119 ) = ( B359 . D119 ) & ( ( IExec (D106 , R4 , ( Initialize B359 )) ) . D120 ) = ( B359 . D120 ) & ( ( IExec (D106 , R4 , ( Initialize B359 )) ) . D121 ) = ( ( B359 . D120 ) + 1 ) & ( ( IExec (D106 , R4 , ( Initialize B359 )) ) . D122 ) = ( B359 . D122 ) & ( ( IExec (D106 , R4 , ( Initialize B359 )) ) . D123 ) = ( ( B359 . D122 ) - ( B359 . D120 ) ) & (for B360 being (Element of ( NAT )) holds (B360 >= 8 implies ( ( IExec (D106 , R4 , ( Initialize B359 )) ) . ( intpos B360 ) ) = ( B359 . ( intpos B360 ) )))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D237 = ( GBP );
let C296 being ( 0 ) -started (State of ( SCMPDS ));
set D238 = ( Initialize C296 );
set D239 = ( IExec (( ( ( D102 ';' D103 ) ';' D104 ) ';' D105 ) , R4 , ( Initialize C296 )) );
set D240 = ( IExec (( ( D102 ';' D103 ) ';' D104 ) , R4 , ( Initialize C296 )) );
set D241 = ( IExec (( D102 ';' D103 ) , R4 , ( Initialize C296 )) );
set D242 = ( Exec (D102 , D238) );
assume L1843: ( C296 . D237 ) = ( 0 );
L1844: ( D238 . D237 ) = ( 0 ) by L1843 , SCMPDS_5:15;
L1845: ( DataLoc (( D238 . D237 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1844 , SCMP_GCD:1;
L1846: ( D242 . D123 ) = ( D238 . ( DataLoc (( D238 . D237 ) , 4) ) ) by L1845 , SCMPDS_2:47
.= ( D238 . ( intpos ( ( 0 ) + 4 ) ) ) by L1844 , SCMP_GCD:1
.= ( C296 . D122 ) by SCMPDS_5:15;
L1847: ( D238 . D122 ) = ( C296 . D122 ) by SCMPDS_5:15;
L1848: ( D242 . D122 ) = ( C296 . D122 ) by L1847 , L1845 , AMI_3:10 , SCMPDS_2:47;
L1849: ( D238 . D119 ) = ( C296 . D119 ) by SCMPDS_5:15;
L1850: ( D242 . D119 ) = ( C296 . D119 ) by L1849 , L1845 , AMI_3:10 , SCMPDS_2:47;
L1851: ( D242 . D237 ) = ( 0 ) by L1844 , L1845 , AMI_3:10 , SCMPDS_2:47;
L1852: ( DataLoc (( D242 . D237 ) , 5) ) = ( intpos ( ( 0 ) + 5 ) ) by L1851 , SCMP_GCD:1;
L1853: ( D241 . D237 ) = ( ( Exec (D103 , D242) ) . D237 ) by SCMPDS_5:42
.= ( 0 ) by L1851 , L1852 , AMI_3:10 , SCMPDS_2:50;
L1854: ( DataLoc (( D241 . D237 ) , 3) ) = ( intpos ( ( 0 ) + 3 ) ) by L1853 , SCMP_GCD:1;
L1855: ( D241 . D122 ) = ( ( Exec (D103 , D242) ) . D122 ) by SCMPDS_5:42
.= ( C296 . D122 ) by L1848 , L1852 , AMI_3:10 , SCMPDS_2:50;
L1856: ( D240 . D122 ) = ( ( Exec (D104 , D241) ) . D122 ) by SCMPDS_5:41
.= ( C296 . D122 ) by L1855 , L1854 , AMI_3:10 , SCMPDS_2:47;
L1857: ( D238 . D120 ) = ( C296 . D120 ) by SCMPDS_5:15;
L1858: ( D242 . D120 ) = ( C296 . D120 ) by L1857 , L1845 , AMI_3:10 , SCMPDS_2:47;
L1859: ( D241 . D123 ) = ( ( Exec (D103 , D242) ) . D123 ) by SCMPDS_5:42
.= ( ( D242 . D123 ) - ( D242 . ( DataLoc (( D242 . D237 ) , 2) ) ) ) by L1852 , SCMPDS_2:50
.= ( ( D242 . D123 ) - ( D242 . ( intpos ( ( 0 ) + 2 ) ) ) ) by L1851 , SCMP_GCD:1
.= ( ( C296 . D122 ) - ( C296 . D120 ) ) by L1857 , L1845 , L1846 , AMI_3:10 , SCMPDS_2:47;
L1860: ( D240 . D123 ) = ( ( Exec (D104 , D241) ) . D123 ) by SCMPDS_5:41
.= ( ( C296 . D122 ) - ( C296 . D120 ) ) by L1859 , L1854 , AMI_3:10 , SCMPDS_2:47;
L1861: ( D241 . D120 ) = ( ( Exec (D103 , D242) ) . D120 ) by SCMPDS_5:42
.= ( C296 . D120 ) by L1858 , L1852 , AMI_3:10 , SCMPDS_2:50;
L1862: ( D241 . D119 ) = ( ( Exec (D103 , D242) ) . D119 ) by SCMPDS_5:42
.= ( C296 . D119 ) by L1850 , L1852 , AMI_3:10 , SCMPDS_2:50;
L1863: ( D240 . D119 ) = ( ( Exec (D104 , D241) ) . D119 ) by SCMPDS_5:41
.= ( C296 . D119 ) by L1862 , L1854 , AMI_3:10 , SCMPDS_2:47;
L1864: ( D240 . D237 ) = ( ( Exec (D104 , D241) ) . D237 ) by SCMPDS_5:41
.= ( 0 ) by L1853 , L1854 , AMI_3:10 , SCMPDS_2:47;
L1865: ( DataLoc (( D240 . D237 ) , 3) ) = ( intpos ( ( 0 ) + 3 ) ) by L1864 , SCMP_GCD:1;
L1866: ( D240 . D121 ) = ( ( Exec (D104 , D241) ) . D121 ) by SCMPDS_5:41
.= ( D241 . ( DataLoc (( D241 . D237 ) , 2) ) ) by L1854 , SCMPDS_2:47
.= ( C296 . D120 ) by L1853 , L1861 , SCMP_GCD:1;
L1867: ( D240 . D120 ) = ( ( Exec (D104 , D241) ) . D120 ) by SCMPDS_5:41
.= ( C296 . D120 ) by L1861 , L1854 , AMI_3:10 , SCMPDS_2:47;
thus L1868: ( D239 . D237 ) = ( ( Exec (D105 , D240) ) . D237 ) by SCMPDS_5:41
.= ( 0 ) by L1864 , L1865 , AMI_3:10 , SCMPDS_2:48;
thus L1869: ( D239 . D119 ) = ( ( Exec (D105 , D240) ) . D119 ) by SCMPDS_5:41
.= ( C296 . D119 ) by L1863 , L1865 , AMI_3:10 , SCMPDS_2:48;
thus L1870: ( D239 . D120 ) = ( ( Exec (D105 , D240) ) . D120 ) by SCMPDS_5:41
.= ( C296 . D120 ) by L1867 , L1865 , AMI_3:10 , SCMPDS_2:48;
thus L1871: ( D239 . D121 ) = ( ( Exec (D105 , D240) ) . D121 ) by SCMPDS_5:41
.= ( ( C296 . D120 ) + 1 ) by L1866 , L1865 , SCMPDS_2:48;
thus L1872: ( D239 . D122 ) = ( ( Exec (D105 , D240) ) . D122 ) by SCMPDS_5:41
.= ( C296 . D122 ) by L1856 , L1865 , AMI_3:10 , SCMPDS_2:48;
thus L1873: ( D239 . D123 ) = ( ( Exec (D105 , D240) ) . D123 ) by SCMPDS_5:41
.= ( ( C296 . D122 ) - ( C296 . D120 ) ) by L1860 , L1865 , AMI_3:10 , SCMPDS_2:48;
L1874:
now
let C297 being (Element of ( NAT ));
assume L1875: C297 >= 8;
L1876: C297 > 5 by L1875 , XXREAL_0:2;
thus L1877: ( D242 . ( intpos C297 ) ) = ( D238 . ( intpos C297 ) ) by L1876 , L1845 , AMI_3:10 , SCMPDS_2:47
.= ( C296 . ( intpos C297 ) ) by SCMPDS_5:15;
end;
L1878:
now
let C298 being (Element of ( NAT ));
assume L1879: C298 >= 8;
L1880: C298 > 5 by L1879 , XXREAL_0:2;
thus L1881: ( D241 . ( intpos C298 ) ) = ( ( Exec (D103 , D242) ) . ( intpos C298 ) ) by SCMPDS_5:42
.= ( D242 . ( intpos C298 ) ) by L1852 , L1880 , AMI_3:10 , SCMPDS_2:50
.= ( C296 . ( intpos C298 ) ) by L1874 , L1879;
end;
L1882:
now
let C299 being (Element of ( NAT ));
assume L1883: C299 >= 8;
L1884: C299 > 3 by L1883 , XXREAL_0:2;
thus L1885: ( D240 . ( intpos C299 ) ) = ( ( Exec (D104 , D241) ) . ( intpos C299 ) ) by SCMPDS_5:41
.= ( D241 . ( intpos C299 ) ) by L1854 , L1884 , AMI_3:10 , SCMPDS_2:47
.= ( C296 . ( intpos C299 ) ) by L1878 , L1883;
end;
thus L1886:now
let C300 being (Element of ( NAT ));
assume L1887: C300 >= 8;
L1888: C300 > 3 by L1887 , XXREAL_0:2;
thus L1889: ( D239 . ( intpos C300 ) ) = ( ( Exec (D105 , D240) ) . ( intpos C300 ) ) by SCMPDS_5:41
.= ( D240 . ( intpos C300 ) ) by L1865 , L1888 , AMI_3:10 , SCMPDS_2:48
.= ( C296 . ( intpos C300 ) ) by L1882 , L1887;
end;
end;
theorem
L1887: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B361 being ( 0 ) -started (State of ( SCMPDS )) holds (for B362 , B363 being (Element of ( NAT )) holds ((( B361 . ( GBP ) ) = ( 0 ) & ( B361 . ( intpos 2 ) ) = B362 & B362 >= ( B363 + 1 ) & B363 >= 7) implies (( Partition ) is_closed_on B361 , R4 & ( Partition ) is_halting_on B361 , R4)))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D243 = ( D106 ';' D115 );
let C301 being ( 0 ) -started (State of ( SCMPDS ));
let C302 , C303 being (Element of ( NAT ));
set D244 = ( IExec (D106 , R4 , ( Initialize C301 )) );
set D245 = ( GBP );
set D246 = R4;
assume that
L1888: ( C301 . D245 ) = ( 0 )
and
L1889: ( C301 . D120 ) = C302
and
L1890: C302 >= ( C303 + 1 )
and
L1891: C303 >= 7;
L1892: ( D244 . D120 ) = ( C301 . D120 ) by L1888 , L1842;
set D247 = C302;
L1893: ( D244 . D123 ) = ( ( C301 . D122 ) - ( C301 . D120 ) ) by L1888 , L1842;
L1894: ( D244 . D122 ) = ( D247 + ( D244 . D123 ) ) by L1893 , L1888 , L1889 , L1842;
L1895: ( D244 . D121 ) = ( ( C301 . D120 ) + 1 ) by L1888 , L1842;
L1896: ( C301 . D120 ) = ( ( D244 . D121 ) - 1 ) by L1895;
L1897: ( D244 . D245 ) = ( 0 ) by L1888 , L1842;
L1898: ( ( Initialize D244 ) . ( GBP ) ) = ( D244 . ( GBP ) ) by SCMPDS_5:15;
L1899: ( ( Initialize D244 ) . D120 ) = ( D244 . D120 ) by SCMPDS_5:15;
L1900: ( ( Initialize D244 ) . D121 ) = ( D244 . D121 ) by SCMPDS_5:15;
L1901: ( ( Initialize D244 ) . D122 ) = ( D244 . D122 ) by SCMPDS_5:15;
L1902: ( ( Initialize D244 ) . D123 ) = ( D244 . D123 ) by SCMPDS_5:15;
L1903: D115 is_halting_on ( Initialize D244 ) , D246 by L1889 , L1890 , L1891 , L1892 , L1896 , L1894 , L1815 , L1897 , L1898 , L1899 , L1900 , L1901 , L1902;
L1904: D115 is_halting_on D244 , D246
proof
L1905: ( R4 +* ( stop D115 ) ) halts_on ( Initialize ( Initialize D244 ) ) by L1903 , SCMPDS_6:def 3;
thus L1906: thesis by L1905 , SCMPDS_6:def 3;
end;
L1907: D115 is_closed_on ( Initialize D244 ) , D246 by L1889 , L1890 , L1891 , L1897 , L1892 , L1896 , L1894 , L1815 , L1898 , L1899 , L1900 , L1901 , L1902;
L1908: D115 is_closed_on D244 , D246
proof
L1909: (for B364 being (Element of ( NAT )) holds ( IC ( Comput (( R4 +* ( stop D115 ) ) , ( Initialize ( Initialize D244 ) ) , B364) ) ) in ( dom ( stop D115 ) )) by L1907 , SCMPDS_6:def 2;
thus L1910: thesis by L1909 , SCMPDS_6:def 2;
end;
L1911: D243 is_closed_on C301 , R4 by L1908 , L1904 , SCPISORT:9;
L1912: D243 is_halting_on C301 , R4 by L1908 , L1904 , SCPISORT:9;
L1913: ( D243 ';' D116 ) is_closed_on C301 , R4 by L1912 , L1911 , SCPISORT:10;
L1914: ( D243 ';' D116 ) is_halting_on C301 , R4 by L1911 , L1912 , SCPISORT:10;
L1915: ( ( D243 ';' D116 ) ';' D117 ) is_halting_on C301 , R4 by L1914 , L1913 , SCPISORT:10;
L1916: ( ( D243 ';' D116 ) ';' D117 ) is_closed_on C301 , R4 by L1913 , L1914 , SCPISORT:10;
thus L1917: thesis by L1916 , L1915 , SCPISORT:10;
end;
theorem
L1918: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B365 being ( 0 ) -started (State of ( SCMPDS )) holds (for B366 , B367 , B368 being (Element of ( NAT )) holds (for B369 , B370 being (FinSequence of ( INT )) holds ((( B365 . ( GBP ) ) = ( 0 ) & ( ( B365 . ( intpos 4 ) ) - ( B365 . ( intpos 2 ) ) ) > ( 0 ) & ( B365 . ( intpos 2 ) ) = B366 & B366 >= ( B367 + 1 ) & ( B365 . ( intpos 4 ) ) <= ( B367 + B368 ) & B367 >= 7 & B369 is_FinSequence_on B365 , B367 & ( len B369 ) = B368 & B370 is_FinSequence_on ( IExec (( Partition ) , R4 , B365) ) , B367 & ( len B370 ) = B368) implies (( ( IExec (( Partition ) , R4 , B365) ) . ( GBP ) ) = ( 0 ) & ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos 1 ) ) = ( B365 . ( intpos 1 ) ) & B369 , B370 are_fiberwise_equipotent  & (ex B371 being (Element of ( NAT )) st (B371 = ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos 4 ) ) & B366 <= B371 & B371 <= ( B365 . ( intpos 4 ) ) & (for B372 being (Element of ( NAT )) holds ((B366 <= B372 & B372 < B371) implies ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos B371 ) ) >= ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos B372 ) ))) & (for B373 being (Element of ( NAT )) holds ((B371 < B373 & B373 <= ( B365 . ( intpos 4 ) )) implies ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos B371 ) ) <= ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos B373 ) ))) & (for B374 being (Element of ( NAT )) holds ((B374 >= ( B367 + 1 ) & (B374 < ( B365 . ( intpos 2 ) ) or B374 > ( B365 . ( intpos 4 ) ))) implies ( ( IExec (( Partition ) , R4 , B365) ) . ( intpos B374 ) ) = ( B365 . ( intpos B374 ) )))))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D248 = ( D106 ';' D115 );
let C304 being ( 0 ) -started (State of ( SCMPDS ));
let C305 , C306 , C307 being (Element of ( NAT ));
let C308 , C309 being (FinSequence of ( INT ));
L1919: ( Initialize C304 ) = C304 by MEMSTR_0:44;
set D249 = ( IExec (( Partition ) , R4 , C304) );
set D250 = ( IExec (D106 , R4 , C304) );
set D251 = R4;
set D252 = ( IExec (( D106 ';' D115 ) , R4 , C304) );
set D253 = ( GBP );
L1920: ( D250 . D253 ) = ( ( Initialize D250 ) . D253 ) by SCMPDS_5:15;
L1921: ( D250 . D119 ) = ( ( Initialize D250 ) . D119 ) by SCMPDS_5:15;
L1922: ( D250 . D120 ) = ( ( Initialize D250 ) . D120 ) by SCMPDS_5:15;
L1923: ( D250 . D121 ) = ( ( Initialize D250 ) . D121 ) by SCMPDS_5:15;
L1924: ( D250 . D122 ) = ( ( Initialize D250 ) . D122 ) by SCMPDS_5:15;
L1925: ( D250 . D123 ) = ( ( Initialize D250 ) . D123 ) by SCMPDS_5:15;
assume that
L1926: ( C304 . D253 ) = ( 0 )
and
L1927: ( ( C304 . D122 ) - ( C304 . D120 ) ) > ( 0 )
and
L1928: ( C304 . D120 ) = C305
and
L1929: C305 >= ( C306 + 1 )
and
L1930: ( C304 . D122 ) <= ( C306 + C307 )
and
L1931: C306 >= 7;
L1932: ( D250 . ( GBP ) ) = ( 0 ) by L1926 , L1842 , L1919;
L1933: ( D250 . D119 ) = ( C304 . D119 ) by L1926 , L1842 , L1919;
L1934: ( C306 + 1 ) >= ( 7 + 1 ) by L1931 , XREAL_1:6;
L1935: C305 >= 8 by L1934 , L1929 , XXREAL_0:2;
L1936: C305 > 1 by L1935 , XXREAL_0:2;
L1937: C305 > 4 by L1935 , XXREAL_0:2;
L1938: ( C305 - C306 ) >= 1 by L1929 , XREAL_1:19;
reconsider D254 = ( C305 - C306 ) as (Element of ( NAT )) by L1938 , INT_1:3;
L1939: C305 = ( C306 + D254 );
L1940: ( D250 . D122 ) = ( C304 . D122 ) by L1926 , L1842 , L1919;
set D255 = C305;
L1941: ( D250 . D123 ) = ( ( C304 . D122 ) - ( C304 . D120 ) ) by L1926 , L1842 , L1919;
L1942: ( D250 . D122 ) = ( D255 + ( D250 . D123 ) ) by L1941 , L1926 , L1928 , L1842 , L1919;
set D256 = ( IExec (D115 , D251 , ( Initialize D250 )) );
consider C310 being (FinSequence of ( INT )) such that L1943: ( len C310 ) = C307 and L1944: (for B375 being (Element of ( NAT )) holds ((1 <= B375 & B375 <= ( len C310 )) implies ( C310 . B375 ) = ( D256 . ( intpos ( C306 + B375 ) ) ))) by SCPISORT:1;
L1945: C310 is_FinSequence_on D256 , C306 by L1944 , SCPISORT:def 1;
L1946: C305 < ( C304 . D122 ) by L1927 , L1928 , XREAL_1:47;
L1947: C305 < ( C306 + C307 ) by L1946 , L1930 , XXREAL_0:2;
L1948: D254 <= ( len C310 ) by L1947 , L1943 , XREAL_1:20;
L1949: ( D250 . D120 ) = ( C304 . D120 ) by L1926 , L1842 , L1919;
L1950: ( D250 . D121 ) = ( ( C304 . D120 ) + 1 ) by L1926 , L1842 , L1919;
L1951: ( C304 . D120 ) = ( ( D250 . D121 ) - 1 ) by L1950;
L1952: ( ( Initialize D250 ) . ( GBP ) ) = ( D250 . ( GBP ) ) by SCMPDS_5:15;
L1953: ( ( Initialize D250 ) . D120 ) = ( D250 . D120 ) by SCMPDS_5:15;
L1954: ( ( Initialize D250 ) . D121 ) = ( D250 . D121 ) by SCMPDS_5:15;
L1955: ( ( Initialize D250 ) . D122 ) = ( D250 . D122 ) by SCMPDS_5:15;
L1956: ( ( Initialize D250 ) . D123 ) = ( D250 . D123 ) by SCMPDS_5:15;
L1957: D115 is_halting_on ( Initialize D250 ) , D251 by L1928 , L1929 , L1931 , L1932 , L1949 , L1942 , L1815 , L1951 , L1952 , L1953 , L1954 , L1955 , L1956;
L1958: D115 is_halting_on D250 , D251
proof
L1959: ( R4 +* ( stop D115 ) ) halts_on ( Initialize ( Initialize D250 ) ) by L1957 , SCMPDS_6:def 3;
thus L1960: thesis by L1959 , SCMPDS_6:def 3;
end;
L1961: ( C304 . D120 ) < ( D250 . D121 ) by L1950 , XREAL_1:29;
L1962: ( C306 + 1 ) <= ( D250 . D121 ) by L1961 , L1928 , L1929 , XXREAL_0:2;
L1963: D115 is_closed_on ( Initialize D250 ) , D251 by L1928 , L1929 , L1931 , L1932 , L1949 , L1951 , L1942 , L1815 , L1952 , L1953 , L1954 , L1955 , L1956;
L1964: D115 is_closed_on D250 , D251
proof
L1965: (for B376 being (Element of ( NAT )) holds ( IC ( Comput (( R4 +* ( stop D115 ) ) , ( Initialize ( Initialize D250 ) ) , B376) ) ) in ( dom ( stop D115 ) )) by L1963 , SCMPDS_6:def 2;
thus L1966: thesis by L1965 , SCMPDS_6:def 2;
end;
L1967: D248 is_halting_on C304 , R4 by L1964 , L1958 , L1919 , SCPISORT:9;
consider C311 being (FinSequence of ( INT )) such that L1968: ( len C311 ) = C307 and L1969: (for B377 being (Element of ( NAT )) holds ((1 <= B377 & B377 <= ( len C311 )) implies ( C311 . B377 ) = ( D250 . ( intpos ( C306 + B377 ) ) ))) by SCPISORT:1;
L1970: C311 is_FinSequence_on ( Initialize D250 ) , C306
proof
let C312 being (Element of ( NAT ));
assume L1971: (1 <= C312 & C312 <= ( len C311 ));
L1972: ( C311 . C312 ) = ( D250 . ( intpos ( C306 + C312 ) ) ) by L1971 , L1969;
thus L1973: thesis by L1972 , SCMPDS_5:15;
end;
L1974: C311 , C310 are_fiberwise_equipotent  by L1970 , L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L1975: ( D256 . D122 ) > ( 0 ) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
reconsider D257 = ( D256 . D122 ) as (Element of ( NAT )) by L1975 , INT_1:3;
L1976: ( D256 . D122 ) >= C305 by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L1977: ( D257 - C306 ) >= ( C305 - C306 ) by L1976 , XREAL_1:9;
reconsider D258 = ( D257 - C306 ) as (Element of ( NAT )) by L1977 , L1938 , INT_1:3;
L1978: ( D257 - C306 ) >= 1 by L1938 , L1977 , XXREAL_0:2;
L1979: ( D256 . D120 ) = C305 by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L1980: ( D252 . D120 ) = C305 by L1979 , L1964 , L1958 , SCPISORT:7;
L1981: ( D252 . D122 ) = D257 by L1964 , L1958 , SCPISORT:7;
L1982: ( D256 . D253 ) = ( 0 ) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L1983: ( D252 . D253 ) = ( 0 ) by L1982 , L1964 , L1958 , SCPISORT:7;
L1984: ( DataLoc (( D252 . D253 ) , 6) ) = ( intpos ( ( 0 ) + 6 ) ) by L1983 , SCMP_GCD:1;
set D259 = ( IExec (( ( D248 ';' D116 ) ';' D117 ) , R4 , C304) );
set D260 = ( IExec (( D248 ';' D116 ) , R4 , C304) );
assume that
L1985: C308 is_FinSequence_on C304 , C306
and
L1986: ( len C308 ) = C307;
assume that
L1987: C309 is_FinSequence_on D249 , C306
and
L1988: ( len C309 ) = C307;
L1989: ( dom C311 ) = ( Seg C307 ) by L1968 , FINSEQ_1:def 3;
L1990:
now
let C313 being Nat;
reconsider D261 = C313 as (Element of ( NAT )) by ORDINAL1:def 12;
assume L1991: C313 in ( dom C311 );
L1992: 1 <= C313 by L1991 , L1989 , FINSEQ_1:1;
L1993: ( C313 + C306 ) >= ( C306 + 1 ) by L1992 , XREAL_1:6;
L1994: ( C306 + C313 ) >= 8 by L1993 , L1934 , XXREAL_0:2;
L1995: C313 <= C307 by L1989 , L1991 , FINSEQ_1:1;
thus L1996: ( C311 . C313 ) = ( D250 . ( intpos ( C306 + D261 ) ) ) by L1995 , L1968 , L1969 , L1992
.= ( C304 . ( intpos ( C306 + D261 ) ) ) by L1926 , L1994 , L1842 , L1919
.= ( C308 . C313 ) by L1985 , L1986 , L1992 , L1995 , SCPISORT:def 1;
end;
L1997: D248 is_closed_on C304 , R4 by L1964 , L1958 , L1919 , SCPISORT:9;
L1998: ( D248 ';' D116 ) is_closed_on C304 , R4 by L1997 , L1967 , SCPISORT:10;
L1999: ( D256 . D122 ) <= ( D250 . D122 ) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L2000: D257 <= ( C306 + C307 ) by L1999 , L1930 , L1940 , XXREAL_0:2;
L2001: D258 <= ( len C310 ) by L2000 , L1943 , XREAL_1:20;
L2002: ( D260 . D124 ) = ( ( Exec (D116 , D252) ) . D124 ) by L1997 , L1967 , SCMPDS_7:31
.= ( D252 . ( DataLoc (( D252 . D122 ) , ( 0 )) ) ) by L1984 , SCMPDS_2:47
.= ( D252 . ( intpos ( D257 + ( 0 ) ) ) ) by L1981 , SCMP_GCD:1
.= ( D256 . ( intpos D257 ) ) by L1964 , L1958 , SCPISORT:7;
L2003: ( D260 . D122 ) = ( ( Exec (D116 , D252) ) . D122 ) by L1997 , L1967 , SCMPDS_7:31
.= D257 by L1981 , L1984 , AMI_3:10 , SCMPDS_2:47;
L2004: ( DataLoc (( D260 . D122 ) , ( 0 )) ) = ( intpos ( D257 + ( 0 ) ) ) by L2003 , SCMP_GCD:1;
L2005: ( D256 . D119 ) = ( D250 . D119 ) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1921 , L1922 , L1923 , L1924 , L1925;
L2006: ( D260 . D119 ) = ( ( Exec (D116 , D252) ) . D119 ) by L1997 , L1967 , SCMPDS_7:31
.= ( D252 . D119 ) by L1984 , AMI_3:10 , SCMPDS_2:47
.= ( C304 . D119 ) by L1933 , L2005 , L1964 , L1958 , SCPISORT:7;
L2007: ( D256 . D122 ) >= 8 by L1976 , L1935 , XXREAL_0:2;
L2008: D257 > 2 by L2007 , XXREAL_0:2;
L2009: ( D260 . D253 ) = ( ( Exec (D116 , D252) ) . D253 ) by L1997 , L1967 , SCMPDS_7:31
.= ( 0 ) by L1983 , L1984 , AMI_3:10 , SCMPDS_2:47;
L2010: ( D260 . D120 ) = ( ( Exec (D116 , D252) ) . D120 ) by L1997 , L1967 , SCMPDS_7:31
.= C305 by L1980 , L1984 , AMI_3:10 , SCMPDS_2:47;
L2011: ( D248 ';' D116 ) is_halting_on C304 , R4 by L1997 , L1967 , SCPISORT:10;
L2012: ( ( D248 ';' D116 ) ';' D117 ) is_halting_on C304 , R4 by L2011 , L1998 , SCPISORT:10;
L2013: ( D259 . D120 ) = ( ( Exec (D117 , D260) ) . D120 ) by L1998 , L2011 , SCMPDS_7:31
.= C305 by L2010 , L2004 , L2008 , AMI_3:10 , SCMPDS_2:47;
L2014: ( DataLoc (( D259 . D120 ) , ( 0 )) ) = ( intpos ( C305 + ( 0 ) ) ) by L2013 , SCMP_GCD:1;
L2015: D257 > 6 by L2007 , XXREAL_0:2;
L2016: D257 > 1 by L2007 , XXREAL_0:2;
L2017: ( D259 . D124 ) = ( ( Exec (D117 , D260) ) . D124 ) by L1998 , L2011 , SCMPDS_7:31
.= ( D256 . ( intpos D257 ) ) by L2002 , L2004 , L2015 , AMI_3:10 , SCMPDS_2:47;
L2018: ( D259 . D253 ) = ( ( Exec (D117 , D260) ) . D253 ) by L1998 , L2011 , SCMPDS_7:31
.= ( 0 ) by L1929 , L1976 , L2009 , L2004 , AMI_3:10 , SCMPDS_2:47;
L2019: ( ( D248 ';' D116 ) ';' D117 ) is_closed_on C304 , R4 by L1998 , L2011 , SCPISORT:10;
L2020: ( D249 . ( intpos C305 ) ) = ( ( Exec (D118 , D259) ) . ( intpos C305 ) ) by L2019 , L2012 , SCMPDS_7:31
.= ( D259 . ( DataLoc (( D259 . D253 ) , 6) ) ) by L2014 , SCMPDS_2:47
.= ( D256 . ( intpos D257 ) ) by L2018 , L2017 , SCMP_GCD:1;
L2021:
now
let C314 being (Element of ( NAT ));
assume L2022: C314 >= 8;
L2023: C314 > 6 by L2022 , XXREAL_0:2;
thus L2024: ( D260 . ( intpos C314 ) ) = ( ( Exec (D116 , D252) ) . ( intpos C314 ) ) by L1997 , L1967 , SCMPDS_7:31
.= ( D252 . ( intpos C314 ) ) by L1984 , L2023 , AMI_3:10 , SCMPDS_2:47
.= ( D256 . ( intpos C314 ) ) by L1964 , L1958 , SCPISORT:7;
end;
L2025:
now
let C315 being (Element of ( NAT ));
assume that
L2026: C315 >= 8
and
L2027: C315 <> D257;
thus L2028: ( D259 . ( intpos C315 ) ) = ( ( Exec (D117 , D260) ) . ( intpos C315 ) ) by L1998 , L2011 , SCMPDS_7:31
.= ( D260 . ( intpos C315 ) ) by L2004 , L2027 , AMI_3:10 , SCMPDS_2:47
.= ( D256 . ( intpos C315 ) ) by L2021 , L2026;
end;
L2029:
now
let C316 being (Element of ( NAT ));
assume that
L2030: C316 >= 8
and
L2031: C316 <> D257
and
L2032: C316 <> C305;
thus L2033: ( D249 . ( intpos C316 ) ) = ( ( Exec (D118 , D259) ) . ( intpos C316 ) ) by L2019 , L2012 , SCMPDS_7:31
.= ( D259 . ( intpos C316 ) ) by L2014 , L2032 , AMI_3:10 , SCMPDS_2:47
.= ( D256 . ( intpos C316 ) ) by L2025 , L2030 , L2031;
end;
L2034:
now
let C317 being (Element of ( NAT ));
assume that
L2035: C317 <> D254
and
L2036: C317 <> D258
and
L2037: 1 <= C317
and
L2038: C317 <= ( len C310 );
L2039: ( C317 + C306 ) <> C305 by L2035;
L2040: ( C317 + C306 ) >= ( C306 + 1 ) by L2037 , XREAL_1:6;
L2041: ( C317 + C306 ) <> D257 by L2036;
thus L2042: ( C310 . C317 ) = ( D256 . ( intpos ( C306 + C317 ) ) ) by L1944 , L2037 , L2038
.= ( D249 . ( intpos ( C306 + C317 ) ) ) by L1934 , L2029 , L2039 , L2041 , L2040 , XXREAL_0:2
.= ( C309 . C317 ) by L1987 , L1988 , L1943 , L2037 , L2038 , SCPISORT:def 1;
end;
L2043: D257 = ( C306 + D258 );
L2044: ( C310 . D258 ) = ( D249 . ( intpos C305 ) ) by L2043 , L1944 , L2020 , L1978 , L2001
.= ( C309 . D254 ) by L1987 , L1988 , L1943 , L1938 , L1948 , L1939 , SCPISORT:def 1;
L2045: ( D259 . D119 ) = ( ( Exec (D117 , D260) ) . D119 ) by L1998 , L2011 , SCMPDS_7:31
.= ( C304 . D119 ) by L2006 , L2004 , L2016 , AMI_3:10 , SCMPDS_2:47;
thus L2046: ( D249 . D253 ) = ( ( Exec (D118 , D259) ) . D253 ) by L2019 , L2012 , SCMPDS_7:31
.= ( 0 ) by L1929 , L2018 , L2014 , AMI_3:10 , SCMPDS_2:47;
thus L2047: ( D249 . D119 ) = ( ( Exec (D118 , D259) ) . D119 ) by L2019 , L2012 , SCMPDS_7:31
.= ( C304 . D119 ) by L2045 , L2014 , L1936 , AMI_3:10 , SCMPDS_2:47;
L2048: D257 > 4 by L2007 , XXREAL_0:2;
L2049: ( D259 . D122 ) = ( ( Exec (D117 , D260) ) . D122 ) by L1998 , L2011 , SCMPDS_7:31
.= D257 by L2003 , L2004 , L2048 , AMI_3:10 , SCMPDS_2:47;
L2050: ( D259 . ( intpos D257 ) ) = ( ( Exec (D117 , D260) ) . ( intpos D257 ) ) by L1998 , L2011 , SCMPDS_7:31
.= ( D260 . ( DataLoc (( D260 . D120 ) , ( 0 )) ) ) by L2004 , SCMPDS_2:47
.= ( D260 . ( intpos ( C305 + ( 0 ) ) ) ) by L2010 , SCMP_GCD:1
.= ( D256 . ( intpos C305 ) ) by L1929 , L1934 , L2021 , XXREAL_0:2;
L2051:
now
per cases ;
suppose L2052: D257 = C305;

thus L2053: ( D249 . ( intpos D257 ) ) = ( D256 . ( intpos C305 ) ) by L2052 , L2020;
end;
suppose L2054: D257 <> C305;

thus L2055: ( D249 . ( intpos D257 ) ) = ( ( Exec (D118 , D259) ) . ( intpos D257 ) ) by L2019 , L2012 , SCMPDS_7:31
.= ( D256 . ( intpos C305 ) ) by L2050 , L2014 , L2054 , AMI_3:10 , SCMPDS_2:47;
end;
end;
L2057: ( C310 . D254 ) = ( D249 . ( intpos D257 ) ) by L2051 , L1944 , L1938 , L1948 , L1939
.= ( C309 . D258 ) by L1987 , L1988 , L1943 , L1978 , L2001 , L2043 , SCPISORT:def 1;
L2058: C310 , C309 are_fiberwise_equipotent  by L2057 , L1988 , L1943 , L1938 , L1948 , L1978 , L2001 , L2044 , L2034 , SCPISORT:3;
L2059: C311 , C309 are_fiberwise_equipotent  by L2058 , L1974 , CLASSES1:76;
thus L2060: C308 , C309 are_fiberwise_equipotent  by L2059 , L1986 , L1968 , L1990 , FINSEQ_2:9;
take D257;
thus L2061: ( D249 . D122 ) = ( ( Exec (D118 , D259) ) . D122 ) by L2019 , L2012 , SCMPDS_7:31
.= D257 by L2049 , L2014 , L1937 , AMI_3:10 , SCMPDS_2:47;
L2062: D255 = ( ( D250 . D121 ) - 1 ) by L1928 , L1950;
thus L2063: C305 <= D257 by L2062 , L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
thus L2064: D257 <= ( C304 . D122 ) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L2065: ( D250 . D121 ) = ( C305 + 1 ) by L1926 , L1928 , L1842 , L1919;
thus L2066:now
let C318 being (Element of ( NAT ));
assume that
L2067: C305 <= C318
and
L2068: C318 < D257;
per cases ;
suppose L2069: C318 = C305;

L2070: ( D250 . D121 ) <= D257 by L2069 , L2065 , L2068 , INT_1:7;
thus L2071: ( D249 . ( intpos D257 ) ) >= ( D249 . ( intpos C318 ) ) by L2070 , L2069 , L2020 , L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L2062 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L2051 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
end;
suppose L2072: C318 <> C305;

L2073: C305 < C318 by L2072 , L2067 , XXREAL_0:1;
L2074: ( D250 . D121 ) <= C318 by L2073 , L1928 , L1950 , INT_1:7;
L2075: ( D256 . ( intpos C305 ) ) >= ( D256 . ( intpos C318 ) ) by L2074 , L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L2062 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L2068 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
thus L2076: ( D249 . ( intpos D257 ) ) >= ( D249 . ( intpos C318 ) ) by L2075 , L1935 , L2051 , L2029 , L2067 , L2072 , XXREAL_0:2;
end;
end;
thus L2078:now
let C319 being (Element of ( NAT ));
assume that
L2079: D257 < C319
and
L2080: C319 <= ( C304 . D122 );
L2081: C305 < C319 by L1976 , L2079 , XXREAL_0:2;
L2082: ( D256 . ( intpos C305 ) ) <= ( D256 . ( intpos C319 ) ) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L2079 , L2080 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
thus L2083: ( D249 . ( intpos D257 ) ) <= ( D249 . ( intpos C319 ) ) by L2082 , L1935 , L2051 , L2029 , L2081 , XXREAL_0:2;
end;
thus L2084:now
let C320 being (Element of ( NAT ));
assume that
L2085: C320 >= ( C306 + 1 )
and
L2086: (C320 < ( C304 . D120 ) or C320 > ( C304 . D122 ));
L2087: C320 >= 8 by L1934 , L2085 , XXREAL_0:2;
L2088:
now
per cases  by L2086;
case L2089: C320 < ( C304 . D120 );
L2090: ( C304 . D120 ) < ( D250 . D121 ) by L1950 , XREAL_1:29;
thus L2091: C320 < ( D250 . D121 ) by L2090 , L2089 , XXREAL_0:2;
end;
case L2092: C320 > ( C304 . D122 );
thus L2093: C320 > ( D250 . D122 ) by L2092 , L1926 , L1842 , L1919;
end;
end;
L2095: ( D250 . ( intpos C320 ) ) = ( ( Initialize D250 ) . ( intpos C320 ) ) by SCMPDS_5:15;
L2096: (for B378 being (Element of ( NAT )) holds ((B378 >= ( C306 + 1 ) & (B378 < ( ( Initialize D250 ) . D121 ) or B378 > ( ( Initialize D250 ) . D122 ))) implies ( ( IExec (D115 , D251 , ( Initialize D250 )) ) . ( intpos B378 ) ) = ( ( Initialize D250 ) . ( intpos B378 ) ))) by L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L2062 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
L2097: (C320 <> C305 & C320 <> D257)
proof
per cases  by L2086;
suppose L2098: C320 < ( C304 . D120 );

thus L2099: thesis by L2098 , L1927 , L1928 , L1929 , L1930 , L1931 , L1932 , L1949 , L1940 , L1951 , L1942 , L1962 , L1968 , L1970 , L1943 , L1945 , L1521 , L1920 , L1922 , L1923 , L1924 , L1925;
end;
suppose L2100: C320 > ( C304 . D122 );

thus L2101: thesis by L2100 , L1940 , L1976 , L1999 , XXREAL_0:2;
end;
end;
thus L2103: ( D249 . ( intpos C320 ) ) = ( D256 . ( intpos C320 ) ) by L2097 , L1934 , L2029 , L2085 , XXREAL_0:2
.= ( D250 . ( intpos C320 ) ) by L2085 , L2088 , L2096 , L1923 , L1924 , L2095
.= ( C304 . ( intpos C320 ) ) by L1926 , L2087 , L1842 , L1919;
end;
end;
theorem
L2085: ( Partition ) is  halt-free  shiftable;
L2086: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B379 being ( 0 ) -started (State of ( SCMPDS )) holds (for B380 , B381 being (Element of ( NAT )) holds (( card ( QuickSort (B381 , B380) ) ) = 57 & (B380 >= 7 implies (( QuickSort (B381 , B380) ) is_halting_on B379 , R4 & (ex B382 , B383 being (FinSequence of ( INT )) st (( len B382 ) = B381 & B382 is_FinSequence_on B379 , B380 & ( len B383 ) = B381 & B383 is_FinSequence_on ( IExec (( QuickSort (B381 , B380) ) , R4 , B379) ) , B380 & B382 , B383 are_fiberwise_equipotent  & B383 is_non_decreasing_on 1 , B381))))))))
proof
let R4 being (Instruction-Sequence of ( SCMPDS ));
set D262 = ( DataLoc (( 0 ) , 1) );
reconsider D263 = ( Partition ) as  halt-free  shiftable (Program of ( SCMPDS ));
let C321 being ( 0 ) -started (State of ( SCMPDS ));
let C322 , C323 being (Element of ( NAT ));
L2087: ( Initialize C321 ) = C321 by MEMSTR_0:44;
set D264 = ( C322 + C323 );
set D265 = ( (( GBP ) , 2) := (( SBP ) , ( D264 + 1 )) );
set D266 = ( SubFrom (( GBP ) , 2 , ( SBP ) , D264) );
set D267 = ( (( GBP ) , 2) := (( SBP ) , D264) );
set D268 = ( (( GBP ) , 4) := (( SBP ) , ( D264 + 1 )) );
set D269 = ( (( SBP ) , ( D264 + 3 )) := (( SBP ) , ( D264 + 1 )) );
set D270 = ( (( SBP ) , ( D264 + 1 )) := (( GBP ) , 4) );
set D271 = ( (( SBP ) , ( D264 + 2 )) := (( GBP ) , 4) );
set D272 = ( AddTo (( SBP ) , ( D264 + 1 ) , ( - 1 )) );
set D273 = ( AddTo (( SBP ) , ( D264 + 2 ) , 1) );
set D274 = ( AddTo (( GBP ) , 1 , 2) );
set D275 = ( Load ( AddTo (( GBP ) , 1 , ( - 2 )) ) );
set D276 = ( ( ( ( ( D269 ';' D270 ) ';' D271 ) ';' D272 ) ';' D273 ) ';' D274 );
set D277 = ( ( ( D267 ';' D268 ) ';' D263 ) ';' D276 );
set D278 = ( if>0 (( GBP ) , 2 , D277 , D275) );
set D279 = ( ( D265 ';' D266 ) ';' D278 );
set D280 = ( while>0 (( GBP ) , 1 , D279) );
set D281 = ( ( GBP ) := ( 0 ) );
set D282 = ( ( SBP ) := 1 );
set D283 = ( (( SBP ) , D264) := ( C322 + 1 ) );
set D284 = ( (( SBP ) , ( D264 + 1 )) := D264 );
set D285 = ( ( ( D281 ';' D282 ) ';' D283 ) ';' D284 );
set D286 = ( IExec (D285 , R4 , C321) );
set D287 = ( GBP );
set D288 = R4;
L2088: ( 7 + C323 ) >= 7 by NAT_1:11;
L2089: ( card D276 ) = ( ( card ( ( ( ( D269 ';' D270 ) ';' D271 ) ';' D272 ) ';' D273 ) ) + 1 ) by SCMP_GCD:4
.= ( ( ( card ( ( ( D269 ';' D270 ) ';' D271 ) ';' D272 ) ) + 1 ) + 1 ) by SCMP_GCD:4
.= ( ( 4 + 1 ) + 1 ) by L78;
L2090: ( card D279 ) = ( ( card ( D265 ';' D266 ) ) + ( card D278 ) ) by AFINSQ_1:17
.= ( 2 + ( card D278 ) ) by SCMP_GCD:5
.= ( 2 + ( ( ( card D277 ) + ( card D275 ) ) + 2 ) ) by SCMPDS_6:65
.= ( 2 + ( ( ( card D277 ) + 1 ) + 2 ) ) by COMPOS_1:54
.= ( 2 + ( ( ( ( card ( ( D267 ';' D268 ) ';' D263 ) ) + ( card D276 ) ) + 1 ) + 2 ) ) by AFINSQ_1:17
.= ( 2 + ( ( ( ( ( card ( D267 ';' D268 ) ) + ( card D263 ) ) + ( card D276 ) ) + 1 ) + 2 ) ) by AFINSQ_1:17
.= ( 2 + ( ( ( ( 2 + 38 ) + ( card D276 ) ) + 1 ) + 2 ) ) by L1172 , SCMP_GCD:5
.= 51 by L2089;
thus L2091: ( card ( QuickSort (C323 , C322) ) ) = ( ( card D285 ) + ( card D280 ) ) by AFINSQ_1:17
.= ( 4 + ( card D280 ) ) by L78
.= ( 4 + ( 51 + 2 ) ) by L2090 , SCMPDS_8:17
.= 57;
assume L2092: C322 >= 7;
L2093: D264 >= ( 7 + C323 ) by L2092 , XREAL_1:6;
L2094: D264 >= 7 by L2093 , L2088 , XXREAL_0:2;
L2095: (for B384 being (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B385 being (Element of ( NAT )) holds ((( B384 . D287 ) = ( 0 ) & ( B384 . ( SBP ) ) = B385) implies (( ( IExec (( D267 ';' D268 ) , R5 , ( Initialize B384 )) ) . D120 ) = ( B384 . ( intpos ( B385 + D264 ) ) ) & ( ( IExec (( D267 ';' D268 ) , R5 , ( Initialize B384 )) ) . D122 ) = ( B384 . ( intpos ( ( B385 + D264 ) + 1 ) ) ) & (for B386 being (Element of ( NAT )) holds ((B386 <> 2 & B386 <> 4) implies ( ( IExec (( D267 ';' D268 ) , R5 , ( Initialize B384 )) ) . ( intpos B386 ) ) = ( B384 . ( intpos B386 ) ))))))))
proof
let C324 being (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C325 being (Element of ( NAT ));
set D289 = ( Initialize C324 );
set D290 = ( IExec (( D267 ';' D268 ) , R5 , ( Initialize C324 )) );
set D291 = ( Exec (D267 , D289) );
set D292 = ( C325 + D264 );
set D293 = R5;
assume that
L2096: ( C324 . D287 ) = ( 0 )
and
L2097: ( C324 . ( SBP ) ) = C325;
L2098: ( D289 . D287 ) = ( 0 ) by L2096 , SCMPDS_5:15;
L2099: ( DataLoc (( D289 . D287 ) , 2) ) = ( intpos ( ( 0 ) + 2 ) ) by L2098 , SCMP_GCD:1;
L2100: ( D291 . D287 ) = ( 0 ) by L2099 , L2098 , AMI_3:10 , SCMPDS_2:47;
L2101: ( DataLoc (( D291 . D287 ) , 4) ) = ( intpos ( ( 0 ) + 4 ) ) by L2100 , SCMP_GCD:1;
L2102: ( D289 . ( SBP ) ) = C325 by L2097 , SCMPDS_5:15;
L2103: ( D291 . ( SBP ) ) = C325 by L2102 , L2099 , AMI_3:10 , SCMPDS_2:47;
L2104: D292 >= ( ( 0 ) + 7 ) by L2094 , XREAL_1:7;
L2105: ( D292 + 1 ) >= ( 7 + 1 ) by L2104 , XREAL_1:6;
L2106: ( D292 + 1 ) > 2 by L2105 , XXREAL_0:2;
L2107: ( D291 . ( intpos ( D292 + 1 ) ) ) = ( D289 . ( intpos ( D292 + 1 ) ) ) by L2106 , L2099 , AMI_3:10 , SCMPDS_2:47
.= ( C324 . ( intpos ( D292 + 1 ) ) ) by SCMPDS_5:15;
L2108: ( D291 . D120 ) = ( D289 . ( DataLoc (( D289 . ( SBP ) ) , D264) ) ) by L2099 , SCMPDS_2:47
.= ( D289 . ( intpos D292 ) ) by L2102 , SCMP_GCD:1
.= ( C324 . ( intpos D292 ) ) by SCMPDS_5:15;
thus L2109: ( D290 . D120 ) = ( ( Exec (D268 , D291) ) . D120 ) by SCMPDS_5:42
.= ( C324 . ( intpos D292 ) ) by L2108 , L2101 , AMI_3:10 , SCMPDS_2:47;
thus L2110: ( D290 . D122 ) = ( ( Exec (D268 , D291) ) . D122 ) by SCMPDS_5:42
.= ( D291 . ( DataLoc (( D291 . ( SBP ) ) , ( D264 + 1 )) ) ) by L2101 , SCMPDS_2:47
.= ( C324 . ( intpos ( D292 + 1 ) ) ) by L2103 , L2107 , SCMP_GCD:1;
thus L2111:now
let C326 being (Element of ( NAT ));
assume that
L2112: C326 <> 2
and
L2113: C326 <> 4;
thus L2114: ( D290 . ( intpos C326 ) ) = ( ( Exec (D268 , D291) ) . ( intpos C326 ) ) by SCMPDS_5:42
.= ( D291 . ( intpos C326 ) ) by L2101 , L2113 , AMI_3:10 , SCMPDS_2:47
.= ( D289 . ( intpos C326 ) ) by L2099 , L2112 , AMI_3:10 , SCMPDS_2:47
.= ( C324 . ( intpos C326 ) ) by SCMPDS_5:15;
end;
end;
L2112: (for B387 being (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B388 , B389 being (Element of ( NAT )) holds ((( B387 . D287 ) = ( 0 ) & ( B387 . ( SBP ) ) = B389 & B389 = ( B388 + 1 )) implies (( ( IExec (D276 , R5 , ( Initialize B387 )) ) . D287 ) = ( 0 ) & ( ( IExec (D276 , R5 , ( Initialize B387 )) ) . ( SBP ) ) = ( B389 + 2 ) & ( ( IExec (D276 , R5 , ( Initialize B387 )) ) . ( intpos ( B389 + D264 ) ) ) = ( B387 . ( intpos ( B389 + D264 ) ) ) & ( ( IExec (D276 , R5 , ( Initialize B387 )) ) . ( intpos ( ( B389 + D264 ) + 1 ) ) ) = ( ( B387 . D122 ) - 1 ) & ( ( IExec (D276 , R5 , ( Initialize B387 )) ) . ( intpos ( ( B389 + D264 ) + 2 ) ) ) = ( ( B387 . D122 ) + 1 ) & ( ( IExec (D276 , R5 , ( Initialize B387 )) ) . ( intpos ( ( B389 + D264 ) + 3 ) ) ) = ( B387 . ( intpos ( ( B389 + D264 ) + 1 ) ) ) & (for B390 being (Element of ( NAT )) holds ((B390 >= 8 & B390 < ( B389 + D264 )) implies ( ( IExec (D276 , R5 , ( Initialize B387 )) ) . ( intpos B390 ) ) = ( B387 . ( intpos B390 ) ))))))))
proof
let C327 being (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C328 , C329 being (Element of ( NAT ));
assume that
L2113: ( C327 . D287 ) = ( 0 )
and
L2114: ( C327 . ( SBP ) ) = C329
and
L2115: C329 = ( C328 + 1 );
set D294 = ( Initialize C327 );
set D295 = ( IExec (D276 , R5 , ( Initialize C327 )) );
set D296 = R5;
set D297 = ( IExec (( ( ( ( D269 ';' D270 ) ';' D271 ) ';' D272 ) ';' D273 ) , R5 , ( Initialize C327 )) );
set D298 = ( IExec (( ( ( D269 ';' D270 ) ';' D271 ) ';' D272 ) , R5 , ( Initialize C327 )) );
set D299 = ( IExec (( ( D269 ';' D270 ) ';' D271 ) , R5 , ( Initialize C327 )) );
set D300 = ( IExec (( D269 ';' D270 ) , R5 , ( Initialize C327 )) );
set D301 = ( Exec (D269 , D294) );
set D302 = ( C329 + D264 );
L2116: ( D302 + 3 ) <> ( D302 + 1 );
L2117: C329 >= 1 by L2115 , NAT_1:11;
L2118: D302 >= ( 1 + 7 ) by L2117 , L2094 , XREAL_1:7;
L2119: ( D302 + 1 ) >= ( 8 + 1 ) by L2118 , XREAL_1:6;
L2120: ( D302 + 1 ) > 4 by L2119 , XXREAL_0:2;
L2121: ( D302 + 1 ) > 1 by L2119 , XXREAL_0:2;
L2122: ( D302 + ( 0 ) ) <> ( D302 + 2 );
L2123: D302 > 1 by L2118 , XXREAL_0:2;
L2124: ( D302 + 1 ) <> ( D302 + 2 );
L2125: ( D294 . ( SBP ) ) = C329 by L2114 , SCMPDS_5:15;
L2126: ( DataLoc (( D294 . ( SBP ) ) , ( D264 + 3 )) ) = ( intpos ( D302 + 3 ) ) by L2125 , SCMP_GCD:1;
L2127:
now
let C330 being (Element of ( NAT ));
assume L2128: C330 <> ( D302 + 3 );
thus L2129: ( D301 . ( intpos C330 ) ) = ( D294 . ( intpos C330 ) ) by L2128 , L2126 , AMI_3:10 , SCMPDS_2:47
.= ( C327 . ( intpos C330 ) ) by SCMPDS_5:15;
end;
L2130: ( D302 + ( 0 ) ) <> ( D302 + 3 );
L2131: ( D301 . ( intpos D302 ) ) = ( C327 . ( intpos D302 ) ) by L2130 , L2127;
L2132: ( D302 + 1 ) <> ( D302 + 2 );
L2133: ( D302 + 3 ) <> ( D302 + 2 );
L2134: ( D302 + 3 ) >= ( 8 + 3 ) by L2118 , XREAL_1:6;
L2135: ( D302 + 3 ) > 1 by L2134 , XXREAL_0:2;
L2136: ( D302 + 3 ) > 1 by L2134 , XXREAL_0:2;
L2137: ( D301 . ( SBP ) ) = C329 by L2136 , L2114 , L2127;
L2138: ( DataLoc (( D301 . ( SBP ) ) , ( D264 + 1 )) ) = ( intpos ( D302 + 1 ) ) by L2137 , SCMP_GCD:1;
L2139:
now
let C331 being (Element of ( NAT ));
assume L2140: C331 <> ( D302 + 1 );
thus L2141: ( D300 . ( intpos C331 ) ) = ( ( Exec (D270 , D301) ) . ( intpos C331 ) ) by SCMPDS_5:42
.= ( D301 . ( intpos C331 ) ) by L2138 , L2140 , AMI_3:10 , SCMPDS_2:47;
end;
L2142: ( D302 + 1 ) > 1 by L2119 , XXREAL_0:2;
L2143: ( D300 . ( SBP ) ) = C329 by L2142 , L2137 , L2139;
L2144: ( DataLoc (( D300 . ( SBP ) ) , ( D264 + 2 )) ) = ( intpos ( D302 + 2 ) ) by L2143 , SCMP_GCD:1;
L2145:
now
let C332 being (Element of ( NAT ));
assume L2146: C332 <> ( D302 + 2 );
thus L2147: ( D299 . ( intpos C332 ) ) = ( ( Exec (D271 , D300) ) . ( intpos C332 ) ) by SCMPDS_5:41
.= ( D300 . ( intpos C332 ) ) by L2144 , L2146 , AMI_3:10 , SCMPDS_2:47;
end;
L2148: ( D301 . ( intpos ( D302 + 3 ) ) ) = ( D294 . ( DataLoc (( D294 . ( SBP ) ) , ( D264 + 1 )) ) ) by L2126 , SCMPDS_2:47
.= ( D294 . ( intpos ( C329 + ( D264 + 1 ) ) ) ) by L2125 , SCMP_GCD:1
.= ( C327 . ( intpos ( D302 + 1 ) ) ) by SCMPDS_5:15;
L2149: ( D300 . ( intpos ( D302 + 3 ) ) ) = ( C327 . ( intpos ( D302 + 1 ) ) ) by L2148 , L2139 , L2116;
L2150: ( D299 . ( intpos ( D302 + 3 ) ) ) = ( C327 . ( intpos ( D302 + 1 ) ) ) by L2149 , L2145 , L2133;
L2151: ( D302 + 3 ) > 4 by L2134 , XXREAL_0:2;
L2152: ( D301 . D122 ) = ( C327 . D122 ) by L2151 , L2127;
L2153: ( D302 + 2 ) >= ( 8 + 2 ) by L2118 , XREAL_1:6;
L2154: ( D302 + 2 ) > 1 by L2153 , XXREAL_0:2;
L2155: ( D302 + 2 ) > 1 by L2153 , XXREAL_0:2;
L2156: ( D299 . ( SBP ) ) = C329 by L2155 , L2143 , L2145;
L2157: ( DataLoc (( D299 . ( SBP ) ) , ( D264 + 1 )) ) = ( intpos ( D302 + 1 ) ) by L2156 , SCMP_GCD:1;
L2158:
now
let C333 being (Element of ( NAT ));
assume L2159: C333 <> ( D302 + 1 );
thus L2160: ( D298 . ( intpos C333 ) ) = ( ( Exec (D272 , D299) ) . ( intpos C333 ) ) by SCMPDS_5:41
.= ( D299 . ( intpos C333 ) ) by L2157 , L2159 , AMI_3:10 , SCMPDS_2:48;
end;
L2161: ( ( C329 + D264 ) + 1 ) > 1 by L2119 , XXREAL_0:2;
L2162: ( D298 . ( SBP ) ) = C329 by L2161 , L2156 , L2158;
L2163: ( DataLoc (( D298 . ( SBP ) ) , ( D264 + 2 )) ) = ( intpos ( D302 + 2 ) ) by L2162 , SCMP_GCD:1;
L2164:
now
let C334 being (Element of ( NAT ));
assume L2165: C334 <> ( D302 + 2 );
thus L2166: ( D297 . ( intpos C334 ) ) = ( ( Exec (D273 , D298) ) . ( intpos C334 ) ) by SCMPDS_5:41
.= ( D298 . ( intpos C334 ) ) by L2163 , L2165 , AMI_3:10 , SCMPDS_2:48;
end;
L2167: ( D301 . D287 ) = ( 0 ) by L2113 , L2127;
L2168: ( D300 . D287 ) = ( 0 ) by L2167 , L2139;
L2169: ( D299 . D287 ) = ( 0 ) by L2168 , L2145;
L2170: ( D298 . D287 ) = ( 0 ) by L2169 , L2158;
L2171: ( D297 . D287 ) = ( 0 ) by L2170 , L2164;
L2172: ( DataLoc (( D297 . D287 ) , 1) ) = ( intpos ( ( 0 ) + 1 ) ) by L2171 , SCMP_GCD:1;
L2173: ( D302 + 2 ) > 1 by L2153 , XXREAL_0:2;
L2174: ( D297 . ( SBP ) ) = C329 by L2173 , L2162 , L2164;
L2175:
now
let C335 being (Element of ( NAT ));
assume L2176: C335 <> 1;
L2177: ( intpos C335 ) <> ( DataLoc (( D297 . D287 ) , 1) ) by L2176 , L2171 , AMI_3:10 , SCMP_GCD:1;
thus L2178: ( D295 . ( intpos C335 ) ) = ( ( Exec (D274 , D297) ) . ( intpos C335 ) ) by SCMPDS_5:41
.= ( D297 . ( intpos C335 ) ) by L2177 , SCMPDS_2:48;
end;
thus L2179: ( D295 . D287 ) = ( 0 ) by L2175 , L2171;
L2180: ( D302 + ( 0 ) ) <> ( D302 + 2 );
L2181: ( D302 + ( 0 ) ) <> ( D302 + 1 );
L2182: ( D300 . ( intpos D302 ) ) = ( C327 . ( intpos D302 ) ) by L2181 , L2131 , L2139;
L2183: ( D299 . ( intpos D302 ) ) = ( C327 . ( intpos D302 ) ) by L2182 , L2145 , L2180;
thus L2184: ( D295 . ( SBP ) ) = ( ( Exec (D274 , D297) ) . ( SBP ) ) by SCMPDS_5:41
.= ( C329 + 2 ) by L2174 , L2172 , SCMPDS_2:48;
L2185: ( D302 + ( 0 ) ) <> ( D302 + 1 );
L2186: ( D298 . ( intpos D302 ) ) = ( C327 . ( intpos D302 ) ) by L2185 , L2183 , L2158;
L2187: ( D297 . ( intpos D302 ) ) = ( C327 . ( intpos D302 ) ) by L2186 , L2164 , L2122;
thus L2188: ( D295 . ( intpos D302 ) ) = ( C327 . ( intpos D302 ) ) by L2187 , L2175 , L2123;
L2189: ( D302 + 1 ) <> ( D302 + 2 );
L2190: ( D299 . ( intpos ( D302 + 2 ) ) ) = ( ( Exec (D271 , D300) ) . ( intpos ( D302 + 2 ) ) ) by SCMPDS_5:41
.= ( D300 . ( DataLoc (( D300 . ( GBP ) ) , 4) ) ) by L2144 , SCMPDS_2:47
.= ( D300 . ( intpos ( ( 0 ) + 4 ) ) ) by L2168 , SCMP_GCD:1
.= ( C327 . D122 ) by L2152 , L2139 , L2120;
L2191: ( D298 . ( intpos ( D302 + 2 ) ) ) = ( C327 . D122 ) by L2190 , L2158 , L2124;
L2192: ( D300 . ( intpos ( D302 + 1 ) ) ) = ( ( Exec (D270 , D301) ) . ( intpos ( D302 + 1 ) ) ) by SCMPDS_5:42
.= ( D301 . ( DataLoc (( D301 . ( GBP ) ) , 4) ) ) by L2138 , SCMPDS_2:47
.= ( D301 . ( intpos ( ( 0 ) + 4 ) ) ) by L2167 , SCMP_GCD:1
.= ( C327 . D122 ) by L2127 , L2151;
L2193: ( D299 . ( intpos ( D302 + 1 ) ) ) = ( C327 . D122 ) by L2192 , L2145 , L2189;
L2194: ( D298 . ( intpos ( D302 + 1 ) ) ) = ( ( Exec (D272 , D299) ) . ( intpos ( D302 + 1 ) ) ) by SCMPDS_5:41
.= ( ( C327 . D122 ) + ( - 1 ) ) by L2193 , L2157 , SCMPDS_2:48
.= ( ( C327 . D122 ) - 1 );
L2195: ( D297 . ( intpos ( D302 + 1 ) ) ) = ( ( C327 . D122 ) - 1 ) by L2194 , L2164 , L2132;
thus L2196: ( D295 . ( intpos ( D302 + 1 ) ) ) = ( ( C327 . D122 ) - 1 ) by L2195 , L2175 , L2121;
L2197: ( D297 . ( intpos ( D302 + 2 ) ) ) = ( ( Exec (D273 , D298) ) . ( intpos ( D302 + 2 ) ) ) by SCMPDS_5:41
.= ( ( C327 . D122 ) + 1 ) by L2191 , L2163 , SCMPDS_2:48;
thus L2198: ( D295 . ( intpos ( D302 + 2 ) ) ) = ( ( C327 . D122 ) + 1 ) by L2197 , L2175 , L2154;
L2199: ( D302 + 3 ) <> ( D302 + 2 );
L2200: ( D302 + 3 ) <> ( D302 + 1 );
L2201: ( D298 . ( intpos ( D302 + 3 ) ) ) = ( C327 . ( intpos ( D302 + 1 ) ) ) by L2200 , L2150 , L2158;
L2202: ( D297 . ( intpos ( D302 + 3 ) ) ) = ( C327 . ( intpos ( D302 + 1 ) ) ) by L2201 , L2164 , L2199;
thus L2203: ( D295 . ( intpos ( D302 + 3 ) ) ) = ( C327 . ( intpos ( D302 + 1 ) ) ) by L2202 , L2175 , L2135;
thus L2204:now
L2205: D302 <= ( D302 + 3 ) by NAT_1:11;
L2206: D302 <= ( D302 + 2 ) by NAT_1:11;
L2207: D302 <= ( D302 + 1 ) by NAT_1:11;
let C336 being (Element of ( NAT ));
assume that
L2208: C336 >= 8
and
L2209: C336 < D302;
L2210: C336 > 1 by L2208 , XXREAL_0:2;
thus L2211: ( D295 . ( intpos C336 ) ) = ( D297 . ( intpos C336 ) ) by L2210 , L2175
.= ( D298 . ( intpos C336 ) ) by L2164 , L2209 , L2206
.= ( D299 . ( intpos C336 ) ) by L2158 , L2209 , L2207
.= ( D300 . ( intpos C336 ) ) by L2145 , L2209 , L2206
.= ( D301 . ( intpos C336 ) ) by L2139 , L2209 , L2207
.= ( C327 . ( intpos C336 ) ) by L2127 , L2209 , L2205;
end;
end;
L2205: (for B391 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B392 , B393 , B394 being (Element of ( NAT )) holds (for B395 being Integer holds (for B396 , B397 being (FinSequence of ( INT )) holds ((( B391 . D287 ) = ( 0 ) & ( B391 . ( SBP ) ) = B393 & B393 = ( B392 + 1 ) & ( B391 . ( intpos ( B393 + D264 ) ) ) = B394 & B394 >= ( C322 + 1 ) & B395 = ( B391 . ( intpos ( ( B393 + D264 ) + 1 ) ) ) & ( B395 - B394 ) > ( 0 ) & B395 <= D264 & B396 is_FinSequence_on B391 , C322 & ( len B396 ) = C323 & B397 is_FinSequence_on ( IExec (D277 , R5 , B391) ) , C322 & ( len B397 ) = C323) implies (( ( IExec (D277 , R5 , B391) ) . D287 ) = ( 0 ) & ( ( IExec (D277 , R5 , B391) ) . D119 ) = ( B393 + 2 ) & B394 = ( ( IExec (D277 , R5 , B391) ) . ( intpos ( B393 + D264 ) ) ) & B395 = ( ( IExec (D277 , R5 , B391) ) . ( intpos ( ( B393 + D264 ) + 3 ) ) ) & (for B398 being (Element of ( NAT )) holds ((1 <= B398 & B398 < B393) implies ( ( IExec (D277 , R5 , B391) ) . ( intpos ( D264 + B398 ) ) ) = ( B391 . ( intpos ( D264 + B398 ) ) ))) & B396 , B397 are_fiberwise_equipotent  & (ex B399 being (Element of ( NAT )) st (B394 <= B399 & B399 <= B395 & ( B399 - 1 ) = ( ( IExec (D277 , R5 , B391) ) . ( intpos ( ( B393 + D264 ) + 1 ) ) ) & ( B399 + 1 ) = ( ( IExec (D277 , R5 , B391) ) . ( intpos ( ( B393 + D264 ) + 2 ) ) ) & (for B400 being (Element of ( NAT )) holds ((B394 <= B400 & B400 < B399) implies ( ( IExec (D277 , R5 , B391) ) . ( intpos B399 ) ) >= ( ( IExec (D277 , R5 , B391) ) . ( intpos B400 ) ))) & (for B401 being (Element of ( NAT )) holds ((B399 < B401 & B401 <= B395) implies ( ( IExec (D277 , R5 , B391) ) . ( intpos B399 ) ) <= ( ( IExec (D277 , R5 , B391) ) . ( intpos B401 ) ))) & (for B402 being (Element of ( NAT )) holds (((( C322 + 1 ) <= B402 & B402 < B394) or (B395 < B402 & B402 <= ( C322 + C323 ))) implies ( ( IExec (D277 , R5 , B391) ) . ( intpos B402 ) ) = ( B391 . ( intpos B402 ) ))))))))))))
proof
let C337 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C338 , C339 , C340 being (Element of ( NAT ));
let C341 being Integer;
let C342 , C343 being (FinSequence of ( INT ));
L2206: ( Initialize C337 ) = C337 by MEMSTR_0:44;
set D303 = ( IExec (D277 , R5 , C337) );
set D304 = ( ( D267 ';' D268 ) ';' D263 );
set D305 = ( IExec (D304 , R5 , C337) );
set D306 = R5;
set D307 = ( IExec (( D267 ';' D268 ) , R5 , C337) );
set D308 = ( C339 + D264 );
set D309 = R5;
L2207: ( D307 . D287 ) = ( ( Initialize D307 ) . D287 ) by SCMPDS_5:15;
L2208: ( D307 . D120 ) = ( ( Initialize D307 ) . D120 ) by SCMPDS_5:15;
L2209: ( D307 . D122 ) = ( ( Initialize D307 ) . D122 ) by SCMPDS_5:15;
L2210: ( D307 . D119 ) = ( ( Initialize D307 ) . D119 ) by SCMPDS_5:15;
set D310 = ( IExec (D263 , D309 , ( Initialize D307 )) );
assume that
L2211: ( C337 . D287 ) = ( 0 )
and
L2212: ( C337 . ( SBP ) ) = C339
and
L2213: C339 = ( C338 + 1 )
and
L2214: ( C337 . ( intpos D308 ) ) = C340
and
L2215: C340 >= ( C322 + 1 )
and
L2216: C341 = ( C337 . ( intpos ( D308 + 1 ) ) )
and
L2217: ( C341 - C340 ) > ( 0 )
and
L2218: C341 <= D264;
L2219: ( D307 . D287 ) = ( 0 ) by L2095 , L2211 , L2212 , L2206;
assume that
L2220: C342 is_FinSequence_on C337 , C322
and
L2221: ( len C342 ) = C323;
L2222: ( C322 + 1 ) >= ( 7 + 1 ) by L2092 , XREAL_1:6;
L2223:
now
let C344 being (Element of ( NAT ));
assume that
L2224: 1 <= C344
and
L2225: C344 <= ( len C342 );
L2226: ( C322 + C344 ) >= ( C322 + 1 ) by L2224 , XREAL_1:6;
L2227: ( C322 + C344 ) >= 8 by L2226 , L2222 , XXREAL_0:2;
L2228: ( C322 + C344 ) > 2 by L2227 , XXREAL_0:2;
L2229: ( C322 + C344 ) > 4 by L2227 , XXREAL_0:2;
thus L2230: ( C342 . C344 ) = ( C337 . ( intpos ( C322 + C344 ) ) ) by L2220 , L2224 , L2225 , SCPISORT:def 1
.= ( D307 . ( intpos ( C322 + C344 ) ) ) by L2095 , L2211 , L2212 , L2228 , L2229 , L2206;
end;
L2231: ( D307 . D122 ) = C341 by L2095 , L2211 , L2212 , L2216 , L2206;
L2232: ( D307 . D122 ) = ( C337 . ( intpos ( D308 + 1 ) ) ) by L2095 , L2211 , L2212 , L2206;
L2233: ( D307 . D120 ) = ( C337 . ( intpos D308 ) ) by L2095 , L2211 , L2212 , L2206;
L2234: D263 is_closed_on ( Initialize D307 ) , D309 by L2233 , L2092 , L2214 , L2215 , L2219 , L1887 , L2207 , L2208;
L2235: D263 is_closed_on D307 , D309 by L2234 , SCMPDS_6:125;
L2236: D263 is_halting_on ( Initialize D307 ) , D309 by L2092 , L2214 , L2215 , L2233 , L2219 , L1887 , L2207 , L2208;
L2237: D263 is_halting_on D307 , D309 by L2236 , SCMPDS_6:126;
L2238: D304 is_closed_on C337 , R5 by L2237 , L2235 , L2206 , SCPISORT:9;
assume that
L2239: C343 is_FinSequence_on ( IExec (D277 , R5 , C337) ) , C322
and
L2240: ( len C343 ) = C323;
consider C345 being (FinSequence of ( INT )) such that L2241: ( len C345 ) = C323 and L2242: (for B403 being (Element of ( NAT )) holds ((1 <= B403 & B403 <= ( len C345 )) implies ( C345 . B403 ) = ( D310 . ( intpos ( C322 + B403 ) ) ))) by SCPISORT:1;
L2243: C342 is_FinSequence_on ( Initialize D307 ) , C322
proof
let C346 being (Element of ( NAT ));
assume L2244: (1 <= C346 & C346 <= ( len C342 ));
L2245: ( C342 . C346 ) = ( D307 . ( intpos ( C322 + C346 ) ) ) by L2244 , L2223;
thus L2246: thesis by L2245 , SCMPDS_5:15;
end;
L2247: C345 is_FinSequence_on D310 , C322 by L2242 , SCPISORT:def 1;
consider C347 being (Element of ( NAT )) such that L2248: C347 = ( D310 . D122 ) and L2249: C340 <= C347 and L2250: C347 <= ( D307 . D122 ) and L2251: (for B404 being (Element of ( NAT )) holds ((C340 <= B404 & B404 < C347) implies ( D310 . ( intpos C347 ) ) >= ( D310 . ( intpos B404 ) ))) and L2252: (for B405 being (Element of ( NAT )) holds ((C347 < B405 & B405 <= ( D307 . D122 )) implies ( D310 . ( intpos C347 ) ) <= ( D310 . ( intpos B405 ) ))) and L2253: (for B406 being (Element of ( NAT )) holds ((B406 >= ( C322 + 1 ) & (B406 < ( D307 . D120 ) or B406 > ( D307 . D122 ))) implies ( D310 . ( intpos B406 ) ) = ( ( Initialize D307 ) . ( intpos B406 ) ))) by L2247 , L2092 , L2214 , L2215 , L2216 , L2217 , L2218 , L2221 , L2233 , L2232 , L2219 , L2243 , L2241 , L1918 , L2207 , L2208 , L2209;
L2254: ( D310 . D287 ) = ( 0 ) by L2092 , L2214 , L2215 , L2216 , L2217 , L2218 , L2221 , L2233 , L2232 , L2219 , L2243 , L2241 , L2247 , L1918 , L2207 , L2208 , L2209;
L2255: ( D305 . D287 ) = ( 0 ) by L2254 , L2235 , L2237 , SCPISORT:7;
L2256: D304 is_halting_on C337 , R5 by L2235 , L2237 , L2206 , SCPISORT:9;
L2257: ( D310 . D119 ) = ( D307 . D119 ) by L2092 , L2214 , L2215 , L2216 , L2217 , L2218 , L2221 , L2233 , L2232 , L2219 , L2243 , L2241 , L2247 , L1918 , L2207 , L2208 , L2209 , L2210;
L2258: ( D305 . ( SBP ) ) = ( D307 . D119 ) by L2257 , L2235 , L2237 , SCPISORT:7
.= C339 by L2095 , L2211 , L2212 , L2206;
L2259: ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos D308 ) ) = ( D305 . ( intpos D308 ) ) by L2258 , L2112 , L2213 , L2255;
L2260: ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . D287 ) = ( 0 ) by L2112 , L2213 , L2255 , L2258;
thus L2261: ( D303 . D287 ) = ( 0 ) by L2260 , L2238 , L2256 , SCPISORT:6;
L2262: ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( SBP ) ) = ( C339 + 2 ) by L2112 , L2213 , L2255 , L2258;
thus L2263: ( D303 . D119 ) = ( C339 + 2 ) by L2262 , L2238 , L2256 , SCPISORT:6;
L2264: ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos ( D308 + 3 ) ) ) = ( D305 . ( intpos ( D308 + 1 ) ) ) by L2112 , L2213 , L2255 , L2258;
L2265: ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos ( D308 + 2 ) ) ) = ( ( D305 . D122 ) + 1 ) by L2112 , L2213 , L2255 , L2258;
L2266: ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos ( D308 + 1 ) ) ) = ( ( D305 . D122 ) - 1 ) by L2112 , L2213 , L2255 , L2258;
L2267: ( 1 + D264 ) > D264 by XREAL_1:29;
L2268: C339 >= 1 by L2213 , NAT_1:11;
L2269: D308 >= ( 1 + D264 ) by L2268 , XREAL_1:6;
L2270: D308 > D264 by L2269 , L2267 , XXREAL_0:2;
L2271: D308 > ( D307 . D122 ) by L2270 , L2218 , L2231 , XXREAL_0:2;
L2272: C347 < D308 by L2271 , L2250 , XXREAL_0:2;
L2273: ( dom C343 ) = ( Seg C323 ) by L2240 , FINSEQ_1:def 3;
L2274:
now
let C348 being Nat;
reconsider D311 = C348 as (Element of ( NAT )) by ORDINAL1:def 12;
assume L2275: C348 in ( dom C343 );
L2276: 1 <= C348 by L2275 , L2273 , FINSEQ_1:1;
L2277: ( C322 + C348 ) >= ( C322 + 1 ) by L2276 , XREAL_1:6;
L2278: ( C322 + C348 ) >= 8 by L2277 , L2222 , XXREAL_0:2;
L2279: C348 <= C323 by L2273 , L2275 , FINSEQ_1:1;
L2280: ( C322 + C348 ) <= D264 by L2279 , XREAL_1:6;
L2281: ( C322 + C348 ) < D308 by L2280 , L2270 , XXREAL_0:2;
thus L2282: ( C343 . C348 ) = ( D303 . ( intpos ( C322 + D311 ) ) ) by L2239 , L2240 , L2276 , L2279 , SCPISORT:def 1
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos ( C322 + D311 ) ) ) by L2238 , L2256 , SCPISORT:6
.= ( D305 . ( intpos ( C322 + D311 ) ) ) by L2112 , L2213 , L2255 , L2258 , L2278 , L2281
.= ( D310 . ( intpos ( C322 + D311 ) ) ) by L2235 , L2237 , SCPISORT:7
.= ( C345 . C348 ) by L2241 , L2242 , L2276 , L2279;
end;
L2283: D308 >= ( 1 + 7 ) by L2094 , L2268 , XREAL_1:7;
L2284: D308 > 4 by L2283 , XXREAL_0:2;
L2285: ( D308 + 1 ) > D308 by XREAL_1:29;
L2286: ( D308 + 1 ) > ( D307 . D122 ) by L2285 , L2271 , XXREAL_0:2;
L2287: D264 >= C322 by NAT_1:11;
L2288: D308 >= ( C322 + 1 ) by L2287 , L2268 , XREAL_1:7;
L2289: ( D308 + 1 ) >= ( C322 + 1 ) by L2288 , L2285 , XXREAL_0:2;
L2290: ( D308 + 1 ) >= ( 8 + 1 ) by L2283 , XREAL_1:6;
L2291: ( D308 + 1 ) > 4 by L2290 , XXREAL_0:2;
L2292: ( D307 . ( intpos D308 ) ) = ( ( Initialize D307 ) . ( intpos D308 ) ) by SCMPDS_5:15;
L2293: ( D307 . ( intpos ( D308 + 1 ) ) ) = ( ( Initialize D307 ) . ( intpos ( D308 + 1 ) ) ) by SCMPDS_5:15;
L2294: D308 > 2 by L2283 , XXREAL_0:2;
thus L2295: C340 = ( D307 . ( intpos D308 ) ) by L2294 , L2095 , L2211 , L2212 , L2214 , L2284 , L2206
.= ( D310 . ( intpos D308 ) ) by L2253 , L2288 , L2271 , L2292
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos D308 ) ) by L2235 , L2237 , L2259 , SCPISORT:7
.= ( D303 . ( intpos D308 ) ) by L2238 , L2256 , SCPISORT:6;
L2296: ( D308 + 1 ) > 2 by L2290 , XXREAL_0:2;
thus L2297: C341 = ( D307 . ( intpos ( D308 + 1 ) ) ) by L2296 , L2095 , L2211 , L2212 , L2216 , L2291 , L2206
.= ( D310 . ( intpos ( D308 + 1 ) ) ) by L2253 , L2289 , L2286 , L2293
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos ( D308 + 3 ) ) ) by L2235 , L2237 , L2264 , SCPISORT:7
.= ( D303 . ( intpos ( D308 + 3 ) ) ) by L2238 , L2256 , SCPISORT:6;
thus L2298:now
let C349 being (Element of ( NAT ));
assume that
L2299: 1 <= C349
and
L2300: C349 < C339;
L2301: ( D264 + C349 ) < D308 by L2300 , XREAL_1:6;
L2302: ( D264 + C349 ) >= ( D264 + 1 ) by L2299 , XREAL_1:6;
L2303: ( D264 + C349 ) > D264 by L2302 , L2267 , XXREAL_0:2;
L2304: ( D264 + C349 ) > ( D307 . D122 ) by L2303 , L2218 , L2231 , XXREAL_0:2;
L2305: ( D264 + C349 ) >= ( C322 + 1 ) by L2287 , L2299 , XREAL_1:7;
L2306: ( D264 + C349 ) >= ( 1 + 7 ) by L2094 , L2299 , XREAL_1:7;
L2307: ( D264 + C349 ) > 2 by L2306 , XXREAL_0:2;
L2308: ( D264 + C349 ) > 4 by L2306 , XXREAL_0:2;
L2309: ( D307 . ( intpos ( D264 + C349 ) ) ) = ( ( Initialize D307 ) . ( intpos ( D264 + C349 ) ) ) by SCMPDS_5:15;
thus L2310: ( D303 . ( intpos ( D264 + C349 ) ) ) = ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos ( D264 + C349 ) ) ) by L2238 , L2256 , SCPISORT:6
.= ( D305 . ( intpos ( D264 + C349 ) ) ) by L2112 , L2213 , L2255 , L2258 , L2306 , L2301
.= ( D310 . ( intpos ( D264 + C349 ) ) ) by L2235 , L2237 , SCPISORT:7
.= ( D307 . ( intpos ( D264 + C349 ) ) ) by L2253 , L2305 , L2304 , L2309
.= ( C337 . ( intpos ( D264 + C349 ) ) ) by L2095 , L2211 , L2212 , L2307 , L2308 , L2206;
end;
L2311: C342 , C345 are_fiberwise_equipotent  by L2092 , L2214 , L2215 , L2216 , L2217 , L2218 , L2221 , L2233 , L2232 , L2219 , L2243 , L2241 , L2247 , L1918 , L2207 , L2208 , L2209;
thus L2312: C342 , C343 are_fiberwise_equipotent  by L2311 , L2240 , L2241 , L2274 , FINSEQ_2:9;
take C347;
thus L2313: (C340 <= C347 & C347 <= C341) by L2095 , L2211 , L2212 , L2216 , L2249 , L2250 , L2206;
thus L2314: ( C347 - 1 ) = ( ( D305 . D122 ) - 1 ) by L2248 , L2235 , L2237 , SCPISORT:7
.= ( D303 . ( intpos ( D308 + 1 ) ) ) by L2238 , L2256 , L2266 , SCPISORT:6;
thus L2315: ( C347 + 1 ) = ( ( D305 . D122 ) + 1 ) by L2248 , L2235 , L2237 , SCPISORT:7
.= ( D303 . ( intpos ( D308 + 2 ) ) ) by L2238 , L2256 , L2265 , SCPISORT:6;
L2316: C340 >= 8 by L2215 , L2222 , XXREAL_0:2;
L2317: C347 >= 8 by L2316 , L2249 , XXREAL_0:2;
thus L2318:now
L2319: ( D310 . ( intpos C347 ) ) = ( D305 . ( intpos C347 ) ) by L2235 , L2237 , SCPISORT:7
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos C347 ) ) by L2112 , L2213 , L2255 , L2258 , L2272 , L2317
.= ( D303 . ( intpos C347 ) ) by L2238 , L2256 , SCPISORT:6;
let C350 being (Element of ( NAT ));
assume that
L2320: C340 <= C350
and
L2321: C350 < C347;
L2322: C350 < D308 by L2272 , L2321 , XXREAL_0:2;
L2323: C350 >= 8 by L2316 , L2320 , XXREAL_0:2;
L2324: ( D310 . ( intpos C350 ) ) = ( D305 . ( intpos C350 ) ) by L2235 , L2237 , SCPISORT:7
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos C350 ) ) by L2112 , L2213 , L2255 , L2258 , L2322 , L2323
.= ( D303 . ( intpos C350 ) ) by L2238 , L2256 , SCPISORT:6;
thus L2325: ( D303 . ( intpos C347 ) ) >= ( D303 . ( intpos C350 ) ) by L2324 , L2251 , L2320 , L2321 , L2319;
end;
thus L2326:now
L2327: ( D310 . ( intpos C347 ) ) = ( D305 . ( intpos C347 ) ) by L2235 , L2237 , SCPISORT:7
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos C347 ) ) by L2112 , L2213 , L2255 , L2258 , L2272 , L2317
.= ( D303 . ( intpos C347 ) ) by L2238 , L2256 , SCPISORT:6;
let C351 being (Element of ( NAT ));
assume that
L2328: C347 < C351
and
L2329: C351 <= C341;
L2330: C351 < D308 by L2216 , L2232 , L2271 , L2329 , XXREAL_0:2;
L2331: C351 >= C340 by L2249 , L2328 , XXREAL_0:2;
L2332: C351 >= 8 by L2331 , L2316 , XXREAL_0:2;
L2333: ( D310 . ( intpos C351 ) ) = ( D305 . ( intpos C351 ) ) by L2235 , L2237 , SCPISORT:7
.= ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos C351 ) ) by L2112 , L2213 , L2255 , L2258 , L2330 , L2332
.= ( D303 . ( intpos C351 ) ) by L2238 , L2256 , SCPISORT:6;
thus L2334: ( D303 . ( intpos C347 ) ) <= ( D303 . ( intpos C351 ) ) by L2333 , L2231 , L2252 , L2328 , L2329 , L2327;
end;
thus L2335:now
let C352 being (Element of ( NAT ));
assume that
L2336: ((( C322 + 1 ) <= C352 & C352 < C340) or (C341 < C352 & C352 <= D264));
L2337:
now
per cases  by L2336;
suppose L2338: (( C322 + 1 ) <= C352 & C352 < C340);

thus L2339: (C352 >= ( C322 + 1 ) & (C352 < ( D307 . D120 ) or C352 > ( D307 . D122 ))) by L2338 , L2095 , L2211 , L2212 , L2214 , L2206;
L2340: C340 < D308 by L2249 , L2272 , XXREAL_0:2;
thus L2341: C352 < D308 by L2340 , L2338 , XXREAL_0:2;
end;
suppose L2342: (C341 < C352 & C352 <= D264);

L2343: C341 >= C340 by L2231 , L2249 , L2250 , XXREAL_0:2;
L2344: C352 >= C340 by L2343 , L2342 , XXREAL_0:2;
thus L2345: C352 >= ( C322 + 1 ) by L2344 , L2215 , XXREAL_0:2;
thus L2346: (C352 < ( D307 . D120 ) or C352 > ( D307 . D122 )) by L2095 , L2211 , L2212 , L2216 , L2342 , L2206;
thus L2347: C352 < D308 by L2270 , L2342 , XXREAL_0:2;
end;
end;
L2349: C352 >= 8 by L2337 , L2222 , XXREAL_0:2;
L2350: C352 > 2 by L2349 , XXREAL_0:2;
L2351: C352 > 4 by L2349 , XXREAL_0:2;
L2352: ( D307 . ( intpos C352 ) ) = ( ( Initialize D307 ) . ( intpos C352 ) ) by SCMPDS_5:15;
thus L2353: ( D303 . ( intpos C352 ) ) = ( ( IExec (D276 , D306 , ( Initialize D305 )) ) . ( intpos C352 ) ) by L2238 , L2256 , SCPISORT:6
.= ( D305 . ( intpos C352 ) ) by L2112 , L2213 , L2255 , L2258 , L2337 , L2349
.= ( D310 . ( intpos C352 ) ) by L2235 , L2237 , SCPISORT:7
.= ( D307 . ( intpos C352 ) ) by L2253 , L2337 , L2352
.= ( C337 . ( intpos C352 ) ) by L2095 , L2211 , L2212 , L2350 , L2351 , L2206;
end;
end;
L2336: (for B407 being (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B408 being (Element of ( NAT )) holds ((( B407 . D287 ) = ( 0 ) & ( B407 . ( SBP ) ) = B408) implies (( ( IExec (( D265 ';' D266 ) , R5 , ( Initialize B407 )) ) . D120 ) = ( ( B407 . ( intpos ( ( B408 + D264 ) + 1 ) ) ) - ( B407 . ( intpos ( B408 + D264 ) ) ) ) & (for B409 being (Element of ( NAT )) holds (B409 <> 2 implies ( ( IExec (( D265 ';' D266 ) , R5 , ( Initialize B407 )) ) . ( intpos B409 ) ) = ( B407 . ( intpos B409 ) ))))))))
proof
let C353 being (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C354 being (Element of ( NAT ));
assume that
L2337: ( C353 . D287 ) = ( 0 )
and
L2338: ( C353 . ( SBP ) ) = C354;
set D312 = ( Initialize C353 );
set D313 = ( IExec (( D265 ';' D266 ) , R5 , ( Initialize C353 )) );
set D314 = ( Exec (D265 , D312) );
set D315 = ( C354 + D264 );
L2339: ( D312 . D287 ) = ( 0 ) by L2337 , SCMPDS_5:15;
L2340: ( DataLoc (( D312 . D287 ) , 2) ) = ( intpos ( ( 0 ) + 2 ) ) by L2339 , SCMP_GCD:1;
L2341: ( D314 . D287 ) = ( 0 ) by L2340 , L2339 , AMI_3:10 , SCMPDS_2:47;
L2342: ( DataLoc (( D314 . D287 ) , 2) ) = ( intpos ( ( 0 ) + 2 ) ) by L2341 , SCMP_GCD:1;
L2343: ( D312 . ( SBP ) ) = C354 by L2338 , SCMPDS_5:15;
L2344: ( D314 . ( SBP ) ) = C354 by L2343 , L2340 , AMI_3:10 , SCMPDS_2:47;
L2345: D315 >= ( ( 0 ) + 7 ) by L2094 , XREAL_1:7;
L2346: D315 > 2 by L2345 , XXREAL_0:2;
L2347: ( D314 . ( intpos D315 ) ) = ( D312 . ( intpos D315 ) ) by L2346 , L2340 , AMI_3:10 , SCMPDS_2:47
.= ( C353 . ( intpos D315 ) ) by SCMPDS_5:15;
L2348: ( D314 . D120 ) = ( D312 . ( DataLoc (( D312 . ( SBP ) ) , ( D264 + 1 )) ) ) by L2340 , SCMPDS_2:47
.= ( D312 . ( intpos ( C354 + ( D264 + 1 ) ) ) ) by L2343 , SCMP_GCD:1
.= ( C353 . ( intpos ( D315 + 1 ) ) ) by SCMPDS_5:15;
thus L2349: ( D313 . D120 ) = ( ( Exec (D266 , D314) ) . D120 ) by SCMPDS_5:42
.= ( ( D314 . D120 ) - ( D314 . ( DataLoc (( D314 . ( SBP ) ) , D264) ) ) ) by L2342 , SCMPDS_2:50
.= ( ( C353 . ( intpos ( D315 + 1 ) ) ) - ( C353 . ( intpos D315 ) ) ) by L2344 , L2348 , L2347 , SCMP_GCD:1;
thus L2350:now
let C355 being (Element of ( NAT ));
assume L2351: C355 <> 2;
thus L2352: ( D313 . ( intpos C355 ) ) = ( ( Exec (D266 , D314) ) . ( intpos C355 ) ) by SCMPDS_5:42
.= ( D314 . ( intpos C355 ) ) by L2342 , L2351 , AMI_3:10 , SCMPDS_2:50
.= ( D312 . ( intpos C355 ) ) by L2340 , L2351 , AMI_3:10 , SCMPDS_2:47
.= ( C353 . ( intpos C355 ) ) by SCMPDS_5:15;
end;
end;
L2351: ( D264 + 1 ) >= ( 7 + 1 ) by L2094 , XREAL_1:6;
L2352: (for B410 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B411 being (Element of ( NAT )) holds ((( B410 . D287 ) = ( 0 ) & ( B410 . ( SBP ) ) = B411 & ( B410 . ( intpos ( ( B411 + D264 ) + 1 ) ) ) <= ( B410 . ( intpos ( B411 + D264 ) ) )) implies (( ( IExec (D279 , R5 , B410) ) . D287 ) = ( 0 ) & ( ( IExec (D279 , R5 , B410) ) . D119 ) = ( B411 - 2 ) & (for B412 being (Element of ( NAT )) holds ((1 <= B412 & B412 < B411) implies ( ( IExec (D279 , R5 , B410) ) . ( intpos ( D264 + B412 ) ) ) = ( B410 . ( intpos ( D264 + B412 ) ) ))) & (for B413 being (Element of ( NAT )) holds ((1 <= B413 & B413 <= C323) implies ( ( IExec (D279 , R5 , B410) ) . ( intpos ( C322 + B413 ) ) ) = ( B410 . ( intpos ( C322 + B413 ) ) ))))))))
proof
let C356 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C357 being (Element of ( NAT ));
set D316 = ( C357 + D264 );
set D317 = ( IExec (( D265 ';' D266 ) , R5 , C356) );
set D318 = R5;
L2353: ( Initialize C356 ) = C356 by MEMSTR_0:44;
assume that
L2354: ( C356 . D287 ) = ( 0 )
and
L2355: ( C356 . ( SBP ) ) = C357
and
L2356: ( C356 . ( intpos ( D316 + 1 ) ) ) <= ( C356 . ( intpos D316 ) );
L2357: ( D317 . D119 ) = C357 by L2336 , L2354 , L2355 , L2353;
L2358: ( D317 . D120 ) = ( ( C356 . ( intpos ( D316 + 1 ) ) ) - ( C356 . ( intpos D316 ) ) ) by L2336 , L2354 , L2355 , L2353;
L2359: ( D317 . D120 ) <= ( 0 ) by L2358 , L2356 , XREAL_1:47;
set D319 = ( AddTo (( GBP ) , 1 , ( - 2 )) );
set D320 = ( Initialize D317 );
L2360: D275 is_halting_on D317 , D318 by SCMPDS_6:21;
L2361: ( D317 . D287 ) = ( 0 ) by L2336 , L2354 , L2355 , L2353;
L2362: ( DataLoc (( D317 . D287 ) , 2) ) = ( intpos ( ( 0 ) + 2 ) ) by L2361 , SCMP_GCD:1;
L2363: ( D320 . D287 ) = ( 0 ) by L2361 , SCMPDS_5:15;
L2364: ( DataLoc (( D320 . D287 ) , 1) ) = ( intpos ( ( 0 ) + 1 ) ) by L2363 , SCMP_GCD:1;
L2365: D275 is_closed_on D317 , D318 by SCMPDS_6:20;
L2366: D278 is_halting_on D317 , D318 by L2365 , L2362 , L2359 , L2360 , SCMPDS_6:69;
L2367: D278 is_closed_on D317 , D318 by L2362 , L2359 , L2365 , L2360 , SCMPDS_6:69;
L2368:
now
let R1 being Int_position;
L2369: ( ( Initialize D317 ) . ( GBP ) ) = ( D317 . ( GBP ) ) by SCMPDS_5:15;
L2370: ( ( Initialize D317 ) . ( DataLoc (( D317 . ( GBP ) ) , 2) ) ) = ( D317 . ( DataLoc (( D317 . ( GBP ) ) , 2) ) ) by SCMPDS_5:15;
thus L2371: ( ( IExec (D279 , R5 , C356) ) . R1 ) = ( ( IExec (D278 , D318 , ( Initialize D317 )) ) . R1 ) by L2367 , L2366 , SCPISORT:7
.= ( ( IExec (D275 , D318 , ( Initialize D317 )) ) . R1 ) by L2356 , L2358 , L2362 , L2369 , L2370 , SCMPDS_6:74 , XREAL_1:47
.= ( ( Exec (D319 , D320) ) . R1 ) by SCMPDS_5:40;
end;
L2372:
now
let C358 being (Element of ( NAT ));
assume L2373: C358 <> 1;
L2374: ( intpos C358 ) <> ( DataLoc (( D320 . D287 ) , 1) ) by L2373 , L2363 , AMI_3:10 , SCMP_GCD:1;
thus L2375: ( ( IExec (D279 , R5 , C356) ) . ( intpos C358 ) ) = ( ( Exec (D319 , D320) ) . ( intpos C358 ) ) by L2368
.= ( D320 . ( intpos C358 ) ) by L2374 , SCMPDS_2:48
.= ( D317 . ( intpos C358 ) ) by SCMPDS_5:15;
end;
thus L2376: ( ( IExec (D279 , R5 , C356) ) . D287 ) = ( 0 ) by L2372 , L2361;
thus L2377: ( ( IExec (D279 , R5 , C356) ) . D119 ) = ( ( Exec (D319 , D320) ) . D119 ) by L2368
.= ( ( D320 . D119 ) + ( - 2 ) ) by L2364 , SCMPDS_2:48
.= ( ( D320 . D119 ) - 2 )
.= ( C357 - 2 ) by L2357 , SCMPDS_5:15;
thus L2378:now
let C359 being (Element of ( NAT ));
assume that
L2379: 1 <= C359
and
L2380: C359 < C357;
L2381: ( D264 + C359 ) >= ( D264 + 1 ) by L2379 , XREAL_1:6;
L2382: ( D264 + C359 ) >= 8 by L2381 , L2351 , XXREAL_0:2;
L2383: ( D264 + C359 ) > 2 by L2382 , XXREAL_0:2;
L2384: ( D264 + C359 ) > 1 by L2382 , XXREAL_0:2;
thus L2385: ( ( IExec (D279 , R5 , C356) ) . ( intpos ( D264 + C359 ) ) ) = ( D317 . ( intpos ( D264 + C359 ) ) ) by L2384 , L2372
.= ( C356 . ( intpos ( D264 + C359 ) ) ) by L2336 , L2354 , L2355 , L2383 , L2353;
end;
thus L2386:now
let C360 being (Element of ( NAT ));
assume that
L2387: 1 <= C360
and
L2388: C360 <= C323;
L2389: ( C322 + 1 ) >= ( 7 + 1 ) by L2092 , XREAL_1:6;
L2390: ( C322 + C360 ) >= ( C322 + 1 ) by L2387 , XREAL_1:6;
L2391: ( C322 + C360 ) >= 8 by L2390 , L2389 , XXREAL_0:2;
L2392: ( C322 + C360 ) > 2 by L2391 , XXREAL_0:2;
L2393: ( C322 + C360 ) > 1 by L2391 , XXREAL_0:2;
thus L2394: ( ( IExec (D279 , R5 , C356) ) . ( intpos ( C322 + C360 ) ) ) = ( D317 . ( intpos ( C322 + C360 ) ) ) by L2393 , L2372
.= ( C356 . ( intpos ( C322 + C360 ) ) ) by L2336 , L2354 , L2355 , L2392 , L2353;
end;
end;
L2387: (for B414 being (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B415 , B416 being (Element of ( NAT )) holds ((( B414 . D287 ) = ( 0 ) & ( B414 . ( SBP ) ) = B415 & ( B414 . ( intpos ( B415 + D264 ) ) ) = B416 & B416 >= ( C322 + 1 ) & ( ( B414 . ( intpos ( ( B415 + D264 ) + 1 ) ) ) - B416 ) > ( 0 )) implies (D277 is_closed_on B414 , R5 & D277 is_halting_on B414 , R5)))))
proof
let C361 being (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C362 , C363 being (Element of ( NAT ));
set D321 = ( ( D267 ';' D268 ) ';' D263 );
set D322 = ( IExec (( D267 ';' D268 ) , R5 , ( Initialize C361 )) );
set D323 = ( C362 + D264 );
set D324 = R5;
L2388: ( D322 . D287 ) = ( ( Initialize D322 ) . D287 ) by SCMPDS_5:15;
L2389: ( D322 . D120 ) = ( ( Initialize D322 ) . D120 ) by SCMPDS_5:15;
assume that
L2390: ( C361 . D287 ) = ( 0 )
and
L2391: ( C361 . ( SBP ) ) = C362
and
L2392: ( C361 . ( intpos D323 ) ) = C363
and
L2393: C363 >= ( C322 + 1 )
and
L2394: ( ( C361 . ( intpos ( D323 + 1 ) ) ) - C363 ) > ( 0 );
L2395: ( D322 . D287 ) = ( 0 ) by L2095 , L2390 , L2391;
L2396: ( D322 . D120 ) = ( C361 . ( intpos D323 ) ) by L2095 , L2390 , L2391;
L2397: D263 is_halting_on ( Initialize D322 ) , D324 by L2396 , L2092 , L2392 , L2393 , L2395 , L1887 , L2388 , L2389;
L2398: D263 is_halting_on D322 , D324 by L2397 , SCMPDS_6:126;
L2399: D263 is_closed_on ( Initialize D322 ) , D324 by L2092 , L2392 , L2393 , L2396 , L2395 , L1887 , L2388 , L2389;
L2400: D263 is_closed_on D322 , D324 by L2399 , SCMPDS_6:125;
L2401: D321 is_halting_on C361 , R5 by L2400 , L2398 , SCPISORT:9;
L2402: D321 is_closed_on C361 , R5 by L2400 , L2398 , SCPISORT:9;
thus L2403: thesis by L2402 , L2401 , SCPISORT:8;
end;
L2404: (for B417 being ( 0 ) -started (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B418 , B419 , B420 being (Element of ( NAT )) holds (for B421 being Integer holds (for B422 , B423 being (FinSequence of ( INT )) holds ((( B417 . D287 ) = ( 0 ) & ( B417 . ( SBP ) ) = B419 & B419 = ( B418 + 1 ) & ( B417 . ( intpos ( B419 + D264 ) ) ) = B420 & B420 >= ( C322 + 1 ) & B421 = ( B417 . ( intpos ( ( B419 + D264 ) + 1 ) ) ) & ( B421 - B420 ) > ( 0 ) & B421 <= D264 & B422 is_FinSequence_on B417 , C322 & ( len B422 ) = C323 & B423 is_FinSequence_on ( IExec (D279 , R5 , B417) ) , C322 & ( len B423 ) = C323) implies (( ( IExec (D279 , R5 , B417) ) . D287 ) = ( 0 ) & ( ( IExec (D279 , R5 , B417) ) . D119 ) = ( B419 + 2 ) & B420 = ( ( IExec (D279 , R5 , B417) ) . ( intpos ( B419 + D264 ) ) ) & B421 = ( ( IExec (D279 , R5 , B417) ) . ( intpos ( ( B419 + D264 ) + 3 ) ) ) & (for B424 being (Element of ( NAT )) holds ((1 <= B424 & B424 < B419) implies ( ( IExec (D279 , R5 , B417) ) . ( intpos ( D264 + B424 ) ) ) = ( B417 . ( intpos ( D264 + B424 ) ) ))) & B422 , B423 are_fiberwise_equipotent  & (ex B425 being (Element of ( NAT )) st (B420 <= B425 & B425 <= B421 & ( B425 - 1 ) = ( ( IExec (D279 , R5 , B417) ) . ( intpos ( ( B419 + D264 ) + 1 ) ) ) & ( B425 + 1 ) = ( ( IExec (D279 , R5 , B417) ) . ( intpos ( ( B419 + D264 ) + 2 ) ) ) & (for B426 being (Element of ( NAT )) holds ((B420 <= B426 & B426 < B425) implies ( ( IExec (D279 , R5 , B417) ) . ( intpos B425 ) ) >= ( ( IExec (D279 , R5 , B417) ) . ( intpos B426 ) ))) & (for B427 being (Element of ( NAT )) holds ((B425 < B427 & B427 <= B421) implies ( ( IExec (D279 , R5 , B417) ) . ( intpos B425 ) ) <= ( ( IExec (D279 , R5 , B417) ) . ( intpos B427 ) ))) & (for B428 being (Element of ( NAT )) holds (((( C322 + 1 ) <= B428 & B428 < B420) or (B421 < B428 & B428 <= ( C322 + C323 ))) implies ( ( IExec (D279 , R5 , B417) ) . ( intpos B428 ) ) = ( B417 . ( intpos B428 ) ))))))))))))
proof
let C364 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C365 , C366 , C367 being (Element of ( NAT ));
let C368 being Integer;
let C369 , C370 being (FinSequence of ( INT ));
L2405: ( Initialize C364 ) = C364 by MEMSTR_0:44;
set D325 = ( C366 + D264 );
set D326 = ( IExec (( D265 ';' D266 ) , R5 , C364) );
set D327 = R5;
assume that
L2406: ( C364 . D287 ) = ( 0 )
and
L2407: ( C364 . ( SBP ) ) = C366
and
L2408: C366 = ( C365 + 1 )
and
L2409: ( C364 . ( intpos D325 ) ) = C367
and
L2410: C367 >= ( C322 + 1 )
and
L2411: C368 = ( C364 . ( intpos ( D325 + 1 ) ) )
and
L2412: ( C368 - C367 ) > ( 0 )
and
L2413: C368 <= D264;
L2414: ( D326 . D120 ) > ( 0 ) by L2336 , L2406 , L2407 , L2409 , L2411 , L2412 , L2405;
L2415: D325 >= ( ( 0 ) + 7 ) by L2094 , XREAL_1:7;
L2416: D325 > 2 by L2415 , XXREAL_0:2;
L2417: ( D326 . ( intpos D325 ) ) = C367 by L2416 , L2336 , L2406 , L2407 , L2409 , L2405;
assume that
L2418: C369 is_FinSequence_on C364 , C322
and
L2419: ( len C369 ) = C323;
L2420: ( C322 + 1 ) >= ( 7 + 1 ) by L2092 , XREAL_1:6;
L2421:
now
let C371 being (Element of ( NAT ));
assume that
L2422: 1 <= C371
and
L2423: C371 <= ( len C369 );
L2424: ( C322 + C371 ) >= ( C322 + 1 ) by L2422 , XREAL_1:6;
L2425: ( C322 + C371 ) >= 8 by L2424 , L2420 , XXREAL_0:2;
L2426: ( C322 + C371 ) > 2 by L2425 , XXREAL_0:2;
thus L2427: ( C369 . C371 ) = ( C364 . ( intpos ( C322 + C371 ) ) ) by L2418 , L2422 , L2423 , SCPISORT:def 1
.= ( D326 . ( intpos ( C322 + C371 ) ) ) by L2336 , L2406 , L2407 , L2426 , L2405;
end;
L2428: C369 is_FinSequence_on D326 , C322 by L2421 , SCPISORT:def 1;
L2429: ( D325 + 1 ) >= ( 7 + 1 ) by L2415 , XREAL_1:6;
L2430: ( D325 + 1 ) > 2 by L2429 , XXREAL_0:2;
L2431: C368 = ( D326 . ( intpos ( D325 + 1 ) ) ) by L2430 , L2336 , L2406 , L2407 , L2411 , L2405;
L2432: ( D326 . D287 ) = ( 0 ) by L2336 , L2406 , L2407 , L2405;
L2433: ( DataLoc (( D326 . D287 ) , 2) ) = ( intpos ( ( 0 ) + 2 ) ) by L2432 , SCMP_GCD:1;
L2434: ( D326 . ( SBP ) ) = C366 by L2336 , L2406 , L2407 , L2405;
L2435: D277 is_halting_on D326 , D327 by L2434 , L2387 , L2410 , L2412 , L2417 , L2431 , L2432;
L2436: D277 is_halting_on ( Initialize D326 ) , D327
proof
L2437: ( D327 +* ( stop D277 ) ) halts_on ( Initialize ( Initialize D326 ) ) by L2435 , SCMPDS_6:def 3;
thus L2438: thesis by L2437 , SCMPDS_6:def 3;
end;
L2439: ( ( Initialize D326 ) . ( GBP ) ) = ( D326 . ( GBP ) ) by SCMPDS_5:15;
L2440: ( ( Initialize D326 ) . ( DataLoc (( D326 . ( GBP ) ) , 2) ) ) = ( D326 . ( DataLoc (( D326 . ( GBP ) ) , 2) ) ) by SCMPDS_5:15;
L2441: D277 is_closed_on D326 , D327 by L2387 , L2410 , L2412 , L2434 , L2417 , L2431 , L2432;
L2442: D277 is_closed_on ( Initialize D326 ) , D327
proof
L2443: (for B429 being (Element of ( NAT )) holds ( IC ( Comput (( D327 +* ( stop D277 ) ) , ( Initialize ( Initialize D326 ) ) , B429) ) ) in ( dom ( stop D277 ) )) by L2441 , SCMPDS_6:def 2;
thus L2444: thesis by L2443 , SCMPDS_6:def 2;
end;
L2445: D278 is_halting_on ( Initialize D326 ) , D327 by L2442 , L2433 , L2414 , L2439 , L2440 , L2436 , SCMPDS_6:68;
L2446: D278 is_halting_on D326 , D327
proof
L2447: ( D327 +* ( stop D278 ) ) halts_on ( Initialize ( Initialize D326 ) ) by L2445 , SCMPDS_6:def 3;
thus L2448: thesis by L2447 , SCMPDS_6:def 3;
end;
assume that
L2449: C370 is_FinSequence_on ( IExec (D279 , R5 , C364) ) , C322
and
L2450: ( len C370 ) = C323;
L2451: D278 is_closed_on ( Initialize D326 ) , D327 by L2433 , L2414 , L2439 , L2440 , L2436 , L2442 , SCMPDS_6:68;
L2452: D278 is_closed_on D326 , D327
proof
L2453: (for B430 being (Element of ( NAT )) holds ( IC ( Comput (( D327 +* ( stop D278 ) ) , ( Initialize ( Initialize D326 ) ) , B430) ) ) in ( dom ( stop D278 ) )) by L2451 , SCMPDS_6:def 2;
thus L2454: thesis by L2453 , SCMPDS_6:def 2;
end;
L2455:
now
let R1 being Int_position;
thus L2456: ( ( IExec (D279 , R5 , C364) ) . R1 ) = ( ( IExec (D278 , D327 , ( Initialize D326 )) ) . R1 ) by L2452 , L2446 , SCPISORT:7
.= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . R1 ) by L2433 , L2414 , L5 , L2439 , L2440 , L2442 , L2436;
end;
L2457:
now
let C372 being (Element of ( NAT ));
assume that
L2458: 1 <= C372
and
L2459: C372 <= ( len C370 );
thus L2460: ( C370 . C372 ) = ( ( IExec (D279 , R5 , C364) ) . ( intpos ( C322 + C372 ) ) ) by L2449 , L2458 , L2459 , SCPISORT:def 1
.= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos ( C322 + C372 ) ) ) by L2455;
end;
L2461: C370 is_FinSequence_on ( IExec (D277 , D327 , ( Initialize D326 )) ) , C322 by L2457 , SCPISORT:def 1;
L2462: ( ( Initialize D326 ) . ( SBP ) ) = ( D326 . ( SBP ) ) by SCMPDS_5:15;
L2463: ( ( Initialize D326 ) . D287 ) = ( D326 . D287 ) by SCMPDS_5:15;
L2464: ( ( Initialize D326 ) . ( intpos ( C366 + D264 ) ) ) = ( D326 . ( intpos ( C366 + D264 ) ) ) by SCMPDS_5:15;
L2465: ( ( Initialize D326 ) . ( intpos ( ( C366 + D264 ) + 1 ) ) ) = ( D326 . ( intpos ( ( C366 + D264 ) + 1 ) ) ) by SCMPDS_5:15;
L2466: C369 is_FinSequence_on ( Initialize D326 ) , C322
proof
let C373 being (Element of ( NAT ));
assume L2467: (1 <= C373 & C373 <= ( len C369 ));
L2468: ( C369 . C373 ) = ( D326 . ( intpos ( C322 + C373 ) ) ) by L2467 , L2428 , SCPISORT:def 1;
thus L2469: thesis by L2468 , SCMPDS_5:15;
end;
L2470: ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . D287 ) = ( 0 ) by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2462 , L2463 , L2464 , L2465 , L2466;
thus L2471: ( ( IExec (D279 , R5 , C364) ) . D287 ) = ( 0 ) by L2470 , L2455;
consider C374 being (Element of ( NAT )) such that L2472: C367 <= C374 and L2473: C374 <= C368 and L2474: ( C374 - 1 ) = ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos ( D325 + 1 ) ) ) and L2475: ( C374 + 1 ) = ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos ( D325 + 2 ) ) ) and L2476: (for B431 being (Element of ( NAT )) holds ((C367 <= B431 & B431 < C374) implies ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C374 ) ) >= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos B431 ) ))) and L2477: (for B432 being (Element of ( NAT )) holds ((C374 < B432 & B432 <= C368) implies ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C374 ) ) <= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos B432 ) ))) and L2478: (for B433 being (Element of ( NAT )) holds (((( C322 + 1 ) <= B433 & B433 < C367) or (C368 < B433 & B433 <= ( C322 + C323 ))) implies ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos B433 ) ) = ( ( Initialize D326 ) . ( intpos B433 ) ))) by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2462 , L2463 , L2464 , L2465 , L2466;
L2479: (for B434 being (Element of ( NAT )) holds (((( C322 + 1 ) <= B434 & B434 < C367) or (C368 < B434 & B434 <= ( C322 + C323 ))) implies ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos B434 ) ) = ( D326 . ( intpos B434 ) )))
proof
let C375 being (Element of ( NAT ));
assume L2480: ((( C322 + 1 ) <= C375 & C375 < C367) or (C368 < C375 & C375 <= ( C322 + C323 )));
L2481: ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C375 ) ) = ( ( Initialize D326 ) . ( intpos C375 ) ) by L2480 , L2478;
thus L2482: thesis by L2481 , SCMPDS_5:15;
end;
L2483: ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . D119 ) = ( C366 + 2 ) by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2462 , L2463 , L2464 , L2465 , L2466;
thus L2484: ( ( IExec (D279 , R5 , C364) ) . D119 ) = ( C366 + 2 ) by L2483 , L2455;
L2485: C367 = ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos D325 ) ) by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2462 , L2463 , L2464 , L2465 , L2466;
thus L2486: C367 = ( ( IExec (D279 , R5 , C364) ) . ( intpos D325 ) ) by L2485 , L2455;
L2487: C368 = ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos ( D325 + 3 ) ) ) by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2462 , L2463 , L2464 , L2465 , L2466;
thus L2488: C368 = ( ( IExec (D279 , R5 , C364) ) . ( intpos ( D325 + 3 ) ) ) by L2487 , L2455;
thus L2489:now
let C376 being (Element of ( NAT ));
assume that
L2490: 1 <= C376
and
L2491: C376 < C366;
L2492: ( D264 + C376 ) >= ( D264 + 1 ) by L2490 , XREAL_1:6;
L2493: ( D264 + C376 ) >= 8 by L2492 , L2351 , XXREAL_0:2;
L2494: ( D264 + C376 ) > 2 by L2493 , XXREAL_0:2;
thus L2495: ( ( IExec (D279 , R5 , C364) ) . ( intpos ( D264 + C376 ) ) ) = ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos ( D264 + C376 ) ) ) by L2455
.= ( ( Initialize D326 ) . ( intpos ( D264 + C376 ) ) ) by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2490 , L2491 , L2462 , L2463 , L2464 , L2465 , L2466
.= ( D326 . ( intpos ( D264 + C376 ) ) ) by SCMPDS_5:15
.= ( C364 . ( intpos ( D264 + C376 ) ) ) by L2336 , L2406 , L2407 , L2494 , L2405;
end;
thus L2496: C369 , C370 are_fiberwise_equipotent  by L2205 , L2408 , L2410 , L2412 , L2413 , L2419 , L2450 , L2434 , L2417 , L2431 , L2432 , L2461 , L2462 , L2463 , L2464 , L2465 , L2466;
take C374;
thus L2497: (C367 <= C374 & C374 <= C368) by L2472 , L2473;
thus L2498: ( C374 - 1 ) = ( ( IExec (D279 , R5 , C364) ) . ( intpos ( D325 + 1 ) ) ) by L2455 , L2474;
thus L2499: ( C374 + 1 ) = ( ( IExec (D279 , R5 , C364) ) . ( intpos ( D325 + 2 ) ) ) by L2455 , L2475;
thus L2500:now
let C377 being (Element of ( NAT ));
assume that
L2501: C367 <= C377
and
L2502: C377 < C374;
L2503: ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C374 ) ) >= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C377 ) ) by L2476 , L2501 , L2502;
L2504: ( ( IExec (D279 , R5 , C364) ) . ( intpos C374 ) ) >= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C377 ) ) by L2503 , L2455;
thus L2505: ( ( IExec (D279 , R5 , C364) ) . ( intpos C374 ) ) >= ( ( IExec (D279 , R5 , C364) ) . ( intpos C377 ) ) by L2504 , L2455;
end;
thus L2506:now
let C378 being (Element of ( NAT ));
assume that
L2507: C374 < C378
and
L2508: C378 <= C368;
L2509: ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C374 ) ) <= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C378 ) ) by L2477 , L2507 , L2508;
L2510: ( ( IExec (D279 , R5 , C364) ) . ( intpos C374 ) ) <= ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C378 ) ) by L2509 , L2455;
thus L2511: ( ( IExec (D279 , R5 , C364) ) . ( intpos C374 ) ) <= ( ( IExec (D279 , R5 , C364) ) . ( intpos C378 ) ) by L2510 , L2455;
end;
thus L2512:now
let C379 being (Element of ( NAT ));
assume that
L2513: ((( C322 + 1 ) <= C379 & C379 < C367) or (C368 < C379 & C379 <= ( C322 + C323 )));
L2514:
now
per cases  by L2513;
suppose L2515: (( C322 + 1 ) <= C379 & C379 < C367);

thus L2516: ( C322 + 1 ) <= C379 by L2515;
end;
suppose L2517: (C368 < C379 & C379 <= ( C322 + C323 ));

L2518: C379 >= C374 by L2517 , L2473 , XXREAL_0:2;
L2519: C379 >= C367 by L2518 , L2472 , XXREAL_0:2;
thus L2520: C379 >= ( C322 + 1 ) by L2519 , L2410 , XXREAL_0:2;
end;
end;
L2522: C379 >= 8 by L2514 , L2420 , XXREAL_0:2;
L2523: C379 > 2 by L2522 , XXREAL_0:2;
thus L2524: ( ( IExec (D279 , R5 , C364) ) . ( intpos C379 ) ) = ( ( IExec (D277 , D327 , ( Initialize D326 )) ) . ( intpos C379 ) ) by L2455
.= ( D326 . ( intpos C379 ) ) by L2479 , L2513
.= ( C364 . ( intpos C379 ) ) by L2336 , L2406 , L2407 , L2523 , L2405;
end;
end;
consider C380 being (FinSequence of ( INT )) such that L2513: ( len C380 ) = C323 and L2514: C380 is_FinSequence_on C321 , C322 by SCPISORT:2;
L2515: ( D264 + 2 ) >= ( 7 + 2 ) by L2094 , XREAL_1:6;
L2516: (( D286 . D287 ) = ( 0 ) & ( D286 . D119 ) = 1 & ( D286 . ( intpos ( D264 + 1 ) ) ) = ( C322 + 1 ) & ( D286 . ( intpos ( D264 + 2 ) ) ) = D264 & (for B435 being (Element of ( NAT )) holds ((B435 >= 8 & B435 <= D264) implies ( D286 . ( intpos B435 ) ) = ( C321 . ( intpos B435 ) ))))
proof
set D328 = ( IExec (( ( D281 ';' D282 ) ';' D283 ) , R4 , C321) );
set D329 = ( IExec (( D281 ';' D282 ) , R4 , C321) );
set D330 = ( Exec (D281 , C321) );
L2517: ( D330 . D287 ) = ( 0 ) by SCMPDS_2:45;
L2518: ( D329 . D287 ) = ( ( Exec (D282 , D330) ) . D287 ) by SCMPDS_5:42
.= ( 0 ) by L2517 , SCMPDS_2:45 , SCMP_GCD:3;
L2519: ( D329 . ( SBP ) ) = ( ( Exec (D282 , D330) ) . ( SBP ) ) by SCMPDS_5:42
.= 1 by SCMPDS_2:45;
L2520: ( DataLoc (( D329 . ( SBP ) ) , D264) ) = ( intpos ( D264 + 1 ) ) by L2519 , SCMP_GCD:1;
L2521: ( D328 . D287 ) = ( ( Exec (D283 , D329) ) . D287 ) by SCMPDS_5:41
.= ( 0 ) by L2518 , L2520 , AMI_3:10 , SCMPDS_2:46;
L2522: ( D328 . ( intpos ( D264 + 1 ) ) ) = ( ( Exec (D283 , D329) ) . ( intpos ( D264 + 1 ) ) ) by SCMPDS_5:41
.= ( C322 + 1 ) by L2520 , SCMPDS_2:46;
L2523: ( D264 + 2 ) > 1 by L2515 , XXREAL_0:2;
L2524: ( D264 + 1 ) > 1 by L2351 , XXREAL_0:2;
L2525: ( D328 . ( SBP ) ) = ( ( Exec (D283 , D329) ) . ( SBP ) ) by SCMPDS_5:41
.= 1 by L2519 , L2520 , L2524 , AMI_3:10 , SCMPDS_2:46;
L2526: ( DataLoc (( D328 . ( SBP ) ) , ( D264 + 1 )) ) = ( intpos ( D264 + ( 1 + 1 ) ) ) by L2525 , SCMP_GCD:1;
thus L2527: ( D286 . D287 ) = ( ( Exec (D284 , D328) ) . D287 ) by SCMPDS_5:41
.= ( 0 ) by L2521 , L2526 , AMI_3:10 , SCMPDS_2:46;
thus L2528: ( D286 . D119 ) = ( ( Exec (D284 , D328) ) . ( SBP ) ) by SCMPDS_5:41
.= 1 by L2525 , L2526 , L2523 , AMI_3:10 , SCMPDS_2:46;
L2529: ( D264 + 2 ) > ( D264 + 1 ) by XREAL_1:6;
thus L2530: ( D286 . ( intpos ( D264 + 1 ) ) ) = ( ( Exec (D284 , D328) ) . ( intpos ( D264 + 1 ) ) ) by SCMPDS_5:41
.= ( C322 + 1 ) by L2522 , L2526 , L2529 , AMI_3:10 , SCMPDS_2:46;
thus L2531: ( D286 . ( intpos ( D264 + 2 ) ) ) = ( ( Exec (D284 , D328) ) . ( intpos ( D264 + 2 ) ) ) by SCMPDS_5:41
.= D264 by L2526 , SCMPDS_2:46;
L2532: (for B436 being (Element of ( NAT )) holds (B436 >= 8 implies ( D330 . ( intpos B436 ) ) = ( C321 . ( intpos B436 ) ))) by AMI_3:10 , SCMPDS_2:45;
L2533:
now
let C381 being (Element of ( NAT ));
assume L2534: C381 >= 8;
L2535: C381 > 1 by L2534 , XXREAL_0:2;
thus L2536: ( D329 . ( intpos C381 ) ) = ( ( Exec (D282 , D330) ) . ( intpos C381 ) ) by SCMPDS_5:42
.= ( D330 . ( intpos C381 ) ) by L2535 , AMI_3:10 , SCMPDS_2:45
.= ( C321 . ( intpos C381 ) ) by L2532 , L2534;
end;
L2537:
now
let C382 being (Element of ( NAT ));
assume that
L2538: C382 >= 8
and
L2539: C382 <= D264;
L2540: ( D264 + 1 ) > D264 by XREAL_1:29;
thus L2541: ( D328 . ( intpos C382 ) ) = ( ( Exec (D283 , D329) ) . ( intpos C382 ) ) by SCMPDS_5:41
.= ( D329 . ( intpos C382 ) ) by L2520 , L2539 , L2540 , AMI_3:10 , SCMPDS_2:46
.= ( C321 . ( intpos C382 ) ) by L2533 , L2538;
end;
L2542: ( D264 + 2 ) > ( D264 + ( 0 ) ) by XREAL_1:6;
let C383 being (Element of ( NAT ));
assume that
L2543: C383 >= 8
and
L2544: C383 <= D264;
thus L2545: ( D286 . ( intpos C383 ) ) = ( ( Exec (D284 , D328) ) . ( intpos C383 ) ) by SCMPDS_5:41
.= ( D328 . ( intpos C383 ) ) by L2526 , L2544 , L2542 , AMI_3:10 , SCMPDS_2:46
.= ( C321 . ( intpos C383 ) ) by L2537 , L2543 , L2544;
end;
L2546:
now
L2547: ( C322 + 1 ) >= ( 7 + 1 ) by L2092 , XREAL_1:6;
let C384 being (Element of ( NAT ));
assume that
L2548: 1 <= C384
and
L2549: C384 <= ( len C380 );
L2550: ( C322 + C384 ) <= D264 by L2513 , L2549 , XREAL_1:6;
L2551: ( C322 + C384 ) >= ( C322 + 1 ) by L2548 , XREAL_1:6;
L2552: ( C322 + C384 ) >= 8 by L2551 , L2547 , XXREAL_0:2;
thus L2553: ( C380 . C384 ) = ( C321 . ( intpos ( C322 + C384 ) ) ) by L2514 , L2548 , L2549 , SCPISORT:def 1
.= ( D286 . ( intpos ( C322 + C384 ) ) ) by L2516 , L2552 , L2550;
end;
L2554: C380 is_FinSequence_on D286 , C322 by L2546 , SCPISORT:def 1;
consider C385 being (FinSequence of ( INT )) such that L2555: ( len C385 ) = C323 and L2556: C385 is_FinSequence_on ( IExec (( QuickSort (C323 , C322) ) , R4 , C321) ) , C322 by SCPISORT:2;
L2557: D262 = ( intpos ( ( 0 ) + 1 ) ) by SCMP_GCD:1;
L2558: (for B437 being (State of ( SCMPDS )) holds (for R5 being (Instruction-Sequence of ( SCMPDS )) holds (for B438 , B439 being (Element of ( NAT )) holds ((( B437 . D287 ) = ( 0 ) & ( B437 . ( SBP ) ) = B438 & ( B437 . ( intpos ( B438 + D264 ) ) ) = B439 & (B439 >= ( C322 + 1 ) or ( ( B437 . ( intpos ( ( B438 + D264 ) + 1 ) ) ) - B439 ) <= ( 0 ))) implies (D279 is_closed_on B437 , R5 & D279 is_halting_on B437 , R5)))))
proof
let C386 being (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C387 , C388 being (Element of ( NAT ));
set D331 = ( C387 + D264 );
set D332 = ( IExec (( D265 ';' D266 ) , R5 , ( Initialize C386 )) );
set D333 = R5;
assume that
L2559: ( C386 . D287 ) = ( 0 )
and
L2560: ( C386 . ( SBP ) ) = C387
and
L2561: ( C386 . ( intpos D331 ) ) = C388
and
L2562: (C388 >= ( C322 + 1 ) or ( ( C386 . ( intpos ( D331 + 1 ) ) ) - C388 ) <= ( 0 ));
L2563: ( D332 . D120 ) = ( ( C386 . ( intpos ( D331 + 1 ) ) ) - ( C386 . ( intpos D331 ) ) ) by L2336 , L2559 , L2560;
L2564: ( D332 . D287 ) = ( 0 ) by L2336 , L2559 , L2560;
L2565: ( DataLoc (( D332 . D287 ) , 2) ) = ( intpos ( ( 0 ) + 2 ) ) by L2564 , SCMP_GCD:1;
per cases ;
suppose L2566: ( D332 . ( DataLoc (( D332 . D287 ) , 2) ) ) > ( 0 );

L2567: D331 >= ( ( 0 ) + 7 ) by L2094 , XREAL_1:7;
L2568: ( D331 + 1 ) >= ( 7 + 1 ) by L2567 , XREAL_1:6;
L2569: ( D331 + 1 ) > 2 by L2568 , XXREAL_0:2;
L2570: ( ( D332 . ( intpos ( D331 + 1 ) ) ) - C388 ) > ( 0 ) by L2569 , L2336 , L2559 , L2560 , L2561 , L2563 , L2565 , L2566;
L2571: ( D332 . ( SBP ) ) = C387 by L2336 , L2559 , L2560;
L2572: D331 > 2 by L2567 , XXREAL_0:2;
L2573: ( D332 . ( intpos D331 ) ) = C388 by L2572 , L2336 , L2559 , L2560 , L2561;
L2574: D277 is_halting_on D332 , D333 by L2573 , L2387 , L2336 , L2559 , L2560 , L2561 , L2562 , L2564 , L2565 , L2566 , L2571 , L2570;
L2575: ( ( Initialize D332 ) . ( DataLoc (( D332 . D287 ) , 2) ) ) = ( D332 . ( DataLoc (( D332 . D287 ) , 2) ) ) by SCMPDS_5:15;
L2576: ( ( Initialize D332 ) . D287 ) = ( D332 . D287 ) by SCMPDS_5:15;
L2577: D277 is_closed_on D332 , D333 by L2387 , L2336 , L2559 , L2560 , L2561 , L2562 , L2564 , L2565 , L2566 , L2571 , L2573 , L2570;
L2578: D277 is_halting_on ( Initialize D332 ) , D333
proof
L2579: ( D333 +* ( stop D277 ) ) halts_on ( Initialize ( Initialize D332 ) ) by L2574 , SCMPDS_6:def 3;
thus L2580: thesis by L2579 , SCMPDS_6:def 3;
end;
L2581: D277 is_closed_on ( Initialize D332 ) , D333
proof
L2582: (for B440 being (Element of ( NAT )) holds ( IC ( Comput (( D333 +* ( stop D277 ) ) , ( Initialize ( Initialize D332 ) ) , B440) ) ) in ( dom ( stop D277 ) )) by L2577 , SCMPDS_6:def 2;
thus L2583: thesis by L2582 , SCMPDS_6:def 2;
end;
L2584: D278 is_halting_on ( Initialize D332 ) , D333 by L2581 , L2566 , L2578 , L2575 , L2576 , SCMPDS_6:68;
L2585: D278 is_halting_on D332 , D333
proof
L2586: ( D333 +* ( stop D278 ) ) halts_on ( Initialize ( Initialize D332 ) ) by L2584 , SCMPDS_6:def 3;
thus L2587: thesis by L2586 , SCMPDS_6:def 3;
end;
L2588: D278 is_closed_on ( Initialize D332 ) , D333 by L2566 , L2581 , L2578 , L2575 , L2576 , SCMPDS_6:68;
L2589: D278 is_closed_on D332 , D333
proof
L2590: (for B441 being (Element of ( NAT )) holds ( IC ( Comput (( D333 +* ( stop D278 ) ) , ( Initialize ( Initialize D332 ) ) , B441) ) ) in ( dom ( stop D278 ) )) by L2588 , SCMPDS_6:def 2;
thus L2591: thesis by L2590 , SCMPDS_6:def 2;
end;
thus L2592: thesis by L2589 , L2585 , SCPISORT:9;
end;
suppose L2593: ( D332 . ( DataLoc (( D332 . D287 ) , 2) ) ) <= ( 0 );

L2594: D275 is_halting_on D332 , D333 by SCMPDS_6:21;
L2595: D275 is_closed_on D332 , D333 by SCMPDS_6:20;
L2596: D278 is_halting_on D332 , D333 by L2595 , L2593 , L2594 , SCMPDS_6:69;
L2597: D278 is_closed_on D332 , D333 by L2593 , L2595 , L2594 , SCMPDS_6:69;
thus L2598: thesis by L2597 , L2596 , SCPISORT:9;
end;
end;
L2600:
now
let C389 being ( 0 ) -started (State of ( SCMPDS ));
let R5 being (Instruction-Sequence of ( SCMPDS ));
let C390 , C391 being (FinSequence of ( INT ));
let C392 , C393 , C394 , C395 being (Element of ( NAT ));
set D334 = ( ( 2 * C392 ) + 1 );
set D335 = ( C322 + C394 );
set D336 = ( C322 + C395 );
assume that
L2601: ( C389 . D287 ) = ( 0 )
and
L2602: D334 = ( C389 . D262 )
and
L2603: C393 = ( ( D264 + ( 2 * C392 ) ) + 1 )
and
L2604: D335 = ( C389 . ( intpos C393 ) )
and
L2605: D336 = ( C389 . ( intpos ( C393 + 1 ) ) )
and
L2606: ((1 <= C394 & C395 <= C323) or C394 >= C395);
set D337 = ( D334 + D264 );
L2607: D335 = ( C389 . ( intpos D337 ) ) by L2603 , L2604;
L2608:
now
per cases  by L2606;
case L2609: (1 <= C394 & C395 <= C323);
thus L2610: ( C322 + 1 ) <= D335 by L2609 , XREAL_1:6;
end;
case L2611: C394 >= C395;
L2612: D335 >= ( C389 . ( intpos ( D337 + 1 ) ) ) by L2611 , L2603 , L2605 , XREAL_1:6;
thus L2613: ( ( C389 . ( intpos ( D337 + 1 ) ) ) - D335 ) <= ( 0 ) by L2612 , XREAL_1:47;
end;
end;
thus L2615: (D279 is_closed_on C389 , R5 & D279 is_halting_on C389 , R5) by L2608 , L2558 , L2557 , L2601 , L2602 , L2607;
consider C396 being (FinSequence of ( INT )) such that L2616: ( len C396 ) = C323 and L2617: (for B442 being (Element of ( NAT )) holds ((1 <= B442 & B442 <= ( len C396 )) implies ( C396 . B442 ) = ( C389 . ( intpos ( C322 + B442 ) ) ))) by SCPISORT:1;
consider C397 being (FinSequence of ( INT )) such that L2618: ( len C397 ) = C323 and L2619: (for B443 being (Element of ( NAT )) holds ((1 <= B443 & B443 <= ( len C397 )) implies ( C397 . B443 ) = ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + B443 ) ) ))) by SCPISORT:1;
L2620: C397 is_FinSequence_on ( IExec (D279 , R5 , C389) ) , C322 by L2619 , SCPISORT:def 1;
L2621: C396 is_FinSequence_on C389 , C322 by L2617 , SCPISORT:def 1;
thus L2622:now
per cases ;
suppose L2623: ( C389 . ( intpos ( D337 + 1 ) ) ) <= ( C389 . ( intpos D337 ) );

thus L2624: (( ( IExec (D279 , R5 , C389) ) . D287 ) = ( C389 . D287 ) & (for B444 being (Element of ( NAT )) holds ((1 <= B444 & B444 < D334) implies ( ( IExec (D279 , R5 , C389) ) . ( intpos ( D264 + B444 ) ) ) = ( C389 . ( intpos ( D264 + B444 ) ) )))) by L2623 , L2352 , L2557 , L2601 , L2602;
end;
suppose L2625: ( C389 . ( intpos ( D337 + 1 ) ) ) > ( C389 . ( intpos D337 ) );

L2626: ( D336 - D335 ) > ( 0 ) by L2625 , L2603 , L2604 , L2605 , XREAL_1:50;
L2627: D336 <= D264 by L2603 , L2604 , L2605 , L2606 , L2625 , XREAL_1:6;
L2628: ( C322 + 1 ) <= D335 by L2603 , L2604 , L2605 , L2606 , L2625 , XREAL_1:6;
thus L2629: (( ( IExec (D279 , R5 , C389) ) . D287 ) = ( C389 . D287 ) & (for B445 being (Element of ( NAT )) holds ((1 <= B445 & B445 < D334) implies ( ( IExec (D279 , R5 , C389) ) . ( intpos ( D264 + B445 ) ) ) = ( C389 . ( intpos ( D264 + B445 ) ) )))) by L2628 , L2404 , L2557 , L2601 , L2602 , L2603 , L2605 , L2607 , L2616 , L2621 , L2618 , L2620 , L2626 , L2627;
end;
end;
thus L2631:now
assume L2632: C394 >= C395;
L2633: ( C389 . ( intpos ( D337 + 1 ) ) ) <= ( C389 . ( intpos D337 ) ) by L2632 , L2603 , L2604 , L2605 , XREAL_1:6;
thus L2634: ( ( IExec (D279 , R5 , C389) ) . D262 ) = ( ( ( 2 * C392 ) + 1 ) - 2 ) by L2633 , L2352 , L2557 , L2601 , L2602
.= ( ( 2 * C392 ) - 1 );
thus L2635: (for B446 being (Element of ( NAT )) holds ((1 <= B446 & B446 <= C323) implies ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + B446 ) ) ) = ( C389 . ( intpos ( C322 + B446 ) ) ))) by L2352 , L2557 , L2601 , L2602 , L2633;
end;
L2636: C393 = D337 by L2603;
thus L2637:now
assume L2638: C394 < C395;
L2639: ( C322 + 1 ) <= D335 by L2638 , L2606 , XREAL_1:6;
L2640: D336 > D335 by L2638 , XREAL_1:6;
L2641: ( D336 - D335 ) > ( 0 ) by L2640 , XREAL_1:50;
L2642: D336 <= D264 by L2606 , L2638 , XREAL_1:6;
thus L2643: ( ( IExec (D279 , R5 , C389) ) . D262 ) = ( ( ( 2 * C392 ) + 1 ) + 2 ) by L2642 , L2404 , L2557 , L2601 , L2602 , L2603 , L2605 , L2607 , L2616 , L2621 , L2618 , L2620 , L2641 , L2639
.= ( ( 2 * C392 ) + 3 );
consider C398 being (Element of ( NAT )) such that L2644: D335 <= C398 and L2645: C398 <= D336 and L2646: ( C398 - 1 ) = ( ( IExec (D279 , R5 , C389) ) . ( intpos ( D337 + 1 ) ) ) and L2647: ( C398 + 1 ) = ( ( IExec (D279 , R5 , C389) ) . ( intpos ( D337 + 2 ) ) ) and L2648: (for B447 being (Element of ( NAT )) holds ((D335 <= B447 & B447 < C398) implies ( ( IExec (D279 , R5 , C389) ) . ( intpos C398 ) ) >= ( ( IExec (D279 , R5 , C389) ) . ( intpos B447 ) ))) and L2649: (for B448 being (Element of ( NAT )) holds ((C398 < B448 & B448 <= D336) implies ( ( IExec (D279 , R5 , C389) ) . ( intpos C398 ) ) <= ( ( IExec (D279 , R5 , C389) ) . ( intpos B448 ) ))) and L2650: (for B449 being (Element of ( NAT )) holds (((( C322 + 1 ) <= B449 & B449 < D335) or (D336 < B449 & B449 <= ( C322 + C323 ))) implies ( ( IExec (D279 , R5 , C389) ) . ( intpos B449 ) ) = ( C389 . ( intpos B449 ) ))) by L2404 , L2557 , L2601 , L2602 , L2603 , L2604 , L2605 , L2616 , L2621 , L2618 , L2620 , L2641 , L2639 , L2642;
thus L2651:now
let C399 being (Element of ( NAT ));
assume L2652: ((1 <= C399 & C399 < C394) or (C395 < C399 & C399 <= C323));
L2653: ((( C322 + 1 ) <= ( C322 + C399 ) & ( C322 + C399 ) < D335) or (D336 < ( C322 + C399 ) & ( C322 + C399 ) <= ( C322 + C323 ))) by L2652 , XREAL_1:6;
thus L2654: ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + C399 ) ) ) = ( C389 . ( intpos ( C322 + C399 ) ) ) by L2653 , L2650;
end;
L2655: ( C398 - C322 ) >= C394 by L2644 , XREAL_1:19;
reconsider D338 = ( C398 - C322 ) as (Element of ( NAT )) by L2655 , INT_1:3;
take D339 = D338;
L2656: C398 = ( C322 + D339 );
thus L2657: (C394 <= D339 & D339 <= C395) by L2656 , L2644 , L2645 , XREAL_1:6;
thus L2658: D335 = ( ( IExec (D279 , R5 , C389) ) . ( intpos C393 ) ) by L2404 , L2557 , L2601 , L2602 , L2604 , L2605 , L2636 , L2616 , L2621 , L2618 , L2620 , L2641 , L2639 , L2642;
thus L2659: ( ( C322 + D339 ) - 1 ) = ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C393 + 1 ) ) ) by L2603 , L2646;
thus L2660: ( ( C322 + D339 ) + 1 ) = ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C393 + 2 ) ) ) by L2603 , L2647;
thus L2661: D336 = ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C393 + 3 ) ) ) by L2404 , L2557 , L2601 , L2602 , L2604 , L2605 , L2636 , L2616 , L2621 , L2618 , L2620 , L2641 , L2639 , L2642;
thus L2662:now
let C400 being (Element of ( NAT ));
assume that
L2663: C394 <= C400
and
L2664: C400 < D339;
L2665: ( C322 + C400 ) < ( C322 + D339 ) by L2664 , XREAL_1:6;
L2666: ( C322 + C394 ) <= ( C322 + C400 ) by L2663 , XREAL_1:6;
thus L2667: ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + C400 ) ) ) <= ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + D339 ) ) ) by L2666 , L2648 , L2665;
end;
thus L2668:now
let C401 being (Element of ( NAT ));
assume that
L2669: D339 < C401
and
L2670: C401 <= C395;
L2671: ( C322 + C401 ) <= ( C322 + C395 ) by L2670 , XREAL_1:6;
L2672: ( C322 + D339 ) < ( C322 + C401 ) by L2669 , XREAL_1:6;
thus L2673: ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + C401 ) ) ) >= ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + D339 ) ) ) by L2672 , L2649 , L2671;
end;
end;
thus L2669:now
assume that
L2670: C390 is_FinSequence_on C389 , C322
and
L2671: C391 is_FinSequence_on ( IExec (D279 , R5 , C389) ) , C322
and
L2672: ( len C390 ) = C323
and
L2673: ( len C391 ) = C323;
per cases ;
suppose L2674: ( C389 . ( intpos ( D337 + 1 ) ) ) <= ( C389 . ( intpos D337 ) );

L2675: ( dom C390 ) = ( Seg C323 ) by L2672 , FINSEQ_1:def 3;
L2676:
now
let C402 being Nat;
reconsider D340 = C402 as (Element of ( NAT )) by ORDINAL1:def 12;
assume L2677: C402 in ( dom C390 );
L2678: 1 <= C402 by L2677 , L2675 , FINSEQ_1:1;
L2679: C402 <= C323 by L2675 , L2677 , FINSEQ_1:1;
thus L2680: ( C390 . C402 ) = ( C389 . ( intpos ( C322 + D340 ) ) ) by L2679 , L2670 , L2672 , L2678 , SCPISORT:def 1
.= ( ( IExec (D279 , R5 , C389) ) . ( intpos ( C322 + D340 ) ) ) by L2352 , L2557 , L2601 , L2602 , L2674 , L2678 , L2679
.= ( C391 . C402 ) by L2671 , L2673 , L2678 , L2679 , SCPISORT:def 1;
end;
thus L2681: C390 , C391 are_fiberwise_equipotent  by L2676 , L2672 , L2673 , FINSEQ_2:9;
end;
suppose L2682: ( C389 . ( intpos ( D337 + 1 ) ) ) > ( C389 . ( intpos D337 ) );

L2683: ( D336 - D335 ) > ( 0 ) by L2682 , L2603 , L2604 , L2605 , XREAL_1:50;
L2684: D336 <= D264 by L2603 , L2604 , L2605 , L2606 , L2682 , XREAL_1:6;
L2685: ( C322 + 1 ) <= D335 by L2603 , L2604 , L2605 , L2606 , L2682 , XREAL_1:6;
thus L2686: C390 , C391 are_fiberwise_equipotent  by L2685 , L2404 , L2557 , L2601 , L2602 , L2603 , L2605 , L2607 , L2670 , L2671 , L2672 , L2673 , L2683 , L2684;
end;
end;
end;
L2670: ( ( Initialize D286 ) . ( GBP ) ) = ( D286 . ( GBP ) ) by SCMPDS_5:15;
L2671: ( ( Initialize D286 ) . ( intpos ( D264 + 1 ) ) ) = ( D286 . ( intpos ( D264 + 1 ) ) ) by SCMPDS_5:15;
L2672: ( ( Initialize D286 ) . ( intpos ( ( D264 + 1 ) + 1 ) ) ) = ( D286 . ( intpos ( ( D264 + 1 ) + 1 ) ) ) by SCMPDS_5:15;
L2673: ( ( Initialize D286 ) . ( DataLoc (( 0 ) , 1) ) ) = ( D286 . ( DataLoc (( 0 ) , 1) ) ) by SCMPDS_5:15;
L2674: D280 is_closed_on ( Initialize D286 ) , R4 by L2557 , L2600 , L2516 , L608 , L2670 , L2671 , L2672 , L2673;
L2675: D280 is_closed_on D286 , R4
proof
L2676: (for B450 being (Element of ( NAT )) holds ( IC ( Comput (( R4 +* ( stop D280 ) ) , ( Initialize ( Initialize D286 ) ) , B450) ) ) in ( dom ( stop D280 ) )) by L2674 , SCMPDS_6:def 2;
thus L2677: thesis by L2676 , SCMPDS_6:def 2;
end;
L2678: D280 is_halting_on ( Initialize D286 ) , R4 by L2557 , L2600 , L2516 , L608 , L2670 , L2671 , L2672 , L2673;
L2679: D280 is_halting_on D286 , R4
proof
L2680: ( R4 +* ( stop D280 ) ) halts_on ( Initialize ( Initialize D286 ) ) by L2678 , SCMPDS_6:def 3;
thus L2681: thesis by L2680 , SCMPDS_6:def 3;
end;
thus L2682: ( QuickSort (C323 , C322) ) is_halting_on C321 , R4 by L2679 , L2675 , L2087 , SCPISORT:9;
take C380;
take C385;
thus L2683: (( len C380 ) = C323 & C380 is_FinSequence_on C321 , C322 & ( len C385 ) = C323 & C385 is_FinSequence_on ( IExec (( QuickSort (C323 , C322) ) , R4 , C321) ) , C322) by L2513 , L2514 , L2555 , L2556;
L2684:
now
let C403 being (Element of ( NAT ));
assume that
L2685: 1 <= C403
and
L2686: C403 <= ( len C385 );
thus L2687: ( C385 . C403 ) = ( ( IExec (( D285 ';' D280 ) , R4 , C321) ) . ( intpos ( C322 + C403 ) ) ) by L2556 , L2685 , L2686 , SCPISORT:def 1
.= ( ( IExec (D280 , D288 , ( Initialize D286 )) ) . ( intpos ( C322 + C403 ) ) ) by L2679 , L2675 , SCPISORT:7;
end;
L2688: C385 is_FinSequence_on ( IExec (D280 , D288 , ( Initialize D286 )) ) , C322 by L2684 , SCPISORT:def 1;
L2689: ( ( Initialize D286 ) . ( GBP ) ) = ( D286 . ( GBP ) ) by SCMPDS_5:15;
L2690: ( ( Initialize D286 ) . ( DataLoc (( 0 ) , 1) ) ) = ( D286 . ( DataLoc (( 0 ) , 1) ) ) by SCMPDS_5:15;
L2691: ( ( Initialize D286 ) . ( intpos ( D264 + 1 ) ) ) = ( D286 . ( intpos ( D264 + 1 ) ) ) by SCMPDS_5:15;
L2692: ( ( Initialize D286 ) . ( intpos ( ( D264 + 1 ) + 1 ) ) ) = ( D286 . ( intpos ( ( D264 + 1 ) + 1 ) ) ) by SCMPDS_5:15;
L2693: C380 is_FinSequence_on ( Initialize D286 ) , C322
proof
let C404 being (Element of ( NAT ));
assume L2694: (1 <= C404 & C404 <= ( len C380 ));
L2695: ( C380 . C404 ) = ( D286 . ( intpos ( C322 + C404 ) ) ) by L2694 , L2554 , SCPISORT:def 1;
thus L2696: thesis by L2695 , SCMPDS_5:15;
end;
thus L2697: (C380 , C385 are_fiberwise_equipotent  & C385 is_non_decreasing_on 1 , C323) by L2693 , L2557 , L2600 , L2516 , L2513 , L2555 , L194 , L2688 , L2689 , L2690 , L2691 , L2692;
end;
begin
theorem
L2698: (for R2 being (Element of ( NAT )) holds (for R3 being (Element of ( NAT )) holds ( card ( QuickSort (R2 , R3) ) ) = 57)) by L2086;
theorem
L2699: (for B451 , B452 being (Element of ( NAT )) holds (B451 >= 7 implies ( QuickSort (B452 , B451) ) is  parahalting))
proof
let C405 , C406 being (Element of ( NAT ));
assume L2700: C405 >= 7;
L2701: (for B453 being (State of ( SCMPDS )) holds (for R4 being (Instruction-Sequence of ( SCMPDS )) holds ( QuickSort (C406 , C405) ) is_halting_on B453 , R4))
proof
let C407 being (State of ( SCMPDS ));
let R4 being (Instruction-Sequence of ( SCMPDS ));
L2702: ( QuickSort (C406 , C405) ) is_halting_on ( Initialize C407 ) , R4 by L2700 , L2086;
thus L2703: thesis by L2702 , SCMPDS_6:126;
end;
thus L2704: thesis by L2701 , SCMPDS_6:21;
end;
theorem
L2705: (for R4 being (Instruction-Sequence of ( SCMPDS )) holds (for B454 being ( 0 ) -started (State of ( SCMPDS )) holds (for B455 , B456 being (Element of ( NAT )) holds (B455 >= 7 implies (ex B457 , B458 being (FinSequence of ( INT )) st (( len B457 ) = B456 & B457 is_FinSequence_on B454 , B455 & ( len B458 ) = B456 & B458 is_FinSequence_on ( IExec (( QuickSort (B456 , B455) ) , R4 , B454) ) , B455 & B457 , B458 are_fiberwise_equipotent  & B458 is_non_decreasing_on 1 , B456)))))) by L2086;
