Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Sep  1 23:22:13 2025
| Host         : HARSHITH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file {C:/Users/saiha/Desktop/vivado files/assignmen_1/ass1/systolic arrays multiplication/timing_report.txt}
| Design       : matrix_mult
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (49)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

A_0[0]
A_0[1]
A_0[2]
A_0[3]
A_0[4]
A_0[5]
A_0[6]
A_0[7]
A_3[0]
A_3[1]
A_3[2]
A_3[3]
A_3[4]
A_3[5]
A_3[6]
A_3[7]
A_6[0]
A_6[1]
A_6[2]
A_6[3]
A_6[4]
A_6[5]
A_6[6]
A_6[7]
B_0[0]
B_0[1]
B_0[2]
B_0[3]
B_0[4]
B_0[5]
B_0[6]
B_0[7]
B_1[0]
B_1[1]
B_1[2]
B_1[3]
B_1[4]
B_1[5]
B_1[6]
B_1[7]
B_2[0]
B_2[1]
B_2[2]
B_2[3]
B_2[4]
B_2[5]
B_2[6]
B_2[7]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.095        0.000                      0                  144        6.603        0.000                      0                  144        9.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.095        0.000                      0                  144        6.603        0.000                      0                  144        9.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.603ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_0/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_0[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_0/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_0/C_out_reg_n_0_[1]
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_0/C_0_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_0/C_0_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_0/C_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_0/C_0_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_0/C_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_0/C_0_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_0/C_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_0/C_0_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_0/C_0_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_0_OBUF[13]
                                                                      r  C_0_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_0[13]
                                                                      r  C_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_1/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_1[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_1/CLK
                         FDCE                                         r  PE_1/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_1/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_1/C_out_reg_n_0_[1]
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_1/C_1_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_1/C_1_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_1/C_1_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_1/C_1_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_1/C_1_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_1/C_1_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_1/C_1_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_1/C_1_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_1/C_1_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_1/C_1_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_1/C_1_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_1_OBUF[13]
                                                                      r  C_1_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_1[13]
                                                                      r  C_1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_2/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_2[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_2/CLK
                         FDCE                                         r  PE_2/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_2/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_2/C_out_reg_n_0_[1]
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_2/C_2_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_2/C_2_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_2/C_2_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_2/C_2_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_2/C_2_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_2/C_2_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_2/C_2_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_2/C_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_2/C_2_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_2/C_2_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_2/C_2_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_2_OBUF[13]
                                                                      r  C_2_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_2[13]
                                                                      r  C_2[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_3/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_3[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_3/CLK
                         FDCE                                         r  PE_3/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_3/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_3/C_out_reg_n_0_[1]
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_3/C_3_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_3/C_3_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_3/C_3_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_3/C_3_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_3/C_3_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_3/C_3_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_3/C_3_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_3/C_3_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_3/C_3_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_3/C_3_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_3/C_3_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_3_OBUF[13]
                                                                      r  C_3_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_3_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_3[13]
                                                                      r  C_3[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_4/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_4[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_4/CLK
                         FDCE                                         r  PE_4/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_4/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_4/C_out_reg_n_0_[1]
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_4/C_4_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_4/C_4_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_4/C_4_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_4/C_4_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_4/C_4_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_4/C_4_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_4/C_4_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_4/C_4_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_4/C_4_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_4/C_4_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_4/C_4_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_4_OBUF[13]
                                                                      r  C_4_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_4_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_4[13]
                                                                      r  C_4[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_5/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_5[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_5/CLK
                         FDCE                                         r  PE_5/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_5/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_5/C_out_reg_n_0_[1]
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_5/C_5_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_5/C_5_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_5/C_5_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_5/C_5_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_5/C_5_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_5/C_5_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_5/C_5_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_5/C_5_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_5/C_5_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_5/C_5_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_5/C_5_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_5_OBUF[13]
                                                                      r  C_5_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_5_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_5[13]
                                                                      r  C_5[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_6/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_6[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_6/CLK
                         FDCE                                         r  PE_6/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_6/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_6/C_out_reg_n_0_[1]
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_6/C_6_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_6/C_6_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_6/C_6_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_6/C_6_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_6/C_6_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_6/C_6_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_6/C_6_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_6/C_6_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_6/C_6_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_6/C_6_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_6/C_6_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_6_OBUF[13]
                                                                      r  C_6_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_6_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_6[13]
                                                                      r  C_6[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_7/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_7[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_7/CLK
                         FDCE                                         r  PE_7/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_7/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_7/C_out_reg_n_0_[1]
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_7/C_7_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_7/C_7_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_7/C_7_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_7/C_7_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_7/C_7_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_7/C_7_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_7/C_7_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_7/C_7_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_7/C_7_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_7/C_7_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_7/C_7_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_7_OBUF[13]
                                                                      r  C_7_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_7_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_7[13]
                                                                      r  C_7[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 PE_8/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_8[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.641ns (78.255%)  route 1.290ns (21.745%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_8/CLK
                         FDCE                                         r  PE_8/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_8/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_8/C_out_reg_n_0_[1]
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_8/C_8_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_8/C_8_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_8/C_8_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_8/C_8_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_8/C_8_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_8/C_8_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_8/C_8_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_8/C_8_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_8/C_8_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_8/C_8_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.305 r  PE_8/C_8_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     6.105    C_8_OBUF[13]
                                                                      r  C_8_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764     8.869 r  C_8_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.869    C_8[13]
                                                                      r  C_8[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 PE_0/C_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_0[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 4.625ns (78.196%)  route 1.290ns (21.804%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.258    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     2.354 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.584     2.938    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.394 r  PE_0/C_out_reg[1]/Q
                         net (fo=2, unplaced)         0.481     3.875    PE_0/C_out_reg_n_0_[1]
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     4.170 r  PE_0/C_0_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     4.170    PE_0/C_0_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.720 r  PE_0/C_0_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     4.729    PE_0/C_0_OBUF[3]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.843 r  PE_0/C_0_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    PE_0/C_0_OBUF[7]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.957 r  PE_0/C_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.957    PE_0/C_0_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.286 r  PE_0/C_0_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     6.086    C_0_OBUF[15]
                                                                      r  C_0_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.767     8.853 r  C_0_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.853    C_0[15]
                                                                      r  C_0[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -4.000    15.965    
  -------------------------------------------------------------------
                         required time                         15.965    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  7.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_0/C_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_0[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_0/C_out_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_0/C_out_reg_n_0_[12]
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_0/C_0_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_0_OBUF[13]
                                                                      r  C_0_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.639    C_0[13]
                                                                      r  C_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_0/C_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_0[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_0/C_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_0/C_out_reg_n_0_[0]
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_0/C_0_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_0_OBUF[1]
                                                                      r  C_0_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.639    C_0[1]
                                                                      r  C_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_0/C_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_0[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_0/C_out_reg[4]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_0/C_out_reg_n_0_[4]
                                                                      r  PE_0/C_0_OBUF[7]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_0/C_0_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_0_OBUF[5]
                                                                      r  C_0_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.639    C_0[5]
                                                                      r  C_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_0/C_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_0[9]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_0/C_out_reg[8]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_0/C_out_reg_n_0_[8]
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_0/C_0_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_0_OBUF[9]
                                                                      r  C_0_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_0_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.639    C_0[9]
                                                                      r  C_0[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_1/C_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_1[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_1/CLK
                         FDCE                                         r  PE_1/C_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_1/C_out_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_1/C_out_reg_n_0_[12]
                                                                      r  PE_1/C_1_OBUF[15]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_1/C_1_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_1_OBUF[13]
                                                                      r  C_1_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.639    C_1[13]
                                                                      r  C_1[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_1/C_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_1[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_1/CLK
                         FDCE                                         r  PE_1/C_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_1/C_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_1/C_out_reg_n_0_[0]
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_1/C_1_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_1_OBUF[1]
                                                                      r  C_1_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.639    C_1[1]
                                                                      r  C_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_1/C_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_1[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_1/CLK
                         FDCE                                         r  PE_1/C_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_1/C_out_reg[4]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_1/C_out_reg_n_0_[4]
                                                                      r  PE_1/C_1_OBUF[7]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_1/C_1_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_1_OBUF[5]
                                                                      r  C_1_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.639    C_1[5]
                                                                      r  C_1[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_1/C_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_1[9]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_1/CLK
                         FDCE                                         r  PE_1/C_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_1/C_out_reg[8]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_1/C_out_reg_n_0_[8]
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_1/C_1_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_1_OBUF[9]
                                                                      r  C_1_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.639    C_1[9]
                                                                      r  C_1[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_2/C_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_2[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_2/CLK
                         FDCE                                         r  PE_2/C_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_2/C_out_reg[12]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_2/C_out_reg_n_0_[12]
                                                                      r  PE_2/C_2_OBUF[15]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_2/C_2_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_2_OBUF[13]
                                                                      r  C_2_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.639    C_2[13]
                                                                      r  C_2[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    

Slack (MET) :             6.603ns  (arrival time - required time)
  Source:                 PE_2/C_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            C_2[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.453ns (75.066%)  route 0.483ns (24.934%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Output Delay:           4.000ns
  Clock Path Skew:        -0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.564    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.114     0.704    PE_2/CLK
                         FDCE                                         r  PE_2/C_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.845 r  PE_2/C_out_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.990    PE_2/C_out_reg_n_0_[0]
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.147     1.137 r  PE_2/C_2_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.474    C_2_OBUF[1]
                                                                      r  C_2_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.639 r  C_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.639    C_2[1]
                                                                      r  C_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -4.000    -3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  6.603    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000               PE_0/C_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500                PE_0/C_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_3[3]
                            (input port)
  Destination:            C_0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_3[3] (IN)
                         net (fo=0)                   0.000     0.000    B_3[3]
                                                                      f  B_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_3_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_0/B_3_IBUF[3]
                                                                      f  PE_0/C_0_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_0/C_0_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_0/C_0_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_0/C_0_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_0/C_0_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_0/C_0_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_0/C_0_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_0/C_0_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_0/C_0_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_0/C_0_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_0/C_0_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_0/C_0_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_0/C_0_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_0/C_0_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_0/C_01[9]
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_0/C_0_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_0/PCOUT[11]
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_0/C_0_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_0/C_0_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_0/C_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_0/C_0_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_0/C_0_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_0_OBUF[13]
                                                                      r  C_0_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_0_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_0[13]
                                                                      r  C_0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_4[3]
                            (input port)
  Destination:            C_1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_4[3] (IN)
                         net (fo=0)                   0.000     0.000    B_4[3]
                                                                      f  B_4_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_4_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_1/B_4_IBUF[3]
                                                                      f  PE_1/C_1_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_1/C_1_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_1/C_1_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_1/C_1_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_1/C_1_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_1/C_1_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_1/C_1_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_1/C_1_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_1/C_1_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_1/C_1_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_1/C_1_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_1/C_1_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_1/C_1_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_1/C_1_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_1/C_11[9]
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_1/C_1_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_1/C_1_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_1/C_1_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_1/C_1_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_1/C_1_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_1/C_1_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_1/C_1_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_1/C_1_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_1/C_1_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_1_OBUF[13]
                                                                      r  C_1_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_1_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_1[13]
                                                                      r  C_1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_5[3]
                            (input port)
  Destination:            C_2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_5[3] (IN)
                         net (fo=0)                   0.000     0.000    B_5[3]
                                                                      f  B_5_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_5_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_2/B_5_IBUF[3]
                                                                      f  PE_2/C_2_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_2/C_2_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_2/C_2_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_2/C_2_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_2/C_2_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_2/C_2_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_2/C_2_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_2/C_2_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_2/C_2_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_2/C_2_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_2/C_2_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_2/C_2_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_2/C_2_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_2/C_2_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_2/C_21[9]
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_2/C_2_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_2/C_2_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_2/C_2_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_2/C_2_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_2/C_2_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_2/C_2_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_2/C_2_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_2/C_2_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_2/C_2_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_2_OBUF[13]
                                                                      r  C_2_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_2_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_2[13]
                                                                      r  C_2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3[3]
                            (input port)
  Destination:            C_3[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_3[3] (IN)
                         net (fo=0)                   0.000     0.000    B_3[3]
                                                                      f  B_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_3_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_3/B_3_IBUF[3]
                                                                      f  PE_3/C_3_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_3/C_3_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_3/C_3_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_3/C_3_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_3/C_3_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_3/C_3_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_3/C_3_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_3/C_3_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_3/C_3_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_3/C_3_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_3/C_3_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_3/C_3_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_3/C_3_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_3/C_3_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_3/C_31[9]
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_3/C_3_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_3/C_3_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_3/C_3_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_3/C_3_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_3/C_3_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_3/C_3_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_3/C_3_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_3/C_3_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_3/C_3_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_3_OBUF[13]
                                                                      r  C_3_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_3_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_3[13]
                                                                      r  C_3[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_4[3]
                            (input port)
  Destination:            C_4[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_4[3] (IN)
                         net (fo=0)                   0.000     0.000    B_4[3]
                                                                      f  B_4_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_4_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_4/B_4_IBUF[3]
                                                                      f  PE_4/C_4_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_4/C_4_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_4/C_4_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_4/C_4_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_4/C_4_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_4/C_4_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_4/C_4_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_4/C_4_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_4/C_4_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_4/C_4_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_4/C_4_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_4/C_4_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_4/C_4_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_4/C_4_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_4/C_41[9]
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_4/C_4_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_4/C_4_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_4/C_4_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_4/C_4_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_4/C_4_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_4/C_4_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_4/C_4_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_4/C_4_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_4/C_4_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_4_OBUF[13]
                                                                      r  C_4_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_4_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_4[13]
                                                                      r  C_4[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_5[3]
                            (input port)
  Destination:            C_5[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_5[3] (IN)
                         net (fo=0)                   0.000     0.000    B_5[3]
                                                                      f  B_5_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_5_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_5/B_5_IBUF[3]
                                                                      f  PE_5/C_5_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_5/C_5_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_5/C_5_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_5/C_5_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_5/C_5_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_5/C_5_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_5/C_5_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_5/C_5_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_5/C_5_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_5/C_5_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_5/C_5_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_5/C_5_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_5/C_5_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_5/C_5_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_5/C_51[9]
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_5/C_5_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_5/C_5_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_5/C_5_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_5/C_5_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_5/C_5_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_5/C_5_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_5/C_5_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_5/C_5_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_5/C_5_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_5_OBUF[13]
                                                                      r  C_5_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_5_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_5[13]
                                                                      r  C_5[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3[3]
                            (input port)
  Destination:            C_6[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_3[3] (IN)
                         net (fo=0)                   0.000     0.000    B_3[3]
                                                                      f  B_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_3_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_6/B_3_IBUF[3]
                                                                      f  PE_6/C_6_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_6/C_6_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_6/C_6_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_6/C_6_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_6/C_6_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_6/C_6_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_6/C_6_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_6/C_6_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_6/C_6_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_6/C_6_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_6/C_6_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_6/C_6_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_6/C_6_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_6/C_6_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_6/C_61[9]
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_6/C_6_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_6/C_6_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_6/C_6_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_6/C_6_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_6/C_6_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_6/C_6_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_6/C_6_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_6/C_6_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_6/C_6_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_6_OBUF[13]
                                                                      r  C_6_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_6_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_6[13]
                                                                      r  C_6[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_4[3]
                            (input port)
  Destination:            C_7[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_4[3] (IN)
                         net (fo=0)                   0.000     0.000    B_4[3]
                                                                      f  B_4_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_4_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_7/B_4_IBUF[3]
                                                                      f  PE_7/C_7_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_7/C_7_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_7/C_7_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_7/C_7_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_7/C_7_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_7/C_7_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_7/C_7_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_7/C_7_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_7/C_7_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_7/C_7_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_7/C_7_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_7/C_7_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_7/C_7_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_7/C_7_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_7/C_71[9]
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_7/C_7_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_7/C_7_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_7/C_7_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_7/C_7_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_7/C_7_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_7/C_7_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_7/C_7_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_7/C_7_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_7/C_7_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_7_OBUF[13]
                                                                      r  C_7_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_7_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_7[13]
                                                                      r  C_7[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_5[3]
                            (input port)
  Destination:            C_8[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.603ns  (logic 7.541ns (59.833%)  route 5.062ns (40.167%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_5[3] (IN)
                         net (fo=0)                   0.000     0.000    B_5[3]
                                                                      f  B_5_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_5_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_8/B_5_IBUF[3]
                                                                      f  PE_8/C_8_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_8/C_8_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_8/C_8_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_8/C_8_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_8/C_8_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_8/C_8_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_8/C_8_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_8/C_8_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_8/C_8_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_8/C_8_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_8/C_8_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_8/C_8_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_8/C_8_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_8/C_8_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_8/C_81[9]
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_8/C_8_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_8/C_8_OBUF[11]_inst_i_6_n_4
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_8/C_8_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_8/C_8_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_8/C_8_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_8/C_8_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_8/C_8_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_8/C_8_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.039 r  PE_8/C_8_OBUF[15]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.800     9.839    C_8_OBUF[13]
                                                                      r  C_8_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.764    12.603 r  C_8_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.603    C_8[13]
                                                                      r  C_8[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3[3]
                            (input port)
  Destination:            C_0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 7.525ns (59.782%)  route 5.062ns (40.218%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  B_3[3] (IN)
                         net (fo=0)                   0.000     0.000    B_3[3]
                                                                      f  B_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  B_3_IBUF[3]_inst/O
                         net (fo=48, unplaced)        0.800     1.722    PE_0/B_3_IBUF[3]
                                                                      f  PE_0/C_0_OBUF[11]_inst_i_64/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.846 r  PE_0/C_0_OBUF[11]_inst_i_64/O
                         net (fo=1, unplaced)         0.449     2.295    PE_0/C_0_OBUF[11]_inst_i_64_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_42/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.419 r  PE_0/C_0_OBUF[11]_inst_i_42/O
                         net (fo=1, unplaced)         0.000     2.419    PE_0/C_0_OBUF[11]_inst_i_42_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_24/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.820 r  PE_0/C_0_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, unplaced)         0.009     2.829    PE_0/C_0_OBUF[11]_inst_i_24_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_25/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.177 r  PE_0/C_0_OBUF[11]_inst_i_25/O[1]
                         net (fo=2, unplaced)         0.622     3.799    PE_0/C_0_OBUF[11]_inst_i_25_n_6
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_23/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.131 r  PE_0/C_0_OBUF[11]_inst_i_23/O
                         net (fo=4, unplaced)         0.473     4.604    PE_0/C_0_OBUF[11]_inst_i_23_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_14/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.728 r  PE_0/C_0_OBUF[11]_inst_i_14/O
                         net (fo=1, unplaced)         0.639     5.367    PE_0/C_0_OBUF[11]_inst_i_14_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_7/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     5.921 r  PE_0/C_0_OBUF[11]_inst_i_7/O[2]
                         net (fo=2, unplaced)         0.653     6.574    PE_0/C_01[9]
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.791     7.365 r  PE_0/C_0_OBUF[11]_inst_i_6/O[3]
                         net (fo=1, unplaced)         0.618     7.983    PE_0/PCOUT[11]
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     8.290 r  PE_0/C_0_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.000     8.290    PE_0/C_0_OBUF[11]_inst_i_2_n_0
                                                                      r  PE_0/C_0_OBUF[11]_inst_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.691 r  PE_0/C_0_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.691    PE_0/C_0_OBUF[11]_inst_i_1_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.020 r  PE_0/C_0_OBUF[15]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.800     9.820    C_0_OBUF[15]
                                                                      r  C_0_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.767    12.587 r  C_0_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.587    C_0[15]
                                                                      r  C_0[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B_3[0]
                            (input port)
  Destination:            C_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_3[0] (IN)
                         net (fo=0)                   0.000     0.000    B_3[0]
                                                                      r  B_3_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_3_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_0/B_3_IBUF[0]
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_0/C_0_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_0/C_0_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_0/C_0_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_0/C_01[0]
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_0/C_0_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_0/PCOUT[1]
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_0/C_0_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_0/C_0_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_0/C_0_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_0/C_0_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_0_OBUF[1]
                                                                      r  C_0_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_0[1]
                                                                      r  C_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_4[0]
                            (input port)
  Destination:            C_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_4[0] (IN)
                         net (fo=0)                   0.000     0.000    B_4[0]
                                                                      r  B_4_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_4_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_1/B_4_IBUF[0]
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_1/C_1_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_1/C_1_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_1/C_1_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_1/C_11[0]
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_1/C_1_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_1/C_1_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_1/C_1_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_1/C_1_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_1/C_1_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_1/C_1_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_1_OBUF[1]
                                                                      r  C_1_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_1[1]
                                                                      r  C_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_5[0]
                            (input port)
  Destination:            C_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_5[0] (IN)
                         net (fo=0)                   0.000     0.000    B_5[0]
                                                                      r  B_5_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_5_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_2/B_5_IBUF[0]
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_2/C_2_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_2/C_2_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_2/C_2_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_2/C_21[0]
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_2/C_2_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_2/C_2_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_2/C_2_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_2/C_2_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_2/C_2_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_2/C_2_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_2_OBUF[1]
                                                                      r  C_2_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_2[1]
                                                                      r  C_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3[0]
                            (input port)
  Destination:            C_3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_3[0] (IN)
                         net (fo=0)                   0.000     0.000    B_3[0]
                                                                      r  B_3_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_3_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_3/B_3_IBUF[0]
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_3/C_3_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_3/C_3_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_3/C_3_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_3/C_31[0]
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_3/C_3_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_3/C_3_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_3/C_3_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_3/C_3_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_3/C_3_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_3/C_3_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_3_OBUF[1]
                                                                      r  C_3_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_3[1]
                                                                      r  C_3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_4[0]
                            (input port)
  Destination:            C_4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_4[0] (IN)
                         net (fo=0)                   0.000     0.000    B_4[0]
                                                                      r  B_4_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_4_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_4/B_4_IBUF[0]
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_4/C_4_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_4/C_4_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_4/C_4_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_4/C_41[0]
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_4/C_4_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_4/C_4_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_4/C_4_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_4/C_4_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_4/C_4_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_4/C_4_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_4_OBUF[1]
                                                                      r  C_4_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_4_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_4[1]
                                                                      r  C_4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_5[0]
                            (input port)
  Destination:            C_5[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_5[0] (IN)
                         net (fo=0)                   0.000     0.000    B_5[0]
                                                                      r  B_5_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_5_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_5/B_5_IBUF[0]
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_5/C_5_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_5/C_5_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_5/C_5_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_5/C_51[0]
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_5/C_5_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_5/C_5_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_5/C_5_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_5/C_5_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_5/C_5_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_5/C_5_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_5_OBUF[1]
                                                                      r  C_5_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_5_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_5[1]
                                                                      r  C_5[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_3[0]
                            (input port)
  Destination:            C_6[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_3[0] (IN)
                         net (fo=0)                   0.000     0.000    B_3[0]
                                                                      r  B_3_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_3_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_6/B_3_IBUF[0]
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_6/C_6_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_6/C_6_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_6/C_6_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_6/C_61[0]
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_6/C_6_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_6/C_6_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_6/C_6_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_6/C_6_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_6/C_6_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_6/C_6_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_6_OBUF[1]
                                                                      r  C_6_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_6_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_6[1]
                                                                      r  C_6[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_4[0]
                            (input port)
  Destination:            C_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_4[0] (IN)
                         net (fo=0)                   0.000     0.000    B_4[0]
                                                                      r  B_4_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_4_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_7/B_4_IBUF[0]
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_7/C_7_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_7/C_7_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_7/C_7_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_7/C_71[0]
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_7/C_7_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_7/C_7_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_7/C_7_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_7/C_7_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_7/C_7_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_7/C_7_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_7_OBUF[1]
                                                                      r  C_7_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_7[1]
                                                                      r  C_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B_5[0]
                            (input port)
  Destination:            C_8[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.759ns (64.899%)  route 0.951ns (35.101%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  B_5[0] (IN)
                         net (fo=0)                   0.000     0.000    B_5[0]
                                                                      r  B_5_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  B_5_IBUF[0]_inst/O
                         net (fo=48, unplaced)        0.337     0.489    PE_8/B_5_IBUF[0]
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_18/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.534 r  PE_8/C_8_OBUF[3]_inst_i_18/O
                         net (fo=1, unplaced)         0.000     0.534    PE_8/C_8_OBUF[3]_inst_i_18_n_0
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_7/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.604 r  PE_8/C_8_OBUF[3]_inst_i_7/O[0]
                         net (fo=2, unplaced)         0.145     0.749    PE_8/C_81[0]
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_6/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.154     0.903 r  PE_8/C_8_OBUF[3]_inst_i_6/O[1]
                         net (fo=1, unplaced)         0.132     1.035    PE_8/C_8_OBUF[3]_inst_i_6_n_6
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_4/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     1.143 r  PE_8/C_8_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     1.143    PE_8/C_8_OBUF[3]_inst_i_4_n_0
                                                                      r  PE_8/C_8_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.208 r  PE_8/C_8_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.337     1.545    C_8_OBUF[1]
                                                                      r  C_8_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.710 r  C_8_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.710    C_8[1]
                                                                      r  C_8[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_2[4]
                            (input port)
  Destination:            C_0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.780ns (65.512%)  route 0.937ns (34.488%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  A_2[4] (IN)
                         net (fo=0)                   0.000     0.000    A_2[4]
                                                                      r  A_2_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 r  A_2_IBUF[4]_inst/O
                         net (fo=54, unplaced)        0.337     0.489    PE_0/A_2_IBUF[4]
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_43/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.534 r  PE_0/C_0_OBUF[15]_inst_i_43/O
                         net (fo=1, unplaced)         0.000     0.534    PE_0/C_0_OBUF[15]_inst_i_43_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_22/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.599 r  PE_0/C_0_OBUF[15]_inst_i_22/O[1]
                         net (fo=1, unplaced)         0.132     0.730    PE_0/C[12]
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_11/I1
                         LUT2 (Prop_lut2_I1_O)        0.108     0.838 r  PE_0/C_0_OBUF[15]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     0.838    PE_0/C_0_OBUF[15]_inst_i_11_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_6/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.908 r  PE_0/C_0_OBUF[15]_inst_i_6/O[0]
                         net (fo=1, unplaced)         0.131     1.040    PE_0/PCOUT[12]
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_5/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     1.145 r  PE_0/C_0_OBUF[15]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.145    PE_0/C_0_OBUF[15]_inst_i_5_n_0
                                                                      r  PE_0/C_0_OBUF[15]_inst_i_1/S[0]
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.215 r  PE_0/C_0_OBUF[15]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.337     1.552    C_0_OBUF[12]
                                                                      r  C_0_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.165     2.716 r  C_0_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.716    C_0[12]
                                                                      r  C_0[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_0[3]
                            (input port)
  Destination:            PE_0/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_0[3] (IN)
                         net (fo=0)                   0.000     0.000    A_0[3]
                                                                      f  A_0_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_0_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_0/A_0_IBUF[3]
                                                                      f  PE_0/C_out1__30_carry_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_0/C_out1__30_carry_i_8/O
                         net (fo=1, unplaced)         0.449     2.321    PE_0/C_out1__30_carry_i_8_n_0
                                                                      r  PE_0/C_out1__30_carry_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_0/C_out1__30_carry_i_4/O
                         net (fo=1, unplaced)         0.000     2.445    PE_0/C_out1__30_carry_i_4_n_0
                                                                      r  PE_0/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_0/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_0/C_out1__30_carry_n_0
                                                                      r  PE_0/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_0/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_0/C_out1__30_carry__0_n_6
                                                                      r  PE_0/C_out1__60_carry__0_i_11/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_0/C_out1__60_carry__0_i_11/O
                         net (fo=4, unplaced)         0.473     4.630    PE_0/C_out1__60_carry__0_i_11_n_0
                                                                      r  PE_0/C_out1__60_carry__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_0/C_out1__60_carry__0_i_3/O
                         net (fo=1, unplaced)         0.639     5.393    PE_0/C_out1__60_carry__0_i_3_n_0
                                                                      r  PE_0/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_0/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_0/C_out1__60_carry__0_n_0
                                                                      r  PE_0/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_0/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_0/C_out1__60_carry__1_n_0
                                                                      r  PE_0/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_0/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_0/C_out1[15]
                         FDCE                                         r  PE_0/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_0[3]
                            (input port)
  Destination:            PE_1/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_0[3] (IN)
                         net (fo=0)                   0.000     0.000    A_0[3]
                                                                      f  A_0_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_0_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_1/A_0_IBUF[3]
                                                                      f  PE_1/C_out1__30_carry_i_8__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_1/C_out1__30_carry_i_8__0/O
                         net (fo=1, unplaced)         0.449     2.321    PE_1/C_out1__30_carry_i_8__0_n_0
                                                                      r  PE_1/C_out1__30_carry_i_4__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_1/C_out1__30_carry_i_4__0/O
                         net (fo=1, unplaced)         0.000     2.445    PE_1/C_out1__30_carry_i_4__0_n_0
                                                                      r  PE_1/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_1/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_1/C_out1__30_carry_n_0
                                                                      r  PE_1/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_1/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_1/C_out1__30_carry__0_n_6
                                                                      r  PE_1/C_out1__60_carry__0_i_11__0/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_1/C_out1__60_carry__0_i_11__0/O
                         net (fo=4, unplaced)         0.473     4.630    PE_1/C_out1__60_carry__0_i_11__0_n_0
                                                                      r  PE_1/C_out1__60_carry__0_i_3__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_1/C_out1__60_carry__0_i_3__0/O
                         net (fo=1, unplaced)         0.639     5.393    PE_1/C_out1__60_carry__0_i_3__0_n_0
                                                                      r  PE_1/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_1/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_1/C_out1__60_carry__0_n_0
                                                                      r  PE_1/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_1/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_1/C_out1__60_carry__1_n_0
                                                                      r  PE_1/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_1/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_1/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_1/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_1/CLK
                         FDCE                                         r  PE_1/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_0[3]
                            (input port)
  Destination:            PE_2/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_0[3] (IN)
                         net (fo=0)                   0.000     0.000    A_0[3]
                                                                      f  A_0_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_0_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_2/A_0_IBUF[3]
                                                                      f  PE_2/C_out1__30_carry_i_8__1/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_2/C_out1__30_carry_i_8__1/O
                         net (fo=1, unplaced)         0.449     2.321    PE_2/C_out1__30_carry_i_8__1_n_0
                                                                      r  PE_2/C_out1__30_carry_i_4__1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_2/C_out1__30_carry_i_4__1/O
                         net (fo=1, unplaced)         0.000     2.445    PE_2/C_out1__30_carry_i_4__1_n_0
                                                                      r  PE_2/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_2/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_2/C_out1__30_carry_n_0
                                                                      r  PE_2/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_2/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_2/C_out1__30_carry__0_n_6
                                                                      r  PE_2/C_out1__60_carry__0_i_11__1/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_2/C_out1__60_carry__0_i_11__1/O
                         net (fo=4, unplaced)         0.473     4.630    PE_2/C_out1__60_carry__0_i_11__1_n_0
                                                                      r  PE_2/C_out1__60_carry__0_i_3__1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_2/C_out1__60_carry__0_i_3__1/O
                         net (fo=1, unplaced)         0.639     5.393    PE_2/C_out1__60_carry__0_i_3__1_n_0
                                                                      r  PE_2/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_2/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_2/C_out1__60_carry__0_n_0
                                                                      r  PE_2/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_2/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_2/C_out1__60_carry__1_n_0
                                                                      r  PE_2/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_2/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_2/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_2/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_2/CLK
                         FDCE                                         r  PE_2/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_3[3]
                            (input port)
  Destination:            PE_3/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_3[3] (IN)
                         net (fo=0)                   0.000     0.000    A_3[3]
                                                                      f  A_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_3_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_3/A_3_IBUF[3]
                                                                      f  PE_3/C_out1__30_carry_i_8__2/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_3/C_out1__30_carry_i_8__2/O
                         net (fo=1, unplaced)         0.449     2.321    PE_3/C_out1__30_carry_i_8__2_n_0
                                                                      r  PE_3/C_out1__30_carry_i_4__2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_3/C_out1__30_carry_i_4__2/O
                         net (fo=1, unplaced)         0.000     2.445    PE_3/C_out1__30_carry_i_4__2_n_0
                                                                      r  PE_3/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_3/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_3/C_out1__30_carry_n_0
                                                                      r  PE_3/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_3/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_3/C_out1__30_carry__0_n_6
                                                                      r  PE_3/C_out1__60_carry__0_i_11__2/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_3/C_out1__60_carry__0_i_11__2/O
                         net (fo=4, unplaced)         0.473     4.630    PE_3/C_out1__60_carry__0_i_11__2_n_0
                                                                      r  PE_3/C_out1__60_carry__0_i_3__2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_3/C_out1__60_carry__0_i_3__2/O
                         net (fo=1, unplaced)         0.639     5.393    PE_3/C_out1__60_carry__0_i_3__2_n_0
                                                                      r  PE_3/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_3/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_3/C_out1__60_carry__0_n_0
                                                                      r  PE_3/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_3/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_3/C_out1__60_carry__1_n_0
                                                                      r  PE_3/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_3/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_3/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_3/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_3/CLK
                         FDCE                                         r  PE_3/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_3[3]
                            (input port)
  Destination:            PE_4/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_3[3] (IN)
                         net (fo=0)                   0.000     0.000    A_3[3]
                                                                      f  A_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_3_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_4/A_3_IBUF[3]
                                                                      f  PE_4/C_out1__30_carry_i_8__3/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_4/C_out1__30_carry_i_8__3/O
                         net (fo=1, unplaced)         0.449     2.321    PE_4/C_out1__30_carry_i_8__3_n_0
                                                                      r  PE_4/C_out1__30_carry_i_4__3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_4/C_out1__30_carry_i_4__3/O
                         net (fo=1, unplaced)         0.000     2.445    PE_4/C_out1__30_carry_i_4__3_n_0
                                                                      r  PE_4/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_4/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_4/C_out1__30_carry_n_0
                                                                      r  PE_4/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_4/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_4/C_out1__30_carry__0_n_6
                                                                      r  PE_4/C_out1__60_carry__0_i_11__3/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_4/C_out1__60_carry__0_i_11__3/O
                         net (fo=4, unplaced)         0.473     4.630    PE_4/C_out1__60_carry__0_i_11__3_n_0
                                                                      r  PE_4/C_out1__60_carry__0_i_3__3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_4/C_out1__60_carry__0_i_3__3/O
                         net (fo=1, unplaced)         0.639     5.393    PE_4/C_out1__60_carry__0_i_3__3_n_0
                                                                      r  PE_4/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_4/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_4/C_out1__60_carry__0_n_0
                                                                      r  PE_4/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_4/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_4/C_out1__60_carry__1_n_0
                                                                      r  PE_4/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_4/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_4/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_4/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_4/CLK
                         FDCE                                         r  PE_4/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_3[3]
                            (input port)
  Destination:            PE_5/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_3[3] (IN)
                         net (fo=0)                   0.000     0.000    A_3[3]
                                                                      f  A_3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_3_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_5/A_3_IBUF[3]
                                                                      f  PE_5/C_out1__30_carry_i_8__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_5/C_out1__30_carry_i_8__4/O
                         net (fo=1, unplaced)         0.449     2.321    PE_5/C_out1__30_carry_i_8__4_n_0
                                                                      r  PE_5/C_out1__30_carry_i_4__4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_5/C_out1__30_carry_i_4__4/O
                         net (fo=1, unplaced)         0.000     2.445    PE_5/C_out1__30_carry_i_4__4_n_0
                                                                      r  PE_5/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_5/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_5/C_out1__30_carry_n_0
                                                                      r  PE_5/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_5/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_5/C_out1__30_carry__0_n_6
                                                                      r  PE_5/C_out1__60_carry__0_i_11__4/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_5/C_out1__60_carry__0_i_11__4/O
                         net (fo=4, unplaced)         0.473     4.630    PE_5/C_out1__60_carry__0_i_11__4_n_0
                                                                      r  PE_5/C_out1__60_carry__0_i_3__4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_5/C_out1__60_carry__0_i_3__4/O
                         net (fo=1, unplaced)         0.639     5.393    PE_5/C_out1__60_carry__0_i_3__4_n_0
                                                                      r  PE_5/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_5/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_5/C_out1__60_carry__0_n_0
                                                                      r  PE_5/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_5/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_5/C_out1__60_carry__1_n_0
                                                                      r  PE_5/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_5/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_5/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_5/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_5/CLK
                         FDCE                                         r  PE_5/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_6[3]
                            (input port)
  Destination:            PE_6/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_6[3] (IN)
                         net (fo=0)                   0.000     0.000    A_6[3]
                                                                      f  A_6_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_6_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_6/A_6_IBUF[3]
                                                                      f  PE_6/C_out1__30_carry_i_8__5/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_6/C_out1__30_carry_i_8__5/O
                         net (fo=1, unplaced)         0.449     2.321    PE_6/C_out1__30_carry_i_8__5_n_0
                                                                      r  PE_6/C_out1__30_carry_i_4__5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_6/C_out1__30_carry_i_4__5/O
                         net (fo=1, unplaced)         0.000     2.445    PE_6/C_out1__30_carry_i_4__5_n_0
                                                                      r  PE_6/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_6/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_6/C_out1__30_carry_n_0
                                                                      r  PE_6/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_6/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_6/C_out1__30_carry__0_n_6
                                                                      r  PE_6/C_out1__60_carry__0_i_11__5/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_6/C_out1__60_carry__0_i_11__5/O
                         net (fo=4, unplaced)         0.473     4.630    PE_6/C_out1__60_carry__0_i_11__5_n_0
                                                                      r  PE_6/C_out1__60_carry__0_i_3__5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_6/C_out1__60_carry__0_i_3__5/O
                         net (fo=1, unplaced)         0.639     5.393    PE_6/C_out1__60_carry__0_i_3__5_n_0
                                                                      r  PE_6/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_6/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_6/C_out1__60_carry__0_n_0
                                                                      r  PE_6/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_6/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_6/C_out1__60_carry__1_n_0
                                                                      r  PE_6/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_6/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_6/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_6/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_6/CLK
                         FDCE                                         r  PE_6/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_6[3]
                            (input port)
  Destination:            PE_7/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_6[3] (IN)
                         net (fo=0)                   0.000     0.000    A_6[3]
                                                                      f  A_6_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_6_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_7/A_6_IBUF[3]
                                                                      f  PE_7/C_out1__30_carry_i_8__6/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_7/C_out1__30_carry_i_8__6/O
                         net (fo=1, unplaced)         0.449     2.321    PE_7/C_out1__30_carry_i_8__6_n_0
                                                                      r  PE_7/C_out1__30_carry_i_4__6/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_7/C_out1__30_carry_i_4__6/O
                         net (fo=1, unplaced)         0.000     2.445    PE_7/C_out1__30_carry_i_4__6_n_0
                                                                      r  PE_7/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_7/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_7/C_out1__30_carry_n_0
                                                                      r  PE_7/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_7/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_7/C_out1__30_carry__0_n_6
                                                                      r  PE_7/C_out1__60_carry__0_i_11__6/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_7/C_out1__60_carry__0_i_11__6/O
                         net (fo=4, unplaced)         0.473     4.630    PE_7/C_out1__60_carry__0_i_11__6_n_0
                                                                      r  PE_7/C_out1__60_carry__0_i_3__6/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_7/C_out1__60_carry__0_i_3__6/O
                         net (fo=1, unplaced)         0.639     5.393    PE_7/C_out1__60_carry__0_i_3__6_n_0
                                                                      r  PE_7/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_7/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_7/C_out1__60_carry__0_n_0
                                                                      r  PE_7/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_7/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_7/C_out1__60_carry__1_n_0
                                                                      r  PE_7/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_7/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_7/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_7/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_7/CLK
                         FDCE                                         r  PE_7/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_6[3]
                            (input port)
  Destination:            PE_8/C_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.249ns  (logic 3.258ns (52.127%)  route 2.992ns (47.873%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_6[3] (IN)
                         net (fo=0)                   0.000     0.000    A_6[3]
                                                                      f  A_6_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_6_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_8/A_6_IBUF[3]
                                                                      f  PE_8/C_out1__30_carry_i_8__7/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_8/C_out1__30_carry_i_8__7/O
                         net (fo=1, unplaced)         0.449     2.321    PE_8/C_out1__30_carry_i_8__7_n_0
                                                                      r  PE_8/C_out1__30_carry_i_4__7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_8/C_out1__30_carry_i_4__7/O
                         net (fo=1, unplaced)         0.000     2.445    PE_8/C_out1__30_carry_i_4__7_n_0
                                                                      r  PE_8/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_8/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_8/C_out1__30_carry_n_0
                                                                      r  PE_8/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_8/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_8/C_out1__30_carry__0_n_6
                                                                      r  PE_8/C_out1__60_carry__0_i_11__7/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_8/C_out1__60_carry__0_i_11__7/O
                         net (fo=4, unplaced)         0.473     4.630    PE_8/C_out1__60_carry__0_i_11__7_n_0
                                                                      r  PE_8/C_out1__60_carry__0_i_3__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_8/C_out1__60_carry__0_i_3__7/O
                         net (fo=1, unplaced)         0.639     5.393    PE_8/C_out1__60_carry__0_i_3__7_n_0
                                                                      r  PE_8/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_8/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_8/C_out1__60_carry__0_n_0
                                                                      r  PE_8/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.014 r  PE_8/C_out1__60_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.014    PE_8/C_out1__60_carry__1_n_0
                                                                      r  PE_8/C_out1__60_carry__2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.249 r  PE_8/C_out1__60_carry__2/O[0]
                         net (fo=1, unplaced)         0.000     6.249    PE_8/C_out1__60_carry__2_n_7
                         FDCE                                         r  PE_8/C_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_8/CLK
                         FDCE                                         r  PE_8/C_out_reg[15]/C

Slack:                    inf
  Source:                 A_0[3]
                            (input port)
  Destination:            PE_0/C_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.248ns  (logic 3.257ns (52.120%)  route 2.992ns (47.880%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  A_0[3] (IN)
                         net (fo=0)                   0.000     0.000    A_0[3]
                                                                      f  A_0_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.923     0.923 f  A_0_IBUF[3]_inst/O
                         net (fo=54, unplaced)        0.800     1.722    PE_0/A_0_IBUF[3]
                                                                      f  PE_0/C_out1__30_carry_i_8/I0
                         LUT2 (Prop_lut2_I0_O)        0.150     1.872 r  PE_0/C_out1__30_carry_i_8/O
                         net (fo=1, unplaced)         0.449     2.321    PE_0/C_out1__30_carry_i_8_n_0
                                                                      r  PE_0/C_out1__30_carry_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.445 r  PE_0/C_out1__30_carry_i_4/O
                         net (fo=1, unplaced)         0.000     2.445    PE_0/C_out1__30_carry_i_4_n_0
                                                                      r  PE_0/C_out1__30_carry/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.846 r  PE_0/C_out1__30_carry/CO[3]
                         net (fo=1, unplaced)         0.009     2.855    PE_0/C_out1__30_carry_n_0
                                                                      r  PE_0/C_out1__30_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.203 r  PE_0/C_out1__30_carry__0/O[1]
                         net (fo=2, unplaced)         0.622     3.825    PE_0/C_out1__30_carry__0_n_6
                                                                      r  PE_0/C_out1__60_carry__0_i_11/I2
                         LUT4 (Prop_lut4_I2_O)        0.332     4.157 r  PE_0/C_out1__60_carry__0_i_11/O
                         net (fo=4, unplaced)         0.473     4.630    PE_0/C_out1__60_carry__0_i_11_n_0
                                                                      r  PE_0/C_out1__60_carry__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.754 r  PE_0/C_out1__60_carry__0_i_3/O
                         net (fo=1, unplaced)         0.639     5.393    PE_0/C_out1__60_carry__0_i_3_n_0
                                                                      r  PE_0/C_out1__60_carry__0/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.900 r  PE_0/C_out1__60_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.900    PE_0/C_out1__60_carry__0_n_0
                                                                      r  PE_0/C_out1__60_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.248 r  PE_0/C_out1__60_carry__1/O[1]
                         net (fo=1, unplaced)         0.000     6.248    PE_0/C_out1[12]
                         FDCE                                         r  PE_0/C_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     2.148    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     2.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.439     2.678    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            PE_0/C_out_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.152ns (31.059%)  route 0.337ns (68.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.152     0.152 f  rst_IBUF_inst/O
                         net (fo=144, unplaced)       0.337     0.489    PE_0/AR[0]
                         FDCE                                         f  PE_0/C_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.769    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.798 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, unplaced)       0.259     1.057    PE_0/CLK
                         FDCE                                         r  PE_0/C_out_reg[3]/C





