
09_uart2_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  0800acd4  0800acd4  0001acd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae50  0800ae50  000201ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800ae50  0800ae50  0001ae50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ae58  0800ae58  000201ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae58  0800ae58  0001ae58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ae5c  0800ae5c  0001ae5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ac  20000000  0800ae60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ac  2**0
                  CONTENTS
 10 .bss          0000258c  200001ac  200001ac  000201ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002738  20002738  000201ac  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015875  00000000  00000000  000201d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cb6  00000000  00000000  00035a4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d0  00000000  00000000  00039708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f08  00000000  00000000  0003a7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a68  00000000  00000000  0003b6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d5c9  00000000  00000000  00062148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cedbf  00000000  00000000  0007f711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014e4d0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045d8  00000000  00000000  0014e520  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ac 	.word	0x200001ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800acbc 	.word	0x0800acbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b0 	.word	0x200001b0
 80001cc:	0800acbc 	.word	0x0800acbc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14d      	bne.n	800034c <__udivmoddi4+0xac>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d968      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b152      	cbz	r2, 80002d2 <__udivmoddi4+0x32>
 80002bc:	fa01 f302 	lsl.w	r3, r1, r2
 80002c0:	f1c2 0120 	rsb	r1, r2, #32
 80002c4:	fa20 f101 	lsr.w	r1, r0, r1
 80002c8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002cc:	ea41 0803 	orr.w	r8, r1, r3
 80002d0:	4094      	lsls	r4, r2
 80002d2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80002d6:	0c21      	lsrs	r1, r4, #16
 80002d8:	fbb8 fef5 	udiv	lr, r8, r5
 80002dc:	fa1f f78c 	uxth.w	r7, ip
 80002e0:	fb05 831e 	mls	r3, r5, lr, r8
 80002e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e8:	fb0e f107 	mul.w	r1, lr, r7
 80002ec:	4299      	cmp	r1, r3
 80002ee:	d90b      	bls.n	8000308 <__udivmoddi4+0x68>
 80002f0:	eb1c 0303 	adds.w	r3, ip, r3
 80002f4:	f10e 30ff 	add.w	r0, lr, #4294967295
 80002f8:	f080 811e 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fc:	4299      	cmp	r1, r3
 80002fe:	f240 811b 	bls.w	8000538 <__udivmoddi4+0x298>
 8000302:	f1ae 0e02 	sub.w	lr, lr, #2
 8000306:	4463      	add	r3, ip
 8000308:	1a5b      	subs	r3, r3, r1
 800030a:	b2a4      	uxth	r4, r4
 800030c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000310:	fb05 3310 	mls	r3, r5, r0, r3
 8000314:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000318:	fb00 f707 	mul.w	r7, r0, r7
 800031c:	42a7      	cmp	r7, r4
 800031e:	d90a      	bls.n	8000336 <__udivmoddi4+0x96>
 8000320:	eb1c 0404 	adds.w	r4, ip, r4
 8000324:	f100 33ff 	add.w	r3, r0, #4294967295
 8000328:	f080 8108 	bcs.w	800053c <__udivmoddi4+0x29c>
 800032c:	42a7      	cmp	r7, r4
 800032e:	f240 8105 	bls.w	800053c <__udivmoddi4+0x29c>
 8000332:	4464      	add	r4, ip
 8000334:	3802      	subs	r0, #2
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800033c:	2100      	movs	r1, #0
 800033e:	b11e      	cbz	r6, 8000348 <__udivmoddi4+0xa8>
 8000340:	40d4      	lsrs	r4, r2
 8000342:	2300      	movs	r3, #0
 8000344:	e9c6 4300 	strd	r4, r3, [r6]
 8000348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034c:	428b      	cmp	r3, r1
 800034e:	d908      	bls.n	8000362 <__udivmoddi4+0xc2>
 8000350:	2e00      	cmp	r6, #0
 8000352:	f000 80ee 	beq.w	8000532 <__udivmoddi4+0x292>
 8000356:	2100      	movs	r1, #0
 8000358:	e9c6 0500 	strd	r0, r5, [r6]
 800035c:	4608      	mov	r0, r1
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f183 	clz	r1, r3
 8000366:	2900      	cmp	r1, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	42ab      	cmp	r3, r5
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb65 0303 	sbc.w	r3, r5, r3
 800037a:	2001      	movs	r0, #1
 800037c:	4698      	mov	r8, r3
 800037e:	2e00      	cmp	r6, #0
 8000380:	d0e2      	beq.n	8000348 <__udivmoddi4+0xa8>
 8000382:	e9c6 4800 	strd	r4, r8, [r6]
 8000386:	e7df      	b.n	8000348 <__udivmoddi4+0xa8>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8091 	bne.w	80004b8 <__udivmoddi4+0x218>
 8000396:	eba1 050c 	sub.w	r5, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2101      	movs	r1, #1
 80003a4:	fbb5 f3f7 	udiv	r3, r5, r7
 80003a8:	fb07 5013 	mls	r0, r7, r3, r5
 80003ac:	0c25      	lsrs	r5, r4, #16
 80003ae:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	42a8      	cmp	r0, r5
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0505 	adds.w	r5, ip, r5
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	42a8      	cmp	r0, r5
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a2d      	subs	r5, r5, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb5 f0f7 	udiv	r0, r5, r7
 80003d4:	fb07 5510 	mls	r5, r7, r0, r5
 80003d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 35ff 	add.w	r5, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4628      	mov	r0, r5
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79e      	b.n	800033e <__udivmoddi4+0x9e>
 8000400:	f1c1 0720 	rsb	r7, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa05 f301 	lsl.w	r3, r5, r1
 8000416:	431c      	orrs	r4, r3
 8000418:	40fd      	lsrs	r5, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f301 	lsl.w	r3, r0, r1
 8000422:	fbb5 f8f9 	udiv	r8, r5, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 5518 	mls	r5, r9, r8, r5
 8000430:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	42a8      	cmp	r0, r5
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0505 	adds.w	r5, ip, r5
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	42a8      	cmp	r0, r5
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4465      	add	r5, ip
 8000458:	1a2d      	subs	r5, r5, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000460:	fb09 5510 	mls	r5, r9, r0, r5
 8000464:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	45ae      	cmp	lr, r5
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0505 	adds.w	r5, ip, r5
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	45ae      	cmp	lr, r5
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4465      	add	r5, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba5 050e 	sub.w	r5, r5, lr
 800048e:	42a5      	cmp	r5, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15e      	cbz	r6, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb65 050e 	sbc.w	r5, r5, lr
 80004a2:	fa05 f707 	lsl.w	r7, r5, r7
 80004a6:	fa22 f301 	lsr.w	r3, r2, r1
 80004aa:	40cd      	lsrs	r5, r1
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c6 7500 	strd	r7, r5, [r6]
 80004b2:	2100      	movs	r1, #0
 80004b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b8:	f1c2 0320 	rsb	r3, r2, #32
 80004bc:	fa20 f103 	lsr.w	r1, r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa25 f303 	lsr.w	r3, r5, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	430d      	orrs	r5, r1
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f1f7 	udiv	r1, r3, r7
 80004d8:	fb07 3011 	mls	r0, r7, r1, r3
 80004dc:	0c2b      	lsrs	r3, r5, #16
 80004de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004e2:	fb01 f00e 	mul.w	r0, r1, lr
 80004e6:	4298      	cmp	r0, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f101 38ff 	add.w	r8, r1, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	4298      	cmp	r0, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3902      	subs	r1, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1a1b      	subs	r3, r3, r0
 8000502:	b2ad      	uxth	r5, r5
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3310 	mls	r3, r7, r0, r3
 800050c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000510:	fb00 f30e 	mul.w	r3, r0, lr
 8000514:	42ab      	cmp	r3, r5
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0505 	adds.w	r5, ip, r5
 800051c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3802      	subs	r0, #2
 8000528:	4465      	add	r5, ip
 800052a:	1aed      	subs	r5, r5, r3
 800052c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	4631      	mov	r1, r6
 8000534:	4630      	mov	r0, r6
 8000536:	e707      	b.n	8000348 <__udivmoddi4+0xa8>
 8000538:	4686      	mov	lr, r0
 800053a:	e6e5      	b.n	8000308 <__udivmoddi4+0x68>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fa      	b.n	8000336 <__udivmoddi4+0x96>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4640      	mov	r0, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4641      	mov	r1, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4465      	add	r5, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4608      	mov	r0, r1
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <apInit>:
{
  ledToggle(_DEF_LED3);     //led3 토글한다
}

void apInit(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0

  //h_led_timer = swtimerGetHandle();             //타이머 인덱스값을 받아서 변수에 저장
  //swtimerSet(h_led_timer, 500, LOOP_TIME, ledISR, NULL);  //500ms 주기로 ledISR함수가 동작하도록 swtimer 설정
  //swtimerStart(h_led_timer);    //swtimer 시작

  uartOpen(_DEF_UART1, 115200);
 8000578:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800057c:	2000      	movs	r0, #0
 800057e:	f000 fc9b 	bl	8000eb8 <uartOpen>
  uartOpen(_DEF_UART2, 115200);
 8000582:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000586:	2001      	movs	r0, #1
 8000588:	f000 fc96 	bl	8000eb8 <uartOpen>
  uartOpen(_DEF_UART3, 115200);
 800058c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000590:	2002      	movs	r0, #2
 8000592:	f000 fc91 	bl	8000eb8 <uartOpen>
  uartOpen(_DEF_UART4, 115200);
 8000596:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800059a:	2003      	movs	r0, #3
 800059c:	f000 fc8c 	bl	8000eb8 <uartOpen>

  uartPrintf(_DEF_UART1, "UART 1(USART) OPEN \r\n");
 80005a0:	4908      	ldr	r1, [pc, #32]	; (80005c4 <apInit+0x50>)
 80005a2:	2000      	movs	r0, #0
 80005a4:	f000 ffa0 	bl	80014e8 <uartPrintf>
  uartPrintf(_DEF_UART2, "UART 2(USART) OPEN \r\n");
 80005a8:	4907      	ldr	r1, [pc, #28]	; (80005c8 <apInit+0x54>)
 80005aa:	2001      	movs	r0, #1
 80005ac:	f000 ff9c 	bl	80014e8 <uartPrintf>
  uartPrintf(_DEF_UART3, "UART 3(USART) OPEN \r\n");
 80005b0:	4906      	ldr	r1, [pc, #24]	; (80005cc <apInit+0x58>)
 80005b2:	2002      	movs	r0, #2
 80005b4:	f000 ff98 	bl	80014e8 <uartPrintf>
  uartPrintf(_DEF_UART4, "UART 4(USB)   OPEN \r\n");
 80005b8:	4905      	ldr	r1, [pc, #20]	; (80005d0 <apInit+0x5c>)
 80005ba:	2003      	movs	r0, #3
 80005bc:	f000 ff94 	bl	80014e8 <uartPrintf>
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	0800acd4 	.word	0x0800acd4
 80005c8:	0800acec 	.word	0x0800acec
 80005cc:	0800ad04 	.word	0x0800ad04
 80005d0:	0800ad1c 	.word	0x0800ad1c

080005d4 <apMain>:

void apMain(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
  uint32_t pre_time;
  uint32_t pre_baud;  //baudrate값 저장변수

  pre_time = millis();
 80005da:	f000 f8fa 	bl	80007d2 <millis>
 80005de:	60f8      	str	r0, [r7, #12]

  //usb cdc의 baudrate값을 저장한다.
  pre_baud = uartGetBaud(_DEF_UART4);
 80005e0:	2003      	movs	r0, #3
 80005e2:	f000 fffb 	bl	80015dc <uartGetBaud>
 80005e6:	60b8      	str	r0, [r7, #8]
  uint8_t rx_data1, rx_data2, rx_data3;

  while(1)
  {
    //최초의 usb baudrate와 현재 usb baudrate가 다르다면
    if(pre_baud != uartGetBaud(_DEF_UART4))
 80005e8:	2003      	movs	r0, #3
 80005ea:	f000 fff7 	bl	80015dc <uartGetBaud>
 80005ee:	4602      	mov	r2, r0
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d00c      	beq.n	8000610 <apMain+0x3c>
    {
      //현재 설정한 baudrate값을 다시 저장하고,
      pre_baud = uartGetBaud(_DEF_UART4);
 80005f6:	2003      	movs	r0, #3
 80005f8:	f000 fff0 	bl	80015dc <uartGetBaud>
 80005fc:	60b8      	str	r0, [r7, #8]
      //변경된 baudrate값을 출력한다.
      uartPrintf(_DEF_UART4, "USB BaudRate Changed To %d \r\n", uartGetBaud(_DEF_UART4));
 80005fe:	2003      	movs	r0, #3
 8000600:	f000 ffec 	bl	80015dc <uartGetBaud>
 8000604:	4603      	mov	r3, r0
 8000606:	461a      	mov	r2, r3
 8000608:	492b      	ldr	r1, [pc, #172]	; (80006b8 <apMain+0xe4>)
 800060a:	2003      	movs	r0, #3
 800060c:	f000 ff6c 	bl	80014e8 <uartPrintf>
    }
    if(millis() - pre_time >= 500)
 8000610:	f000 f8df 	bl	80007d2 <millis>
 8000614:	4602      	mov	r2, r0
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800061e:	d305      	bcc.n	800062c <apMain+0x58>
    {
      pre_time = millis();
 8000620:	f000 f8d7 	bl	80007d2 <millis>
 8000624:	60f8      	str	r0, [r7, #12]
      ledToggle(_DEF_LED1);
 8000626:	2000      	movs	r0, #0
 8000628:	f000 fba8 	bl	8000d7c <ledToggle>
    }

    //usb cdc로 입력되는 데이터가 있다면
    if(uartAvailable(_DEF_UART4) > 0)
 800062c:	2003      	movs	r0, #3
 800062e:	f000 fe29 	bl	8001284 <uartAvailable>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d00a      	beq.n	800064e <apMain+0x7a>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data = uartRead(_DEF_UART4);
 8000638:	2003      	movs	r0, #3
 800063a:	f000 ff11 	bl	8001460 <uartRead>
 800063e:	4603      	mov	r3, r0
 8000640:	71fb      	strb	r3, [r7, #7]

      uartPrintf(_DEF_UART4, "rx_data : 0x%X [%c] \r\n", rx_data, rx_data);
 8000642:	79fa      	ldrb	r2, [r7, #7]
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	491d      	ldr	r1, [pc, #116]	; (80006bc <apMain+0xe8>)
 8000648:	2003      	movs	r0, #3
 800064a:	f000 ff4d 	bl	80014e8 <uartPrintf>
    }

    if(uartAvailable(_DEF_UART1) > 0)   //물리적 uart
 800064e:	2000      	movs	r0, #0
 8000650:	f000 fe18 	bl	8001284 <uartAvailable>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d00a      	beq.n	8000670 <apMain+0x9c>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data1 = uartRead(_DEF_UART1);
 800065a:	2000      	movs	r0, #0
 800065c:	f000 ff00 	bl	8001460 <uartRead>
 8000660:	4603      	mov	r3, r0
 8000662:	71bb      	strb	r3, [r7, #6]

      uartPrintf(_DEF_UART1, "rx_data1 : 0x%X [%c] \r\n", rx_data1, rx_data1);
 8000664:	79ba      	ldrb	r2, [r7, #6]
 8000666:	79bb      	ldrb	r3, [r7, #6]
 8000668:	4915      	ldr	r1, [pc, #84]	; (80006c0 <apMain+0xec>)
 800066a:	2000      	movs	r0, #0
 800066c:	f000 ff3c 	bl	80014e8 <uartPrintf>
    }
    if(uartAvailable(_DEF_UART2) > 0)   //물리적 uart
 8000670:	2001      	movs	r0, #1
 8000672:	f000 fe07 	bl	8001284 <uartAvailable>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d00a      	beq.n	8000692 <apMain+0xbe>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data2 = uartRead(_DEF_UART2);
 800067c:	2001      	movs	r0, #1
 800067e:	f000 feef 	bl	8001460 <uartRead>
 8000682:	4603      	mov	r3, r0
 8000684:	717b      	strb	r3, [r7, #5]

      uartPrintf(_DEF_UART2, "rx_data2 : 0x%X [%c] \r\n", rx_data2, rx_data2);
 8000686:	797a      	ldrb	r2, [r7, #5]
 8000688:	797b      	ldrb	r3, [r7, #5]
 800068a:	490e      	ldr	r1, [pc, #56]	; (80006c4 <apMain+0xf0>)
 800068c:	2001      	movs	r0, #1
 800068e:	f000 ff2b 	bl	80014e8 <uartPrintf>
    }
    if(uartAvailable(_DEF_UART3) > 0)   //물리적 uart
 8000692:	2002      	movs	r0, #2
 8000694:	f000 fdf6 	bl	8001284 <uartAvailable>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d0a4      	beq.n	80005e8 <apMain+0x14>
    {
      //usb로 수신된 데이터를 변수에 저장
      rx_data3 = uartRead(_DEF_UART3);
 800069e:	2002      	movs	r0, #2
 80006a0:	f000 fede 	bl	8001460 <uartRead>
 80006a4:	4603      	mov	r3, r0
 80006a6:	713b      	strb	r3, [r7, #4]

      uartPrintf(_DEF_UART3, "rx_data3 : 0x%X [%c] \r\n", rx_data3, rx_data3);
 80006a8:	793a      	ldrb	r2, [r7, #4]
 80006aa:	793b      	ldrb	r3, [r7, #4]
 80006ac:	4906      	ldr	r1, [pc, #24]	; (80006c8 <apMain+0xf4>)
 80006ae:	2002      	movs	r0, #2
 80006b0:	f000 ff1a 	bl	80014e8 <uartPrintf>
    if(pre_baud != uartGetBaud(_DEF_UART4))
 80006b4:	e798      	b.n	80005e8 <apMain+0x14>
 80006b6:	bf00      	nop
 80006b8:	0800ad34 	.word	0x0800ad34
 80006bc:	0800ad54 	.word	0x0800ad54
 80006c0:	0800ad6c 	.word	0x0800ad6c
 80006c4:	0800ad84 	.word	0x0800ad84
 80006c8:	0800ad9c 	.word	0x0800ad9c

080006cc <bspInit>:
static void SystemClock_Config(void);
static void Error_Handler(void);


void bspInit(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	; 0x28
 80006d0:	af00      	add	r7, sp, #0
  HAL_Init();
 80006d2:	f001 f9b7 	bl	8001a44 <HAL_Init>

  SystemClock_Config();
 80006d6:	f000 f883 	bl	80007e0 <SystemClock_Config>

  GPIO_InitTypeDef    GPIO_InitStruct = {0,};
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	4b31      	ldr	r3, [pc, #196]	; (80007b4 <bspInit+0xe8>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a30      	ldr	r2, [pc, #192]	; (80007b4 <bspInit+0xe8>)
 80006f4:	f043 0310 	orr.w	r3, r3, #16
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b2e      	ldr	r3, [pc, #184]	; (80007b4 <bspInit+0xe8>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f003 0310 	and.w	r3, r3, #16
 8000702:	613b      	str	r3, [r7, #16]
 8000704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	4b2a      	ldr	r3, [pc, #168]	; (80007b4 <bspInit+0xe8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a29      	ldr	r2, [pc, #164]	; (80007b4 <bspInit+0xe8>)
 8000710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b27      	ldr	r3, [pc, #156]	; (80007b4 <bspInit+0xe8>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4b23      	ldr	r3, [pc, #140]	; (80007b4 <bspInit+0xe8>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a22      	ldr	r2, [pc, #136]	; (80007b4 <bspInit+0xe8>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
 8000732:	4b20      	ldr	r3, [pc, #128]	; (80007b4 <bspInit+0xe8>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b1c      	ldr	r3, [pc, #112]	; (80007b4 <bspInit+0xe8>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a1b      	ldr	r2, [pc, #108]	; (80007b4 <bspInit+0xe8>)
 8000748:	f043 0302 	orr.w	r3, r3, #2
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <bspInit+0xe8>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0302 	and.w	r3, r3, #2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]

  //mcu reset 이후 usb가 정상적으로 실행되지 않을 경우가 있어서
  //usb dp 핀을 low -> 100ms -> high 로 제어해준다.
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800075a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800075e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000760:	2311      	movs	r3, #17
 8000762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	2300      	movs	r3, #0
 8000766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000768:	2302      	movs	r3, #2
 800076a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	4619      	mov	r1, r3
 8000772:	4811      	ldr	r0, [pc, #68]	; (80007b8 <bspInit+0xec>)
 8000774:	f001 ff94 	bl	80026a0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000778:	2200      	movs	r2, #0
 800077a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800077e:	480e      	ldr	r0, [pc, #56]	; (80007b8 <bspInit+0xec>)
 8000780:	f002 fa22 	bl	8002bc8 <HAL_GPIO_WritePin>
  delay(100);
 8000784:	2064      	movs	r0, #100	; 0x64
 8000786:	f000 f819 	bl	80007bc <delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 800078a:	2201      	movs	r2, #1
 800078c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000790:	4809      	ldr	r0, [pc, #36]	; (80007b8 <bspInit+0xec>)
 8000792:	f002 fa19 	bl	8002bc8 <HAL_GPIO_WritePin>

  //usb dp를 입력핀으로 설정해준다.
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000796:	2300      	movs	r3, #0
 8000798:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	4619      	mov	r1, r3
 80007a0:	4805      	ldr	r0, [pc, #20]	; (80007b8 <bspInit+0xec>)
 80007a2:	f001 ff7d 	bl	80026a0 <HAL_GPIO_Init>

  MX_USB_DEVICE_Init();
 80007a6:	f008 ffa1 	bl	80096ec <MX_USB_DEVICE_Init>
}
 80007aa:	bf00      	nop
 80007ac:	3728      	adds	r7, #40	; 0x28
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	40023800 	.word	0x40023800
 80007b8:	40020000 	.word	0x40020000

080007bc <delay>:

void delay(uint32_t ms)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f001 f9ab 	bl	8001b20 <HAL_Delay>
}
 80007ca:	bf00      	nop
 80007cc:	3708      	adds	r7, #8
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <millis>:

uint32_t millis(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80007d6:	f001 f999 	bl	8001b0c <HAL_GetTick>
 80007da:	4603      	mov	r3, r0
}
 80007dc:	4618      	mov	r0, r3
 80007de:	bd80      	pop	{r7, pc}

080007e0 <SystemClock_Config>:
  *            Flash Latency(WS)              = 5
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b094      	sub	sp, #80	; 0x50
 80007e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e6:	f107 0320 	add.w	r3, r7, #32
 80007ea:	2230      	movs	r2, #48	; 0x30
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f009 fdd6 	bl	800a3a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000804:	2300      	movs	r3, #0
 8000806:	60bb      	str	r3, [r7, #8]
 8000808:	4b28      	ldr	r3, [pc, #160]	; (80008ac <SystemClock_Config+0xcc>)
 800080a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080c:	4a27      	ldr	r2, [pc, #156]	; (80008ac <SystemClock_Config+0xcc>)
 800080e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000812:	6413      	str	r3, [r2, #64]	; 0x40
 8000814:	4b25      	ldr	r3, [pc, #148]	; (80008ac <SystemClock_Config+0xcc>)
 8000816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000820:	2300      	movs	r3, #0
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	4b22      	ldr	r3, [pc, #136]	; (80008b0 <SystemClock_Config+0xd0>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a21      	ldr	r2, [pc, #132]	; (80008b0 <SystemClock_Config+0xd0>)
 800082a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800082e:	6013      	str	r3, [r2, #0]
 8000830:	4b1f      	ldr	r3, [pc, #124]	; (80008b0 <SystemClock_Config+0xd0>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800083c:	2301      	movs	r3, #1
 800083e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000840:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000844:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000846:	2302      	movs	r3, #2
 8000848:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800084a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800084e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000850:	2319      	movs	r3, #25
 8000852:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000854:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000858:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800085a:	2302      	movs	r3, #2
 800085c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800085e:	2307      	movs	r3, #7
 8000860:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000862:	f107 0320 	add.w	r3, r7, #32
 8000866:	4618      	mov	r0, r3
 8000868:	f003 fc5a 	bl	8004120 <HAL_RCC_OscConfig>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000872:	f000 f81f 	bl	80008b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000876:	230f      	movs	r3, #15
 8000878:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087a:	2302      	movs	r3, #2
 800087c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800087e:	2300      	movs	r3, #0
 8000880:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000882:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000886:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000888:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800088c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800088e:	f107 030c 	add.w	r3, r7, #12
 8000892:	2105      	movs	r1, #5
 8000894:	4618      	mov	r0, r3
 8000896:	f003 febb 	bl	8004610 <HAL_RCC_ClockConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008a0:	f000 f808 	bl	80008b4 <Error_Handler>
  }
}
 80008a4:	bf00      	nop
 80008a6:	3750      	adds	r7, #80	; 0x50
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40007000 	.word	0x40007000

080008b4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* User may add here some code to deal with this error */
  while(1)
 80008b8:	e7fe      	b.n	80008b8 <Error_Handler+0x4>
	...

080008bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	4b0f      	ldr	r3, [pc, #60]	; (8000904 <HAL_MspInit+0x48>)
 80008c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ca:	4a0e      	ldr	r2, [pc, #56]	; (8000904 <HAL_MspInit+0x48>)
 80008cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d0:	6453      	str	r3, [r2, #68]	; 0x44
 80008d2:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <HAL_MspInit+0x48>)
 80008d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	603b      	str	r3, [r7, #0]
 80008e2:	4b08      	ldr	r3, [pc, #32]	; (8000904 <HAL_MspInit+0x48>)
 80008e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e6:	4a07      	ldr	r2, [pc, #28]	; (8000904 <HAL_MspInit+0x48>)
 80008e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ec:	6413      	str	r3, [r2, #64]	; 0x40
 80008ee:	4b05      	ldr	r3, [pc, #20]	; (8000904 <HAL_MspInit+0x48>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f6:	603b      	str	r3, [r7, #0]
 80008f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr
 8000904:	40023800 	.word	0x40023800

08000908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800090c:	e7fe      	b.n	800090c <NMI_Handler+0x4>

0800090e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800090e:	b480      	push	{r7}
 8000910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000912:	e7fe      	b.n	8000912 <HardFault_Handler+0x4>

08000914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000918:	e7fe      	b.n	8000918 <MemManage_Handler+0x4>

0800091a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800091a:	b480      	push	{r7}
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091e:	e7fe      	b.n	800091e <BusFault_Handler+0x4>

08000920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000924:	e7fe      	b.n	8000924 <UsageFault_Handler+0x4>

08000926 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000926:	b480      	push	{r7}
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr

08000932 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000932:	b480      	push	{r7}
 8000934:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000936:	bf00      	nop
 8000938:	46bd      	mov	sp, r7
 800093a:	bc80      	pop	{r7}
 800093c:	4770      	bx	lr

0800093e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr

0800094a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094e:	f001 f8cb 	bl	8001ae8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800095c:	4802      	ldr	r0, [pc, #8]	; (8000968 <DMA1_Stream1_IRQHandler+0x10>)
 800095e:	f001 fc39 	bl	80021d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	200004f0 	.word	0x200004f0

0800096c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000970:	4802      	ldr	r0, [pc, #8]	; (800097c <DMA1_Stream5_IRQHandler+0x10>)
 8000972:	f001 fc2f 	bl	80021d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	20000490 	.word	0x20000490

08000980 <USART1_IRQHandler>:
#endif
/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000984:	4802      	ldr	r0, [pc, #8]	; (8000990 <USART1_IRQHandler+0x10>)
 8000986:	f004 f98f 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000364 	.word	0x20000364

08000994 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000998:	4802      	ldr	r0, [pc, #8]	; (80009a4 <USART2_IRQHandler+0x10>)
 800099a:	f004 f985 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200003a8 	.word	0x200003a8

080009a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80009ac:	4802      	ldr	r0, [pc, #8]	; (80009b8 <USART3_IRQHandler+0x10>)
 80009ae:	f004 f97b 	bl	8004ca8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	200003ec 	.word	0x200003ec

080009bc <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80009c0:	4802      	ldr	r0, [pc, #8]	; (80009cc <DMA2_Stream2_IRQHandler+0x10>)
 80009c2:	f001 fc07 	bl	80021d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000430 	.word	0x20000430

080009d0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80009d4:	4802      	ldr	r0, [pc, #8]	; (80009e0 <OTG_FS_IRQHandler+0x10>)
 80009d6:	f002 fa78 	bl	8002eca <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80009da:	bf00      	nop
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	20001ffc 	.word	0x20001ffc

080009e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ec:	4a14      	ldr	r2, [pc, #80]	; (8000a40 <_sbrk+0x5c>)
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <_sbrk+0x60>)
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	4b13      	ldr	r3, [pc, #76]	; (8000a48 <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <_sbrk+0x64>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	; (8000a4c <_sbrk+0x68>)
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d207      	bcs.n	8000a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a14:	f009 fc9a 	bl	800a34c <__errno>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a22:	e009      	b.n	8000a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a24:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <_sbrk+0x64>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	4a05      	ldr	r2, [pc, #20]	; (8000a48 <_sbrk+0x64>)
 8000a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20020000 	.word	0x20020000
 8000a44:	00000400 	.word	0x00000400
 8000a48:	200001c8 	.word	0x200001c8
 8000a4c:	20002738 	.word	0x20002738

08000a50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bc80      	pop	{r7}
 8000a5a:	4770      	bx	lr

08000a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a60:	480d      	ldr	r0, [pc, #52]	; (8000a98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a62:	490e      	ldr	r1, [pc, #56]	; (8000a9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a64:	4a0e      	ldr	r2, [pc, #56]	; (8000aa0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a68:	e002      	b.n	8000a70 <LoopCopyDataInit>

08000a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a6e:	3304      	adds	r3, #4

08000a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a74:	d3f9      	bcc.n	8000a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a76:	4a0b      	ldr	r2, [pc, #44]	; (8000aa4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a78:	4c0b      	ldr	r4, [pc, #44]	; (8000aa8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a7c:	e001      	b.n	8000a82 <LoopFillZerobss>

08000a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a80:	3204      	adds	r2, #4

08000a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a84:	d3fb      	bcc.n	8000a7e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a86:	f7ff ffe3 	bl	8000a50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8a:	f009 fc65 	bl	800a358 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a8e:	f009 fc4d 	bl	800a32c <main>
  bx  lr    
 8000a92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a9c:	200001ac 	.word	0x200001ac
  ldr r2, =_sidata
 8000aa0:	0800ae60 	.word	0x0800ae60
  ldr r2, =_sbss
 8000aa4:	200001ac 	.word	0x200001ac
  ldr r4, =_ebss
 8000aa8:	20002738 	.word	0x20002738

08000aac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000aac:	e7fe      	b.n	8000aac <ADC_IRQHandler>

08000aae <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000aae:	b480      	push	{r7}
 8000ab0:	b087      	sub	sp, #28
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	60f8      	str	r0, [r7, #12]
 8000ab6:	60b9      	str	r1, [r7, #8]
 8000ab8:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000aba:	2301      	movs	r3, #1
 8000abc:	75fb      	strb	r3, [r7, #23]

  //q buffer 입/출력 인덱스 초기화
  p_node->ptr_in    = 0;
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
  p_node->ptr_out   = 0;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	605a      	str	r2, [r3, #4]
  p_node->p_buf     = p_buf;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	68ba      	ldr	r2, [r7, #8]
 8000ace:	60da      	str	r2, [r3, #12]
  p_node->length    = length;
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	687a      	ldr	r2, [r7, #4]
 8000ad4:	609a      	str	r2, [r3, #8]

  if(p_node->p_buf == NULL)   //생성할 버퍼가 null이면 비정상 리턴
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	68db      	ldr	r3, [r3, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d104      	bne.n	8000ae8 <qbufferCreate+0x3a>
  {
    p_node->length = 0;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	609a      	str	r2, [r3, #8]
    ret = false;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8000ae8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	371c      	adds	r7, #28
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc80      	pop	{r7}
 8000af2:	4770      	bx	lr

08000af4 <qbufferWrite>:

bool qbufferWrite(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b089      	sub	sp, #36	; 0x24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000b00:	2301      	movs	r3, #1
 8000b02:	77fb      	strb	r3, [r7, #31]
  uint32_t i;
  uint32_t index;
  uint32_t next_index;

  if(p_node->p_buf == NULL)     return false;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	68db      	ldr	r3, [r3, #12]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d101      	bne.n	8000b10 <qbufferWrite+0x1c>
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	e02d      	b.n	8000b6c <qbufferWrite+0x78>

  for(i=0;i<length;i++)
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
 8000b14:	e025      	b.n	8000b62 <qbufferWrite+0x6e>
  {
    index       = p_node->ptr_in;       //q 버퍼 입력 인덱스를 index에 저장
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	613b      	str	r3, [r7, #16]
    next_index  = p_node->ptr_in + 1;   //q 버퍼 입력 인덱스 1 증가한 값을 next_index에 저장
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
    //큐버퍼 읽지 않고 쓰기만 하다보면....
    //아래 조건을 만족하게 되고
    //next_index가 0으로 초기화 된다.
    //next_index가 0이 되면
    //prt out 인덱스와 같아지므로 buffer full error를 반환한다.
    if(next_index == p_node->length)
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	697a      	ldr	r2, [r7, #20]
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d101      	bne.n	8000b32 <qbufferWrite+0x3e>
    {
      next_index = 0;   //next index 초기화
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
    }

    //next_index가 out 인덱스와 같지 않다는것은
    //write할수 있는 버퍼 공간이 있다는 의미
    if(next_index != p_node->ptr_out)
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	697a      	ldr	r2, [r7, #20]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d00c      	beq.n	8000b56 <qbufferWrite+0x62>
    {
      //외부에서 입력된 length 길이의 p_buf i번째 데이터를 정의된 큐버퍼 index번째에 저장
      p_node->p_buf[index] = p_buf[i];
 8000b3c:	68ba      	ldr	r2, [r7, #8]
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	441a      	add	r2, r3
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	68d9      	ldr	r1, [r3, #12]
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	440b      	add	r3, r1
 8000b4a:	7812      	ldrb	r2, [r2, #0]
 8000b4c:	701a      	strb	r2, [r3, #0]
      //in index 1증가
      p_node->ptr_in   = next_index;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	697a      	ldr	r2, [r7, #20]
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	e002      	b.n	8000b5c <qbufferWrite+0x68>
    }
    else
    {
      ret = false;    // buffer full error
 8000b56:	2300      	movs	r3, #0
 8000b58:	77fb      	strb	r3, [r7, #31]
      break;          // stop loop
 8000b5a:	e006      	b.n	8000b6a <qbufferWrite+0x76>
  for(i=0;i<length;i++)
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	61bb      	str	r3, [r7, #24]
 8000b62:	69ba      	ldr	r2, [r7, #24]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d3d5      	bcc.n	8000b16 <qbufferWrite+0x22>
    }
  }

  return ret;
 8000b6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3724      	adds	r7, #36	; 0x24
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr

08000b76 <qbufferRead>:

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b087      	sub	sp, #28
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	60f8      	str	r0, [r7, #12]
 8000b7e:	60b9      	str	r1, [r7, #8]
 8000b80:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8000b82:	2301      	movs	r3, #1
 8000b84:	75fb      	strb	r3, [r7, #23]
      break;          //stop loop
    }
  }
  */

  for(int i=0;i<length;i++)
 8000b86:	2300      	movs	r3, #0
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	e026      	b.n	8000bda <qbufferRead+0x64>
  {
    if(p_node->p_buf != NULL)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d009      	beq.n	8000ba8 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->ptr_out];
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	68da      	ldr	r2, [r3, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	441a      	add	r2, r3
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	68b9      	ldr	r1, [r7, #8]
 8000ba2:	440b      	add	r3, r1
 8000ba4:	7812      	ldrb	r2, [r2, #0]
 8000ba6:	701a      	strb	r2, [r3, #0]
    }

    if(p_node->ptr_out != p_node->ptr_in) // 꺼낼 데이터 존재한다면??
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	685a      	ldr	r2, [r3, #4]
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d00c      	beq.n	8000bce <qbufferRead+0x58>
    {
      p_node->ptr_out = (p_node->ptr_out + 1) % p_node->length; //out 인덱스 1 증가
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	68fa      	ldr	r2, [r7, #12]
 8000bbc:	6892      	ldr	r2, [r2, #8]
 8000bbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bc2:	fb01 f202 	mul.w	r2, r1, r2
 8000bc6:	1a9a      	subs	r2, r3, r2
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	e002      	b.n	8000bd4 <qbufferRead+0x5e>
    }
    else  //꺼낼 데이터가 없다면??
    {
      ret = false;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	75fb      	strb	r3, [r7, #23]
      break;
 8000bd2:	e006      	b.n	8000be2 <qbufferRead+0x6c>
  for(int i=0;i<length;i++)
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	613b      	str	r3, [r7, #16]
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	687a      	ldr	r2, [r7, #4]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d8d4      	bhi.n	8000b8c <qbufferRead+0x16>
    }
  }

  return ret;
 8000be2:	7dfb      	ldrb	r3, [r7, #23]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	371c      	adds	r7, #28
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bc80      	pop	{r7}
 8000bec:	4770      	bx	lr

08000bee <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b085      	sub	sp, #20
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
  uint32_t length = 0;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]

  //최초 초기상태라면 length 0을 반환
  length = (p_node->length + p_node->ptr_in - p_node->ptr_out) % p_node->length;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	689a      	ldr	r2, [r3, #8]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	441a      	add	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	6892      	ldr	r2, [r2, #8]
 8000c0e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c12:	fb01 f202 	mul.w	r2, r1, r2
 8000c16:	1a9b      	subs	r3, r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]

  return length;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
	...

08000c28 <buttonInit>:
        {GPIOC, GPIO_PIN_0, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOC, GPIO_PIN_1, GPIO_PIN_RESET, GPIO_PIN_SET}
    };

void buttonInit(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	71fb      	strb	r3, [r7, #7]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	603b      	str	r3, [r7, #0]
 8000c36:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <buttonInit+0x64>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	4a14      	ldr	r2, [pc, #80]	; (8000c8c <buttonInit+0x64>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6313      	str	r3, [r2, #48]	; 0x30
 8000c42:	4b12      	ldr	r3, [pc, #72]	; (8000c8c <buttonInit+0x64>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	603b      	str	r3, [r7, #0]
 8000c4c:	683b      	ldr	r3, [r7, #0]

  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4e:	4b10      	ldr	r3, [pc, #64]	; (8000c90 <buttonInit+0x68>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	605a      	str	r2, [r3, #4]

  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000c54:	2300      	movs	r3, #0
 8000c56:	71fb      	strb	r3, [r7, #7]
 8000c58:	e010      	b.n	8000c7c <buttonInit+0x54>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	4a0d      	ldr	r2, [pc, #52]	; (8000c94 <buttonInit+0x6c>)
 8000c5e:	00db      	lsls	r3, r3, #3
 8000c60:	4413      	add	r3, r2
 8000c62:	889b      	ldrh	r3, [r3, #4]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <buttonInit+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(button_tbl[HW_BUTTON_MAX_CH].port, &GPIO_InitStruct);
 8000c6a:	4b0a      	ldr	r3, [pc, #40]	; (8000c94 <buttonInit+0x6c>)
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	4908      	ldr	r1, [pc, #32]	; (8000c90 <buttonInit+0x68>)
 8000c70:	4618      	mov	r0, r3
 8000c72:	f001 fd15 	bl	80026a0 <HAL_GPIO_Init>
  for(i=0; i<HW_BUTTON_MAX_CH; i++)
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	71fb      	strb	r3, [r7, #7]
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	d9eb      	bls.n	8000c5a <buttonInit+0x32>
  }
}
 8000c82:	bf00      	nop
 8000c84:	bf00      	nop
 8000c86:	3708      	adds	r7, #8
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	200001cc 	.word	0x200001cc
 8000c94:	20000004 	.word	0x20000004

08000c98 <ledInit>:
        {GPIOE, GPIO_PIN_5, GPIO_PIN_RESET, GPIO_PIN_SET},
        {GPIOB, GPIO_PIN_9, GPIO_PIN_SET  , GPIO_PIN_RESET}
    };

void ledInit(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	73fb      	strb	r3, [r7, #15]

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	4b22      	ldr	r3, [pc, #136]	; (8000d30 <ledInit+0x98>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a21      	ldr	r2, [pc, #132]	; (8000d30 <ledInit+0x98>)
 8000cac:	f043 0302 	orr.w	r3, r3, #2
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	; (8000d30 <ledInit+0x98>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0302 	and.w	r3, r3, #2
 8000cba:	60bb      	str	r3, [r7, #8]
 8000cbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	4b1b      	ldr	r3, [pc, #108]	; (8000d30 <ledInit+0x98>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	4a1a      	ldr	r2, [pc, #104]	; (8000d30 <ledInit+0x98>)
 8000cc8:	f043 0310 	orr.w	r3, r3, #16
 8000ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cce:	4b18      	ldr	r3, [pc, #96]	; (8000d30 <ledInit+0x98>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	f003 0310 	and.w	r3, r3, #16
 8000cd6:	607b      	str	r3, [r7, #4]
 8000cd8:	687b      	ldr	r3, [r7, #4]

  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <ledInit+0x9c>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <ledInit+0x9c>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <ledInit+0x9c>)
 8000ce8:	2202      	movs	r2, #2
 8000cea:	60da      	str	r2, [r3, #12]

  for(i=0;i<MAX_HW_LED_CH;i++)
 8000cec:	2300      	movs	r3, #0
 8000cee:	73fb      	strb	r3, [r7, #15]
 8000cf0:	e016      	b.n	8000d20 <ledInit+0x88>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
 8000cf4:	4a10      	ldr	r2, [pc, #64]	; (8000d38 <ledInit+0xa0>)
 8000cf6:	00db      	lsls	r3, r3, #3
 8000cf8:	4413      	add	r3, r2
 8000cfa:	889b      	ldrh	r3, [r3, #4]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4b0d      	ldr	r3, [pc, #52]	; (8000d34 <ledInit+0x9c>)
 8000d00:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
 8000d04:	4a0c      	ldr	r2, [pc, #48]	; (8000d38 <ledInit+0xa0>)
 8000d06:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000d0a:	490a      	ldr	r1, [pc, #40]	; (8000d34 <ledInit+0x9c>)
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f001 fcc7 	bl	80026a0 <HAL_GPIO_Init>

    ledOff(i);
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 f811 	bl	8000d3c <ledOff>
  for(i=0;i<MAX_HW_LED_CH;i++)
 8000d1a:	7bfb      	ldrb	r3, [r7, #15]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	73fb      	strb	r3, [r7, #15]
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	d9e5      	bls.n	8000cf2 <ledInit+0x5a>
  }


}
 8000d26:	bf00      	nop
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	40023800 	.word	0x40023800
 8000d34:	200001e0 	.word	0x200001e0
 8000d38:	2000001c 	.word	0x2000001c

08000d3c <ledOff>:

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
}

void ledOff(uint8_t ch)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	2b05      	cmp	r3, #5
 8000d4a:	d811      	bhi.n	8000d70 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <ledOff+0x3c>)
 8000d50:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	4a08      	ldr	r2, [pc, #32]	; (8000d78 <ledOff+0x3c>)
 8000d58:	00db      	lsls	r3, r3, #3
 8000d5a:	4413      	add	r3, r2
 8000d5c:	8899      	ldrh	r1, [r3, #4]
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <ledOff+0x3c>)
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	4413      	add	r3, r2
 8000d66:	79db      	ldrb	r3, [r3, #7]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	f001 ff2d 	bl	8002bc8 <HAL_GPIO_WritePin>
 8000d6e:	e000      	b.n	8000d72 <ledOff+0x36>
  if(ch > MAX_HW_LED_CH)    return;
 8000d70:	bf00      	nop
}
 8000d72:	3708      	adds	r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	2000001c 	.word	0x2000001c

08000d7c <ledToggle>:

void ledToggle(uint8_t ch)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
  if(ch > MAX_HW_LED_CH)    return;
 8000d86:	79fb      	ldrb	r3, [r7, #7]
 8000d88:	2b05      	cmp	r3, #5
 8000d8a:	d80d      	bhi.n	8000da8 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	4a08      	ldr	r2, [pc, #32]	; (8000db0 <ledToggle+0x34>)
 8000d90:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	4906      	ldr	r1, [pc, #24]	; (8000db0 <ledToggle+0x34>)
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	440b      	add	r3, r1
 8000d9c:	889b      	ldrh	r3, [r3, #4]
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4610      	mov	r0, r2
 8000da2:	f001 ff29 	bl	8002bf8 <HAL_GPIO_TogglePin>
 8000da6:	e000      	b.n	8000daa <ledToggle+0x2e>
  if(ch > MAX_HW_LED_CH)    return;
 8000da8:	bf00      	nop
}
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	2000001c 	.word	0x2000001c

08000db4 <swtimerInit>:
static volatile uint32_t sw_timer_counter         = 0;
static volatile uint16_t sw_timer_handle_index    = 0;
static swtimer_t    swtimer_tbl[SW_TIMER_MAX];            //타이머 배열 선언

bool swtimerInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
  uint8_t i;
  static uint8_t excute = 0;

  if(excute == 1)
 8000dba:	4b1f      	ldr	r3, [pc, #124]	; (8000e38 <swtimerInit+0x84>)
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d101      	bne.n	8000dc6 <swtimerInit+0x12>
  {
    return false;           //이미 한번 실행했다면 정지
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e033      	b.n	8000e2e <swtimerInit+0x7a>
  }

  //구조체 초기화
  for(i=0;i<SW_TIMER_MAX;i++)
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	71fb      	strb	r3, [r7, #7]
 8000dca:	e029      	b.n	8000e20 <swtimerInit+0x6c>
  {
    swtimer_tbl[i].Timer_Cnt      = 0;          //현재 타이머값 0으로 초기화
 8000dcc:	79fa      	ldrb	r2, [r7, #7]
 8000dce:	491b      	ldr	r1, [pc, #108]	; (8000e3c <swtimerInit+0x88>)
 8000dd0:	4613      	mov	r3, r2
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	4413      	add	r3, r2
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	440b      	add	r3, r1
 8000dda:	3304      	adds	r3, #4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].Timer_En       = OFF;        //타이머는 초기에 비활성화
 8000de0:	79fa      	ldrb	r2, [r7, #7]
 8000de2:	4916      	ldr	r1, [pc, #88]	; (8000e3c <swtimerInit+0x88>)
 8000de4:	4613      	mov	r3, r2
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	4413      	add	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	440b      	add	r3, r1
 8000dee:	2200      	movs	r2, #0
 8000df0:	701a      	strb	r2, [r3, #0]
    swtimer_tbl[i].Timer_Init     = 0;          //타이머 초기화될때 타이머값 변수 초기화
 8000df2:	79fa      	ldrb	r2, [r7, #7]
 8000df4:	4911      	ldr	r1, [pc, #68]	; (8000e3c <swtimerInit+0x88>)
 8000df6:	4613      	mov	r3, r2
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	440b      	add	r3, r1
 8000e00:	3308      	adds	r3, #8
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
    swtimer_tbl[i].TmrFunt        = NULL;       //타이머 만료시 실행할 함수는 Null로 초기화
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	490c      	ldr	r1, [pc, #48]	; (8000e3c <swtimerInit+0x88>)
 8000e0a:	4613      	mov	r3, r2
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	4413      	add	r3, r2
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	440b      	add	r3, r1
 8000e14:	330c      	adds	r3, #12
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
  for(i=0;i<SW_TIMER_MAX;i++)
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	71fb      	strb	r3, [r7, #7]
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	2b07      	cmp	r3, #7
 8000e24:	d9d2      	bls.n	8000dcc <swtimerInit+0x18>
  }

  //한번 실행됬으므로 변수 1로 설정
  excute = 1;
 8000e26:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <swtimerInit+0x84>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]

  return true;
 8000e2c:	2301      	movs	r3, #1
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bc80      	pop	{r7}
 8000e36:	4770      	bx	lr
 8000e38:	20000294 	.word	0x20000294
 8000e3c:	200001f4 	.word	0x200001f4

08000e40 <timerInit>:
    };

static hwtimer_t          timer_tbl[HWTIMER_MAX_CH];

void timerInit(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  timer_tbl[HWTIMER_TIMER1].freq                        = 1000000;      //인터럽트 발샐시키고자 하는 최소 단위 주파수 => 1MHz ==> 1us
 8000e44:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <timerInit+0x68>)
 8000e46:	4a19      	ldr	r2, [pc, #100]	; (8000eac <timerInit+0x6c>)
 8000e48:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
                                                                        //Period와 곱하면 최종 인터럽트 발생주기(주파수)가 됨
  timer_tbl[HWTIMER_TIMER1].hTIM.Instance               = TIM3;         //TIM3 사용 설정
 8000e4c:	4b16      	ldr	r3, [pc, #88]	; (8000ea8 <timerInit+0x68>)
 8000e4e:	4a18      	ldr	r2, [pc, #96]	; (8000eb0 <timerInit+0x70>)
 8000e50:	601a      	str	r2, [r3, #0]
   *  TIM3 Timer Max Clock : 84Mhz (System Clock / 2)
   *  (TIM3 Timer Max Clock / Prescaler)
   *
   *  84,000,000Hz / 4000Hz = 21,000
   */
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.Prescaler         = ((uint32_t)(SystemCoreClock / 2) / timer_tbl[HWTIMER_TIMER1].freq) - 1;
 8000e52:	4b18      	ldr	r3, [pc, #96]	; (8000eb4 <timerInit+0x74>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	085a      	lsrs	r2, r3, #1
 8000e58:	4b13      	ldr	r3, [pc, #76]	; (8000ea8 <timerInit+0x68>)
 8000e5a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8000e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e62:	3b01      	subs	r3, #1
 8000e64:	4a10      	ldr	r2, [pc, #64]	; (8000ea8 <timerInit+0x68>)
 8000e66:	6053      	str	r3, [r2, #4]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.ClockDivision     = 0;
 8000e68:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <timerInit+0x68>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	611a      	str	r2, [r3, #16]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ea8 <timerInit+0x68>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e74:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <timerInit+0x68>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	619a      	str	r2, [r3, #24]
  timer_tbl[HWTIMER_TIMER1].hTIM.Init.RepetitionCounter = 0;
 8000e7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <timerInit+0x68>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	615a      	str	r2, [r3, #20]

  timer_tbl[HWTIMER_TIMER1].p_func[0]                   = NULL;
 8000e80:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <timerInit+0x68>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  timer_tbl[HWTIMER_TIMER1].p_func[1]                   = NULL;
 8000e88:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <timerInit+0x68>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  timer_tbl[HWTIMER_TIMER1].p_func[2]                   = NULL;
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <timerInit+0x68>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  timer_tbl[HWTIMER_TIMER1].p_func[3]                   = NULL;
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <timerInit+0x68>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bc80      	pop	{r7}
 8000ea6:	4770      	bx	lr
 8000ea8:	20000298 	.word	0x20000298
 8000eac:	000f4240 	.word	0x000f4240
 8000eb0:	40000400 	.word	0x40000400
 8000eb4:	20000000 	.word	0x20000000

08000eb8 <uartOpen>:
    uart_tbl[i].tx_mode   = UART_MODE_DMA;
  }
}

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  bool ret = true;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	77fb      	strb	r3, [r7, #31]
  uart_t  *p_uart;        //uart 핸들용 구조체 포인터 변수 선언

  if(ch > UART_MAX_CH)    return false;
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	2b04      	cmp	r3, #4
 8000ecc:	d901      	bls.n	8000ed2 <uartOpen+0x1a>
 8000ece:	2300      	movs	r3, #0
 8000ed0:	e164      	b.n	800119c <uartOpen+0x2e4>

  switch(ch)
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	f200 8160 	bhi.w	800119a <uartOpen+0x2e2>
 8000eda:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <uartOpen+0x28>)
 8000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08000fcd 	.word	0x08000fcd
 8000ee8:	080010a9 	.word	0x080010a9
 8000eec:	08001185 	.word	0x08001185
  {
    case _DEF_UART1:
      p_uart = &uart_tbl[ch];
 8000ef0:	79fb      	ldrb	r3, [r7, #7]
 8000ef2:	22d0      	movs	r2, #208	; 0xd0
 8000ef4:	fb02 f303 	mul.w	r3, r2, r3
 8000ef8:	4aaa      	ldr	r2, [pc, #680]	; (80011a4 <uartOpen+0x2ec>)
 8000efa:	4413      	add	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	683a      	ldr	r2, [r7, #0]
 8000f02:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	2202      	movs	r2, #2
 8000f14:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART1;
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	4aa3      	ldr	r2, [pc, #652]	; (80011a8 <uartOpen+0x2f0>)
 8000f1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 8000f1e:	69bb      	ldr	r3, [r7, #24]
 8000f20:	683a      	ldr	r2, [r7, #0]
 8000f22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8000f26:	69bb      	ldr	r3, [r7, #24]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 8000f2e:	69bb      	ldr	r3, [r7, #24]
 8000f30:	2200      	movs	r2, #0
 8000f32:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 8000f3e:	69bb      	ldr	r3, [r7, #24]
 8000f40:	220c      	movs	r2, #12
 8000f42:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 8000f46:	69bb      	ldr	r3, [r7, #24]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 8000f4e:	69bb      	ldr	r3, [r7, #24]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 8000f56:	69bb      	ldr	r3, [r7, #24]
 8000f58:	338c      	adds	r3, #140	; 0x8c
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f003 fd83 	bl	8004a66 <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	f103 001c 	add.w	r0, r3, #28
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	4a90      	ldr	r2, [pc, #576]	; (80011ac <uartOpen+0x2f4>)
 8000f6c:	4413      	add	r3, r2
 8000f6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f72:	4619      	mov	r1, r3
 8000f74:	f7ff fd9b 	bl	8000aae <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	7a9b      	ldrb	r3, [r3, #10]
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d115      	bne.n	8000fac <uartOpen+0xf4>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	4b8a      	ldr	r3, [pc, #552]	; (80011b0 <uartOpen+0x2f8>)
 8000f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f88:	4a89      	ldr	r2, [pc, #548]	; (80011b0 <uartOpen+0x2f8>)
 8000f8a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f8e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f90:	4b87      	ldr	r3, [pc, #540]	; (80011b0 <uartOpen+0x2f8>)
 8000f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f98:	617b      	str	r3, [r7, #20]
 8000f9a:	697b      	ldr	r3, [r7, #20]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	203a      	movs	r0, #58	; 0x3a
 8000fa2:	f000 fedc 	bl	8001d5e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000fa6:	203a      	movs	r0, #58	; 0x3a
 8000fa8:	f000 fef5 	bl	8001d96 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)         //uart 초기화
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	338c      	adds	r3, #140	; 0x8c
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f003 fd0b 	bl	80049cc <HAL_UART_Init>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d002      	beq.n	8000fc2 <uartOpen+0x10a>
      {
        ret = false;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	77fb      	strb	r3, [r7, #31]
      else
      {
        uartStartRx(ch);
      }

      break;
 8000fc0:	e0eb      	b.n	800119a <uartOpen+0x2e2>
        uartStartRx(ch);
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 f8f9 	bl	80011bc <uartStartRx>
      break;
 8000fca:	e0e6      	b.n	800119a <uartOpen+0x2e2>

    case _DEF_UART2:
      p_uart = &uart_tbl[ch];
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	22d0      	movs	r2, #208	; 0xd0
 8000fd0:	fb02 f303 	mul.w	r3, r2, r3
 8000fd4:	4a73      	ldr	r2, [pc, #460]	; (80011a4 <uartOpen+0x2ec>)
 8000fd6:	4413      	add	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	683a      	ldr	r2, [r7, #0]
 8000fde:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	2200      	movs	r2, #0
 8000fea:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	2202      	movs	r2, #2
 8000ff0:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART2;
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	4a6f      	ldr	r2, [pc, #444]	; (80011b4 <uartOpen+0x2fc>)
 8000ff6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	683a      	ldr	r2, [r7, #0]
 8000ffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 8001002:	69bb      	ldr	r3, [r7, #24]
 8001004:	2200      	movs	r2, #0
 8001006:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	2200      	movs	r2, #0
 800100e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	2200      	movs	r2, #0
 8001016:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	220c      	movs	r2, #12
 800101e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 8001022:	69bb      	ldr	r3, [r7, #24]
 8001024:	2200      	movs	r2, #0
 8001026:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 800102a:	69bb      	ldr	r3, [r7, #24]
 800102c:	2200      	movs	r2, #0
 800102e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	338c      	adds	r3, #140	; 0x8c
 8001036:	4618      	mov	r0, r3
 8001038:	f003 fd15 	bl	8004a66 <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	f103 001c 	add.w	r0, r3, #28
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	011b      	lsls	r3, r3, #4
 8001046:	4a59      	ldr	r2, [pc, #356]	; (80011ac <uartOpen+0x2f4>)
 8001048:	4413      	add	r3, r2
 800104a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800104e:	4619      	mov	r1, r3
 8001050:	f7ff fd2d 	bl	8000aae <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	7a9b      	ldrb	r3, [r3, #10]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d115      	bne.n	8001088 <uartOpen+0x1d0>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA1_CLK_ENABLE();
 800105c:	2300      	movs	r3, #0
 800105e:	613b      	str	r3, [r7, #16]
 8001060:	4b53      	ldr	r3, [pc, #332]	; (80011b0 <uartOpen+0x2f8>)
 8001062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001064:	4a52      	ldr	r2, [pc, #328]	; (80011b0 <uartOpen+0x2f8>)
 8001066:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800106a:	6313      	str	r3, [r2, #48]	; 0x30
 800106c:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <uartOpen+0x2f8>)
 800106e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001074:	613b      	str	r3, [r7, #16]
 8001076:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2010      	movs	r0, #16
 800107e:	f000 fe6e 	bl	8001d5e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001082:	2010      	movs	r0, #16
 8001084:	f000 fe87 	bl	8001d96 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)                                          //uart 초기화
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	338c      	adds	r3, #140	; 0x8c
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fc9d 	bl	80049cc <HAL_UART_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d002      	beq.n	800109e <uartOpen+0x1e6>
      {
        ret = false;
 8001098:	2300      	movs	r3, #0
 800109a:	77fb      	strb	r3, [r7, #31]
      }
      else
      {
        uartStartRx(ch);
      }
      break;
 800109c:	e07d      	b.n	800119a <uartOpen+0x2e2>
        uartStartRx(ch);
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f000 f88b 	bl	80011bc <uartStartRx>
      break;
 80010a6:	e078      	b.n	800119a <uartOpen+0x2e2>

    case _DEF_UART3:
      p_uart = &uart_tbl[ch];
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	22d0      	movs	r2, #208	; 0xd0
 80010ac:	fb02 f303 	mul.w	r3, r2, r3
 80010b0:	4a3c      	ldr	r2, [pc, #240]	; (80011a4 <uartOpen+0x2ec>)
 80010b2:	4413      	add	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]

      p_uart->baud = baud;
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	605a      	str	r2, [r3, #4]
      p_uart->is_open = true;
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2201      	movs	r2, #1
 80010c0:	701a      	strb	r2, [r3, #0]
      p_uart->vcp_mode  = false;
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	2200      	movs	r2, #0
 80010c6:	721a      	strb	r2, [r3, #8]
      p_uart->rx_mode   = UART_MODE_DMA;
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	2202      	movs	r2, #2
 80010cc:	729a      	strb	r2, [r3, #10]

      p_uart->handle.Instance           = USART3;
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	4a39      	ldr	r2, [pc, #228]	; (80011b8 <uartOpen+0x300>)
 80010d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      p_uart->handle.Init.BaudRate      = baud;
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	683a      	ldr	r2, [r7, #0]
 80010da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      p_uart->handle.Init.WordLength    = UART_WORDLENGTH_8B;
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	2200      	movs	r2, #0
 80010e2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      p_uart->handle.Init.StopBits      = UART_STOPBITS_1;
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	2200      	movs	r2, #0
 80010ea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      p_uart->handle.Init.Parity        = UART_PARITY_NONE;
 80010ee:	69bb      	ldr	r3, [r7, #24]
 80010f0:	2200      	movs	r2, #0
 80010f2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      p_uart->handle.Init.Mode          = UART_MODE_TX_RX;
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      p_uart->handle.Init.HwFlowCtl     = UART_HWCONTROL_NONE;
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	2200      	movs	r2, #0
 8001102:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      p_uart->handle.Init.OverSampling  = UART_OVERSAMPLING_16;
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	2200      	movs	r2, #0
 800110a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8

      HAL_UART_DeInit(&p_uart->handle);
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	338c      	adds	r3, #140	; 0x8c
 8001112:	4618      	mov	r0, r3
 8001114:	f003 fca7 	bl	8004a66 <HAL_UART_DeInit>

      qbufferCreate(&p_uart->qbuffer_rx , uart_rx_qbuf[ch], UART_RX_QBUF_LENGTH);    //큐 버퍼 생성
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	f103 001c 	add.w	r0, r3, #28
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	011b      	lsls	r3, r3, #4
 8001122:	4a22      	ldr	r2, [pc, #136]	; (80011ac <uartOpen+0x2f4>)
 8001124:	4413      	add	r3, r2
 8001126:	f44f 7280 	mov.w	r2, #256	; 0x100
 800112a:	4619      	mov	r1, r3
 800112c:	f7ff fcbf 	bl	8000aae <qbufferCreate>

      if(p_uart->rx_mode == UART_MODE_DMA)
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	7a9b      	ldrb	r3, [r3, #10]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d115      	bne.n	8001164 <uartOpen+0x2ac>
      {
        /* DMA controller clock enable */
        __HAL_RCC_DMA1_CLK_ENABLE();
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	4b1c      	ldr	r3, [pc, #112]	; (80011b0 <uartOpen+0x2f8>)
 800113e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001140:	4a1b      	ldr	r2, [pc, #108]	; (80011b0 <uartOpen+0x2f8>)
 8001142:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001146:	6313      	str	r3, [r2, #48]	; 0x30
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <uartOpen+0x2f8>)
 800114a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	68fb      	ldr	r3, [r7, #12]

        HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2100      	movs	r1, #0
 8001158:	200c      	movs	r0, #12
 800115a:	f000 fe00 	bl	8001d5e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800115e:	200c      	movs	r0, #12
 8001160:	f000 fe19 	bl	8001d96 <HAL_NVIC_EnableIRQ>
      }

      if(HAL_UART_Init(&p_uart->handle) != HAL_OK)                                          //uart 초기화
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	338c      	adds	r3, #140	; 0x8c
 8001168:	4618      	mov	r0, r3
 800116a:	f003 fc2f 	bl	80049cc <HAL_UART_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d002      	beq.n	800117a <uartOpen+0x2c2>
      {
        ret = false;
 8001174:	2300      	movs	r3, #0
 8001176:	77fb      	strb	r3, [r7, #31]
      }
      else
      {
        uartStartRx(ch);
      }
      break;
 8001178:	e00f      	b.n	800119a <uartOpen+0x2e2>
        uartStartRx(ch);
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4618      	mov	r0, r3
 800117e:	f000 f81d 	bl	80011bc <uartStartRx>
      break;
 8001182:	e00a      	b.n	800119a <uartOpen+0x2e2>


    case _DEF_UART4:            //usb
      p_uart = &uart_tbl[ch];
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	22d0      	movs	r2, #208	; 0xd0
 8001188:	fb02 f303 	mul.w	r3, r2, r3
 800118c:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <uartOpen+0x2ec>)
 800118e:	4413      	add	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
      p_uart->is_open = true;   //usb 통신채널이 오픈됨.
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	2201      	movs	r2, #1
 8001196:	701a      	strb	r2, [r3, #0]

      break;
 8001198:	bf00      	nop
  }
  return ret;
 800119a:	7ffb      	ldrb	r3, [r7, #31]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	20000590 	.word	0x20000590
 80011a8:	40011000 	.word	0x40011000
 80011ac:	200008d0 	.word	0x200008d0
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40004400 	.word	0x40004400
 80011b8:	40004800 	.word	0x40004800

080011bc <uartStartRx>:

/**
 * @uart 수신시작 설정 함수
 */
void uartStartRx(uint8_t ch)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
  uart_t        *p_uart;

  p_uart = &uart_tbl[ch];
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	22d0      	movs	r2, #208	; 0xd0
 80011ca:	fb02 f303 	mul.w	r3, r2, r3
 80011ce:	4a2a      	ldr	r2, [pc, #168]	; (8001278 <uartStartRx+0xbc>)
 80011d0:	4413      	add	r3, r2
 80011d2:	60fb      	str	r3, [r7, #12]

  switch(ch)
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d033      	beq.n	8001242 <uartStartRx+0x86>
 80011da:	2b02      	cmp	r3, #2
 80011dc:	dc48      	bgt.n	8001270 <uartStartRx+0xb4>
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d002      	beq.n	80011e8 <uartStartRx+0x2c>
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d01b      	beq.n	800121e <uartStartRx+0x62>
 80011e6:	e043      	b.n	8001270 <uartStartRx+0xb4>
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	7a9b      	ldrb	r3, [r3, #10]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d104      	bne.n	80011fa <uartStartRx+0x3e>
      {
        //HAL_UART_Receive_IT(&p_uart->handle, p_uart->rx_buf, 1);
        HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_qbuf[0], 1);
 80011f0:	2201      	movs	r2, #1
 80011f2:	4922      	ldr	r1, [pc, #136]	; (800127c <uartStartRx+0xc0>)
 80011f4:	4822      	ldr	r0, [pc, #136]	; (8001280 <uartStartRx+0xc4>)
 80011f6:	f003 fcf7 	bl	8004be8 <HAL_UART_Receive_IT>
      }

      if(p_uart->rx_mode == UART_MODE_DMA)
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	7a9b      	ldrb	r3, [r3, #10]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d131      	bne.n	8001266 <uartStartRx+0xaa>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001210:	b29b      	uxth	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	f003 fd18 	bl	8004c48 <HAL_UART_Receive_DMA>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
          return;
        }
        //p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
        //p_uart->qbuffer_rx.ptr_out = p_uart->qbuffer_rx.ptr_in;
      }
      break;
 800121c:	e023      	b.n	8001266 <uartStartRx+0xaa>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	7a9b      	ldrb	r3, [r3, #10]
 8001222:	2b02      	cmp	r3, #2
 8001224:	d121      	bne.n	800126a <uartStartRx+0xae>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	b29b      	uxth	r3, r3
 8001236:	461a      	mov	r2, r3
 8001238:	f003 fd06 	bl	8004c48 <HAL_UART_Receive_DMA>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
        {
          return;
        }
      }
      break;
 8001240:	e013      	b.n	800126a <uartStartRx+0xae>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	7a9b      	ldrb	r3, [r3, #10]
 8001246:	2b02      	cmp	r3, #2
 8001248:	d111      	bne.n	800126e <uartStartRx+0xb2>
      {
        if(HAL_UART_Receive_DMA(&p_uart->handle, (uint8_t*)p_uart->qbuffer_rx.p_buf, p_uart->qbuffer_rx.length) != HAL_OK)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001258:	b29b      	uxth	r3, r3
 800125a:	461a      	mov	r2, r3
 800125c:	f003 fcf4 	bl	8004c48 <HAL_UART_Receive_DMA>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
        {
          return;
        }
      }
      break;
 8001264:	e003      	b.n	800126e <uartStartRx+0xb2>
      break;
 8001266:	bf00      	nop
 8001268:	e002      	b.n	8001270 <uartStartRx+0xb4>
      break;
 800126a:	bf00      	nop
 800126c:	e000      	b.n	8001270 <uartStartRx+0xb4>
      break;
 800126e:	bf00      	nop
  }
}
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000590 	.word	0x20000590
 800127c:	200008d0 	.word	0x200008d0
 8001280:	20000364 	.word	0x20000364

08001284 <uartAvailable>:

  return ret;
}

uint32_t uartAvailable(uint8_t ch)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret;

  uart_t    *p_uart;

  p_uart = &uart_tbl[ch];
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	22d0      	movs	r2, #208	; 0xd0
 8001292:	fb02 f303 	mul.w	r3, r2, r3
 8001296:	4a32      	ldr	r2, [pc, #200]	; (8001360 <uartAvailable+0xdc>)
 8001298:	4413      	add	r3, r2
 800129a:	60bb      	str	r3, [r7, #8]

  switch(ch)
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	2b03      	cmp	r3, #3
 80012a0:	d858      	bhi.n	8001354 <uartAvailable+0xd0>
 80012a2:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <uartAvailable+0x24>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012b9 	.word	0x080012b9
 80012ac:	080012f7 	.word	0x080012f7
 80012b0:	0800131d 	.word	0x0800131d
 80012b4:	08001343 	.word	0x08001343
  {
    case _DEF_UART1:    //uart
      if(p_uart->rx_mode == UART_MODE_DMA)
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	7a9b      	ldrb	r3, [r3, #10]
 80012bc:	2b02      	cmp	r3, #2
 80012be:	d10d      	bne.n	80012dc <uartAvailable+0x58>
      {
        //qbuffer[ch].ptr_in = qbuffer[ch].length - hdma_usart1_rx.Instance->NDTR;
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	1ad2      	subs	r2, r2, r3
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	61da      	str	r2, [r3, #28]
        //ret = qbufferAvailable(&qbuffer[ch]);
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	331c      	adds	r3, #28
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fc8a 	bl	8000bee <qbufferAvailable>
 80012da:	60f8      	str	r0, [r7, #12]
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	7a9b      	ldrb	r3, [r3, #10]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d132      	bne.n	800134a <uartAvailable+0xc6>
      {
        ret = qbufferAvailable(&qbuffer[ch]);
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	011b      	lsls	r3, r3, #4
 80012e8:	4a1e      	ldr	r2, [pc, #120]	; (8001364 <uartAvailable+0xe0>)
 80012ea:	4413      	add	r3, r2
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fc7e 	bl	8000bee <qbufferAvailable>
 80012f2:	60f8      	str	r0, [r7, #12]
      }
      break;
 80012f4:	e029      	b.n	800134a <uartAvailable+0xc6>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	7a9b      	ldrb	r3, [r3, #10]
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	d127      	bne.n	800134e <uartAvailable+0xca>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001302:	68bb      	ldr	r3, [r7, #8]
 8001304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	1ad2      	subs	r2, r2, r3
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	331c      	adds	r3, #28
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fc6b 	bl	8000bee <qbufferAvailable>
 8001318:	60f8      	str	r0, [r7, #12]
      }
      break;
 800131a:	e018      	b.n	800134e <uartAvailable+0xca>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	7a9b      	ldrb	r3, [r3, #10]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d116      	bne.n	8001352 <uartAvailable+0xce>
      {
        p_uart->qbuffer_rx.ptr_in = p_uart->qbuffer_rx.length - p_uart->hdma_rx.Instance->NDTR;
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	1ad2      	subs	r2, r2, r3
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	61da      	str	r2, [r3, #28]
        ret = qbufferAvailable(&p_uart->qbuffer_rx);
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	331c      	adds	r3, #28
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fc58 	bl	8000bee <qbufferAvailable>
 800133e:	60f8      	str	r0, [r7, #12]
      }
      break;
 8001340:	e007      	b.n	8001352 <uartAvailable+0xce>

    case _DEF_UART4:            //usb
      ret = cdcAvailable();     //usb 수신버퍼 사용가능한지 확인
 8001342:	f008 fa03 	bl	800974c <cdcAvailable>
 8001346:	60f8      	str	r0, [r7, #12]
      break;
 8001348:	e004      	b.n	8001354 <uartAvailable+0xd0>
      break;
 800134a:	bf00      	nop
 800134c:	e002      	b.n	8001354 <uartAvailable+0xd0>
      break;
 800134e:	bf00      	nop
 8001350:	e000      	b.n	8001354 <uartAvailable+0xd0>
      break;
 8001352:	bf00      	nop
  }
  return ret;
 8001354:	68fb      	ldr	r3, [r7, #12]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000590 	.word	0x20000590
 8001364:	20000550 	.word	0x20000550

08001368 <uartWrite>:

  return ret;
}

int32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
 8001374:	73fb      	strb	r3, [r7, #15]
  int32_t ret = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]

  uart_t    *p_uart;
  p_uart = &uart_tbl[ch];
 800137a:	7bfb      	ldrb	r3, [r7, #15]
 800137c:	22d0      	movs	r2, #208	; 0xd0
 800137e:	fb02 f303 	mul.w	r3, r2, r3
 8001382:	4a35      	ldr	r2, [pc, #212]	; (8001458 <uartWrite+0xf0>)
 8001384:	4413      	add	r3, r2
 8001386:	613b      	str	r3, [r7, #16]

  switch(ch)
 8001388:	7bfb      	ldrb	r3, [r7, #15]
 800138a:	2b03      	cmp	r3, #3
 800138c:	d85f      	bhi.n	800144e <uartWrite+0xe6>
 800138e:	a201      	add	r2, pc, #4	; (adr r2, 8001394 <uartWrite+0x2c>)
 8001390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001394:	080013a5 	.word	0x080013a5
 8001398:	080013eb 	.word	0x080013eb
 800139c:	08001411 	.word	0x08001411
 80013a0:	08001437 	.word	0x08001437
  {
    case _DEF_UART1:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	7a9b      	ldrb	r3, [r3, #10]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d10d      	bne.n	80013c8 <uartWrite+0x60>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	2364      	movs	r3, #100	; 0x64
 80013b8:	68b9      	ldr	r1, [r7, #8]
 80013ba:	f003 fb83 	bl	8004ac4 <HAL_UART_Transmit>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d101      	bne.n	80013c8 <uartWrite+0x60>
        {
          ret = length;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	617b      	str	r3, [r7, #20]
        }
      }

      if(p_uart->rx_mode == UART_MODE_INTERRUPT)
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	7a9b      	ldrb	r3, [r3, #10]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d139      	bne.n	8001444 <uartWrite+0xdc>
      {
        if(HAL_UART_Transmit(&huart1, p_data, length, 100) == HAL_OK)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	b29a      	uxth	r2, r3
 80013d4:	2364      	movs	r3, #100	; 0x64
 80013d6:	68b9      	ldr	r1, [r7, #8]
 80013d8:	4820      	ldr	r0, [pc, #128]	; (800145c <uartWrite+0xf4>)
 80013da:	f003 fb73 	bl	8004ac4 <HAL_UART_Transmit>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d12f      	bne.n	8001444 <uartWrite+0xdc>
        {
          ret = length;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 80013e8:	e02c      	b.n	8001444 <uartWrite+0xdc>

    case _DEF_UART2:
      if(p_uart->rx_mode == UART_MODE_DMA)
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	7a9b      	ldrb	r3, [r3, #10]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d12a      	bne.n	8001448 <uartWrite+0xe0>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	2364      	movs	r3, #100	; 0x64
 80013fe:	68b9      	ldr	r1, [r7, #8]
 8001400:	f003 fb60 	bl	8004ac4 <HAL_UART_Transmit>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d11e      	bne.n	8001448 <uartWrite+0xe0>
        {
          ret = length;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 800140e:	e01b      	b.n	8001448 <uartWrite+0xe0>

    case _DEF_UART3:
      if(p_uart->rx_mode == UART_MODE_DMA)
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	7a9b      	ldrb	r3, [r3, #10]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d119      	bne.n	800144c <uartWrite+0xe4>
      {
        if(HAL_UART_Transmit(&p_uart->handle, p_data, length, 100) == HAL_OK)
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	b29a      	uxth	r2, r3
 8001422:	2364      	movs	r3, #100	; 0x64
 8001424:	68b9      	ldr	r1, [r7, #8]
 8001426:	f003 fb4d 	bl	8004ac4 <HAL_UART_Transmit>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d10d      	bne.n	800144c <uartWrite+0xe4>
        {
          ret = length;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	617b      	str	r3, [r7, #20]
        }
      }
      break;
 8001434:	e00a      	b.n	800144c <uartWrite+0xe4>

    case _DEF_UART4:      //usb
      //usb로 수신된 데이터를 길이만큼 write한다.
      ret = cdcWrite(p_data, length);
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	68b8      	ldr	r0, [r7, #8]
 800143a:	f008 f9f5 	bl	8009828 <cdcWrite>
 800143e:	4603      	mov	r3, r0
 8001440:	617b      	str	r3, [r7, #20]
      break;
 8001442:	e004      	b.n	800144e <uartWrite+0xe6>
      break;
 8001444:	bf00      	nop
 8001446:	e002      	b.n	800144e <uartWrite+0xe6>
      break;
 8001448:	bf00      	nop
 800144a:	e000      	b.n	800144e <uartWrite+0xe6>
      break;
 800144c:	bf00      	nop
  }

  return ret;
 800144e:	697b      	ldr	r3, [r7, #20]
}
 8001450:	4618      	mov	r0, r3
 8001452:	3718      	adds	r7, #24
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000590 	.word	0x20000590
 800145c:	20000364 	.word	0x20000364

08001460 <uartRead>:
uint8_t uartRead(uint8_t ch)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	72fb      	strb	r3, [r7, #11]

  uart_t  *p_uart;
  p_uart = &uart_tbl[ch];
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	22d0      	movs	r2, #208	; 0xd0
 8001472:	fb02 f303 	mul.w	r3, r2, r3
 8001476:	4a1b      	ldr	r2, [pc, #108]	; (80014e4 <uartRead+0x84>)
 8001478:	4413      	add	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]

  switch(ch)
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d82a      	bhi.n	80014d8 <uartRead+0x78>
 8001482:	a201      	add	r2, pc, #4	; (adr r2, 8001488 <uartRead+0x28>)
 8001484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001488:	08001499 	.word	0x08001499
 800148c:	080014ab 	.word	0x080014ab
 8001490:	080014bd 	.word	0x080014bd
 8001494:	080014cf 	.word	0x080014cf
  {
    case _DEF_UART1:
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	331c      	adds	r3, #28
 800149c:	f107 010b 	add.w	r1, r7, #11
 80014a0:	2201      	movs	r2, #1
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fb67 	bl	8000b76 <qbufferRead>
      break;
 80014a8:	e016      	b.n	80014d8 <uartRead+0x78>

    case _DEF_UART2:
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	331c      	adds	r3, #28
 80014ae:	f107 010b 	add.w	r1, r7, #11
 80014b2:	2201      	movs	r2, #1
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff fb5e 	bl	8000b76 <qbufferRead>
      break;
 80014ba:	e00d      	b.n	80014d8 <uartRead+0x78>

    case _DEF_UART3:
      qbufferRead(&p_uart->qbuffer_rx, &ret, 1);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	331c      	adds	r3, #28
 80014c0:	f107 010b 	add.w	r1, r7, #11
 80014c4:	2201      	movs	r2, #1
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff fb55 	bl	8000b76 <qbufferRead>
      break;
 80014cc:	e004      	b.n	80014d8 <uartRead+0x78>

    case _DEF_UART4:      //usb
      //usb로 수신된 데이터를 읽어서 변수에 저장한다.
      ret = cdcRead();
 80014ce:	f008 f959 	bl	8009784 <cdcRead>
 80014d2:	4603      	mov	r3, r0
 80014d4:	72fb      	strb	r3, [r7, #11]
      break;
 80014d6:	bf00      	nop
  }

  return ret;
 80014d8:	7afb      	ldrb	r3, [r7, #11]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000590 	.word	0x20000590

080014e8 <uartPrintf>:

int32_t uartPrintf(uint8_t ch, const char *fmt, ...)
{
 80014e8:	b40e      	push	{r1, r2, r3}
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b0c7      	sub	sp, #284	; 0x11c
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4602      	mov	r2, r0
 80014f2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80014f6:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80014fa:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list   args;
  int len;
  int32_t ret = 0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  va_start(args, fmt);
 8001502:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8001506:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800150a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800150e:	601a      	str	r2, [r3, #0]

  len = vsnprintf(buf, 256, fmt, args);
 8001510:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001514:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001518:	f107 0010 	add.w	r0, r7, #16
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001522:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001526:	f008 ff6f 	bl	800a408 <vsniprintf>
 800152a:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  switch(ch)
 800152e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001532:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	2b03      	cmp	r3, #3
 800153a:	d844      	bhi.n	80015c6 <uartPrintf+0xde>
 800153c:	a201      	add	r2, pc, #4	; (adr r2, 8001544 <uartPrintf+0x5c>)
 800153e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001542:	bf00      	nop
 8001544:	08001555 	.word	0x08001555
 8001548:	08001573 	.word	0x08001573
 800154c:	08001591 	.word	0x08001591
 8001550:	080015af 	.word	0x080015af
  {
    case _DEF_UART1:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 8001554:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001558:	f107 0110 	add.w	r1, r7, #16
 800155c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001560:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff fefe 	bl	8001368 <uartWrite>
 800156c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 8001570:	e029      	b.n	80015c6 <uartPrintf+0xde>

    case _DEF_UART2:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 8001572:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001576:	f107 0110 	add.w	r1, r7, #16
 800157a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800157e:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff feef 	bl	8001368 <uartWrite>
 800158a:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 800158e:	e01a      	b.n	80015c6 <uartPrintf+0xde>

    case _DEF_UART3:
      ret = uartWrite(ch, (uint8_t*)buf, len);
 8001590:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001594:	f107 0110 	add.w	r1, r7, #16
 8001598:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800159c:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fee0 	bl	8001368 <uartWrite>
 80015a8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
      break;
 80015ac:	e00b      	b.n	80015c6 <uartPrintf+0xde>

    case _DEF_UART4:  //usb
      //usb로 print한다.
      ret = cdcWrite((uint8_t*)buf, len);
 80015ae:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80015b2:	f107 0310 	add.w	r3, r7, #16
 80015b6:	4611      	mov	r1, r2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f008 f935 	bl	8009828 <cdcWrite>
 80015be:	4603      	mov	r3, r0
 80015c0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
      break;
 80015c4:	bf00      	nop
  }

  va_end(args);

  return ret;
 80015c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80015d0:	46bd      	mov	sp, r7
 80015d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015d6:	b003      	add	sp, #12
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop

080015dc <uartGetBaud>:

uint32_t uartGetBaud(uint8_t ch)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
  uint32_t baud;
  switch(ch)
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b03      	cmp	r3, #3
 80015ea:	d80f      	bhi.n	800160c <uartGetBaud+0x30>
 80015ec:	a201      	add	r2, pc, #4	; (adr r2, 80015f4 <uartGetBaud+0x18>)
 80015ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015f2:	bf00      	nop
 80015f4:	0800160d 	.word	0x0800160d
 80015f8:	0800160d 	.word	0x0800160d
 80015fc:	0800160d 	.word	0x0800160d
 8001600:	08001605 	.word	0x08001605

    case _DEF_UART3:
      break;

    case _DEF_UART4:      //usb cdc
      baud = cdcGetBaud();
 8001604:	f008 f938 	bl	8009878 <cdcGetBaud>
 8001608:	60f8      	str	r0, [r7, #12]
      break;
 800160a:	bf00      	nop
  }

  return baud;
 800160c:	68fb      	ldr	r3, [r7, #12]
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop

08001618 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  if(uart_tbl[_DEF_UART1].rx_mode == UART_MODE_INTERRUPT)
 8001620:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_UART_RxCpltCallback+0x34>)
 8001622:	7a9b      	ldrb	r3, [r3, #10]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d10c      	bne.n	8001642 <HAL_UART_RxCpltCallback+0x2a>
  {
    qbufferWrite(&qbuffer[_DEF_UART1], &qbuffer[_DEF_UART1].p_buf[0], 1); //uart rx 수신데이터를 큐버퍼에 쓴다.
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_UART_RxCpltCallback+0x38>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	2201      	movs	r2, #1
 800162e:	4619      	mov	r1, r3
 8001630:	4807      	ldr	r0, [pc, #28]	; (8001650 <HAL_UART_RxCpltCallback+0x38>)
 8001632:	f7ff fa5f 	bl	8000af4 <qbufferWrite>

    HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_qbuf[0], 1);  //수신인터럽트를 다시 활성화 한다.
 8001636:	2201      	movs	r2, #1
 8001638:	4906      	ldr	r1, [pc, #24]	; (8001654 <HAL_UART_RxCpltCallback+0x3c>)
 800163a:	4807      	ldr	r0, [pc, #28]	; (8001658 <HAL_UART_RxCpltCallback+0x40>)
 800163c:	f003 fad4 	bl	8004be8 <HAL_UART_Receive_IT>
 8001640:	e000      	b.n	8001644 <HAL_UART_RxCpltCallback+0x2c>
  }
  else
  {
    return;
 8001642:	bf00      	nop
  }
}
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000590 	.word	0x20000590
 8001650:	20000550 	.word	0x20000550
 8001654:	200008d0 	.word	0x200008d0
 8001658:	20000364 	.word	0x20000364

0800165c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08e      	sub	sp, #56	; 0x38
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 0320 	add.w	r3, r7, #32
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]

  uart_t *p_uart;

  if(uartHandle->Instance==USART1)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a71      	ldr	r2, [pc, #452]	; (8001840 <HAL_UART_MspInit+0x1e4>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d16d      	bne.n	800175a <HAL_UART_MspInit+0xfe>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	4b70      	ldr	r3, [pc, #448]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001686:	4a6f      	ldr	r2, [pc, #444]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 8001688:	f043 0310 	orr.w	r3, r3, #16
 800168c:	6453      	str	r3, [r2, #68]	; 0x44
 800168e:	4b6d      	ldr	r3, [pc, #436]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001692:	f003 0310 	and.w	r3, r3, #16
 8001696:	61fb      	str	r3, [r7, #28]
 8001698:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	61bb      	str	r3, [r7, #24]
 800169e:	4b69      	ldr	r3, [pc, #420]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	4a68      	ldr	r2, [pc, #416]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6313      	str	r3, [r2, #48]	; 0x30
 80016aa:	4b66      	ldr	r3, [pc, #408]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
 80016b4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016bc:	2302      	movs	r3, #2
 80016be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c4:	2303      	movs	r3, #3
 80016c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016c8:	2307      	movs	r3, #7
 80016ca:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f107 0320 	add.w	r3, r7, #32
 80016d0:	4619      	mov	r1, r3
 80016d2:	485d      	ldr	r0, [pc, #372]	; (8001848 <HAL_UART_MspInit+0x1ec>)
 80016d4:	f000 ffe4 	bl	80026a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */

    p_uart = &uart_tbl[_DEF_UART1];
 80016d8:	4b5c      	ldr	r3, [pc, #368]	; (800184c <HAL_UART_MspInit+0x1f0>)
 80016da:	637b      	str	r3, [r7, #52]	; 0x34

    p_uart->hdma_rx.Instance = DMA2_Stream2;
 80016dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016de:	4a5c      	ldr	r2, [pc, #368]	; (8001850 <HAL_UART_MspInit+0x1f4>)
 80016e0:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 80016e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016e4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80016e8:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016ec:	2200      	movs	r2, #0
 80016ee:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f2:	2200      	movs	r2, #0
 80016f4:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016fc:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001700:	2200      	movs	r2, #0
 8001702:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001706:	2200      	movs	r2, #0
 8001708:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 800170a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800170c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001710:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001714:	2200      	movs	r2, #0
 8001716:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800171a:	2200      	movs	r2, #0
 800171c:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 800171e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001720:	332c      	adds	r3, #44	; 0x2c
 8001722:	4618      	mov	r0, r3
 8001724:	f000 fb60 	bl	8001de8 <HAL_DMA_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <HAL_UART_MspInit+0xd6>
    {
      Error_Handler();
 800172e:	f000 f975 	bl	8001a1c <Error_Handler>
    }

    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 8001732:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001734:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800173a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800173e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001740:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001744:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001746:	665a      	str	r2, [r3, #100]	; 0x64

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001748:	2200      	movs	r2, #0
 800174a:	2100      	movs	r1, #0
 800174c:	2025      	movs	r0, #37	; 0x25
 800174e:	f000 fb06 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001752:	2025      	movs	r0, #37	; 0x25
 8001754:	f000 fb1f 	bl	8001d96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001758:	e0f4      	b.n	8001944 <HAL_UART_MspInit+0x2e8>
  else if(uartHandle->Instance==USART2)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a3d      	ldr	r2, [pc, #244]	; (8001854 <HAL_UART_MspInit+0x1f8>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d17d      	bne.n	8001860 <HAL_UART_MspInit+0x204>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
 8001768:	4b36      	ldr	r3, [pc, #216]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 800176a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176c:	4a35      	ldr	r2, [pc, #212]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 800176e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001772:	6413      	str	r3, [r2, #64]	; 0x40
 8001774:	4b33      	ldr	r3, [pc, #204]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 8001776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	4b2f      	ldr	r3, [pc, #188]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001788:	4a2e      	ldr	r2, [pc, #184]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	6313      	str	r3, [r2, #48]	; 0x30
 8001790:	4b2c      	ldr	r3, [pc, #176]	; (8001844 <HAL_UART_MspInit+0x1e8>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800179c:	230c      	movs	r3, #12
 800179e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a8:	2303      	movs	r3, #3
 80017aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017ac:	2307      	movs	r3, #7
 80017ae:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b0:	f107 0320 	add.w	r3, r7, #32
 80017b4:	4619      	mov	r1, r3
 80017b6:	4824      	ldr	r0, [pc, #144]	; (8001848 <HAL_UART_MspInit+0x1ec>)
 80017b8:	f000 ff72 	bl	80026a0 <HAL_GPIO_Init>
    p_uart = &uart_tbl[_DEF_UART2];
 80017bc:	4b26      	ldr	r3, [pc, #152]	; (8001858 <HAL_UART_MspInit+0x1fc>)
 80017be:	637b      	str	r3, [r7, #52]	; 0x34
    p_uart->hdma_rx.Instance = DMA1_Stream5;
 80017c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c2:	4a26      	ldr	r2, [pc, #152]	; (800185c <HAL_UART_MspInit+0x200>)
 80017c4:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 80017c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017cc:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017d0:	2200      	movs	r2, #0
 80017d2:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017d6:	2200      	movs	r2, #0
 80017d8:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017e0:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017e4:	2200      	movs	r2, #0
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017ea:	2200      	movs	r2, #0
 80017ec:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 80017ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017f4:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f8:	2200      	movs	r2, #0
 80017fa:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017fe:	2200      	movs	r2, #0
 8001800:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 8001802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001804:	332c      	adds	r3, #44	; 0x2c
 8001806:	4618      	mov	r0, r3
 8001808:	f000 faee 	bl	8001de8 <HAL_DMA_Init>
 800180c:	4603      	mov	r3, r0
 800180e:	2b00      	cmp	r3, #0
 8001810:	d001      	beq.n	8001816 <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8001812:	f000 f903 	bl	8001a1c <Error_Handler>
    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 8001816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001818:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 800181c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800181e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 8001822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001824:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001828:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800182a:	665a      	str	r2, [r3, #100]	; 0x64
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800182c:	2200      	movs	r2, #0
 800182e:	2100      	movs	r1, #0
 8001830:	2026      	movs	r0, #38	; 0x26
 8001832:	f000 fa94 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001836:	2026      	movs	r0, #38	; 0x26
 8001838:	f000 faad 	bl	8001d96 <HAL_NVIC_EnableIRQ>
}
 800183c:	e082      	b.n	8001944 <HAL_UART_MspInit+0x2e8>
 800183e:	bf00      	nop
 8001840:	40011000 	.word	0x40011000
 8001844:	40023800 	.word	0x40023800
 8001848:	40020000 	.word	0x40020000
 800184c:	20000590 	.word	0x20000590
 8001850:	40026440 	.word	0x40026440
 8001854:	40004400 	.word	0x40004400
 8001858:	20000660 	.word	0x20000660
 800185c:	40026088 	.word	0x40026088
  else if(uartHandle->Instance==USART3)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a39      	ldr	r2, [pc, #228]	; (800194c <HAL_UART_MspInit+0x2f0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d16c      	bne.n	8001944 <HAL_UART_MspInit+0x2e8>
    __HAL_RCC_USART3_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	4b38      	ldr	r3, [pc, #224]	; (8001950 <HAL_UART_MspInit+0x2f4>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001872:	4a37      	ldr	r2, [pc, #220]	; (8001950 <HAL_UART_MspInit+0x2f4>)
 8001874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001878:	6413      	str	r3, [r2, #64]	; 0x40
 800187a:	4b35      	ldr	r3, [pc, #212]	; (8001950 <HAL_UART_MspInit+0x2f4>)
 800187c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	4b31      	ldr	r3, [pc, #196]	; (8001950 <HAL_UART_MspInit+0x2f4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a30      	ldr	r2, [pc, #192]	; (8001950 <HAL_UART_MspInit+0x2f4>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b2e      	ldr	r3, [pc, #184]	; (8001950 <HAL_UART_MspInit+0x2f4>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018a2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a8:	2302      	movs	r3, #2
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b0:	2303      	movs	r3, #3
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018b4:	2307      	movs	r3, #7
 80018b6:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b8:	f107 0320 	add.w	r3, r7, #32
 80018bc:	4619      	mov	r1, r3
 80018be:	4825      	ldr	r0, [pc, #148]	; (8001954 <HAL_UART_MspInit+0x2f8>)
 80018c0:	f000 feee 	bl	80026a0 <HAL_GPIO_Init>
    p_uart = &uart_tbl[_DEF_UART3];
 80018c4:	4b24      	ldr	r3, [pc, #144]	; (8001958 <HAL_UART_MspInit+0x2fc>)
 80018c6:	637b      	str	r3, [r7, #52]	; 0x34
    p_uart->hdma_rx.Instance = DMA1_Stream1;
 80018c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ca:	4a24      	ldr	r2, [pc, #144]	; (800195c <HAL_UART_MspInit+0x300>)
 80018cc:	62da      	str	r2, [r3, #44]	; 0x2c
    p_uart->hdma_rx.Init.Channel = DMA_CHANNEL_4;
 80018ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018d4:	631a      	str	r2, [r3, #48]	; 0x30
    p_uart->hdma_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018d8:	2200      	movs	r2, #0
 80018da:	635a      	str	r2, [r3, #52]	; 0x34
    p_uart->hdma_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018de:	2200      	movs	r2, #0
 80018e0:	639a      	str	r2, [r3, #56]	; 0x38
    p_uart->hdma_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018e8:	63da      	str	r2, [r3, #60]	; 0x3c
    p_uart->hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018ec:	2200      	movs	r2, #0
 80018ee:	641a      	str	r2, [r3, #64]	; 0x40
    p_uart->hdma_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f2:	2200      	movs	r2, #0
 80018f4:	645a      	str	r2, [r3, #68]	; 0x44
    p_uart->hdma_rx.Init.Mode = DMA_CIRCULAR;
 80018f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018fc:	649a      	str	r2, [r3, #72]	; 0x48
    p_uart->hdma_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001900:	2200      	movs	r2, #0
 8001902:	64da      	str	r2, [r3, #76]	; 0x4c
    p_uart->hdma_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001906:	2200      	movs	r2, #0
 8001908:	651a      	str	r2, [r3, #80]	; 0x50
    if (HAL_DMA_Init(&p_uart->hdma_rx) != HAL_OK)
 800190a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800190c:	332c      	adds	r3, #44	; 0x2c
 800190e:	4618      	mov	r0, r3
 8001910:	f000 fa6a 	bl	8001de8 <HAL_DMA_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <HAL_UART_MspInit+0x2c2>
      Error_Handler();
 800191a:	f000 f87f 	bl	8001a1c <Error_Handler>
    __HAL_LINKDMA(&p_uart->handle,hdmarx,p_uart->hdma_rx);
 800191e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001920:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8001924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001926:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800192a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800192c:	f103 028c 	add.w	r2, r3, #140	; 0x8c
 8001930:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001932:	665a      	str	r2, [r3, #100]	; 0x64
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001934:	2200      	movs	r2, #0
 8001936:	2100      	movs	r1, #0
 8001938:	2027      	movs	r0, #39	; 0x27
 800193a:	f000 fa10 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800193e:	2027      	movs	r0, #39	; 0x27
 8001940:	f000 fa29 	bl	8001d96 <HAL_NVIC_EnableIRQ>
}
 8001944:	bf00      	nop
 8001946:	3738      	adds	r7, #56	; 0x38
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40004800 	.word	0x40004800
 8001950:	40023800 	.word	0x40023800
 8001954:	40020400 	.word	0x40020400
 8001958:	20000730 	.word	0x20000730
 800195c:	40026028 	.word	0x40026028

08001960 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a25      	ldr	r2, [pc, #148]	; (8001a04 <HAL_UART_MspDeInit+0xa4>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d113      	bne.n	800199a <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8001972:	4b25      	ldr	r3, [pc, #148]	; (8001a08 <HAL_UART_MspDeInit+0xa8>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001976:	4a24      	ldr	r2, [pc, #144]	; (8001a08 <HAL_UART_MspDeInit+0xa8>)
 8001978:	f023 0310 	bic.w	r3, r3, #16
 800197c:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800197e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001982:	4822      	ldr	r0, [pc, #136]	; (8001a0c <HAL_UART_MspDeInit+0xac>)
 8001984:	f001 f826 	bl	80029d4 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800198c:	4618      	mov	r0, r3
 800198e:	f000 fad9 	bl	8001f44 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001992:	2025      	movs	r0, #37	; 0x25
 8001994:	f000 fa0d 	bl	8001db2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8001998:	e02f      	b.n	80019fa <HAL_UART_MspDeInit+0x9a>
  else if(uartHandle->Instance==USART2)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a1c      	ldr	r2, [pc, #112]	; (8001a10 <HAL_UART_MspDeInit+0xb0>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d112      	bne.n	80019ca <HAL_UART_MspDeInit+0x6a>
    __HAL_RCC_USART2_CLK_DISABLE();
 80019a4:	4b18      	ldr	r3, [pc, #96]	; (8001a08 <HAL_UART_MspDeInit+0xa8>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a8:	4a17      	ldr	r2, [pc, #92]	; (8001a08 <HAL_UART_MspDeInit+0xa8>)
 80019aa:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80019ae:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80019b0:	210c      	movs	r1, #12
 80019b2:	4816      	ldr	r0, [pc, #88]	; (8001a0c <HAL_UART_MspDeInit+0xac>)
 80019b4:	f001 f80e 	bl	80029d4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fac1 	bl	8001f44 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80019c2:	2026      	movs	r0, #38	; 0x26
 80019c4:	f000 f9f5 	bl	8001db2 <HAL_NVIC_DisableIRQ>
}
 80019c8:	e017      	b.n	80019fa <HAL_UART_MspDeInit+0x9a>
  else if(uartHandle->Instance==USART3)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a11      	ldr	r2, [pc, #68]	; (8001a14 <HAL_UART_MspDeInit+0xb4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d112      	bne.n	80019fa <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART3_CLK_DISABLE();
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <HAL_UART_MspDeInit+0xa8>)
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	4a0b      	ldr	r2, [pc, #44]	; (8001a08 <HAL_UART_MspDeInit+0xa8>)
 80019da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019de:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 80019e0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80019e4:	480c      	ldr	r0, [pc, #48]	; (8001a18 <HAL_UART_MspDeInit+0xb8>)
 80019e6:	f000 fff5 	bl	80029d4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ee:	4618      	mov	r0, r3
 80019f0:	f000 faa8 	bl	8001f44 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 80019f4:	2027      	movs	r0, #39	; 0x27
 80019f6:	f000 f9dc 	bl	8001db2 <HAL_NVIC_DisableIRQ>
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40011000 	.word	0x40011000
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	40004400 	.word	0x40004400
 8001a14:	40004800 	.word	0x40004800
 8001a18:	40020400 	.word	0x40020400

08001a1c <Error_Handler>:
void Error_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a20:	b672      	cpsid	i
}
 8001a22:	bf00      	nop
  __disable_irq();
  while (1)
 8001a24:	e7fe      	b.n	8001a24 <Error_Handler+0x8>

08001a26 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	af00      	add	r7, sp, #0
  bspInit();
 8001a2a:	f7fe fe4f 	bl	80006cc <bspInit>
  ledInit();
 8001a2e:	f7ff f933 	bl	8000c98 <ledInit>
  buttonInit();
 8001a32:	f7ff f8f9 	bl	8000c28 <buttonInit>
  timerInit();
 8001a36:	f7ff fa03 	bl	8000e40 <timerInit>
  swtimerInit();
 8001a3a:	f7ff f9bb 	bl	8000db4 <swtimerInit>
  //uartInit();
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
	...

08001a44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a48:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <HAL_Init+0x40>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a0d      	ldr	r2, [pc, #52]	; (8001a84 <HAL_Init+0x40>)
 8001a4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_Init+0x40>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a0a      	ldr	r2, [pc, #40]	; (8001a84 <HAL_Init+0x40>)
 8001a5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <HAL_Init+0x40>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a07      	ldr	r2, [pc, #28]	; (8001a84 <HAL_Init+0x40>)
 8001a66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	f000 f96b 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a72:	200f      	movs	r0, #15
 8001a74:	f000 f808 	bl	8001a88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a78:	f7fe ff20 	bl	80008bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a7c:	2300      	movs	r3, #0
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40023c00 	.word	0x40023c00

08001a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a90:	4b12      	ldr	r3, [pc, #72]	; (8001adc <HAL_InitTick+0x54>)
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <HAL_InitTick+0x58>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f000 f991 	bl	8001dce <HAL_SYSTICK_Config>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e00e      	b.n	8001ad4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b0f      	cmp	r3, #15
 8001aba:	d80a      	bhi.n	8001ad2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001abc:	2200      	movs	r2, #0
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac4:	f000 f94b 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac8:	4a06      	ldr	r2, [pc, #24]	; (8001ae4 <HAL_InitTick+0x5c>)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	e000      	b.n	8001ad4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000000 	.word	0x20000000
 8001ae0:	20000048 	.word	0x20000048
 8001ae4:	20000044 	.word	0x20000044

08001ae8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <HAL_IncTick+0x1c>)
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_IncTick+0x20>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	4a03      	ldr	r2, [pc, #12]	; (8001b08 <HAL_IncTick+0x20>)
 8001afa:	6013      	str	r3, [r2, #0]
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bc80      	pop	{r7}
 8001b02:	4770      	bx	lr
 8001b04:	20000048 	.word	0x20000048
 8001b08:	20000910 	.word	0x20000910

08001b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b10:	4b02      	ldr	r3, [pc, #8]	; (8001b1c <HAL_GetTick+0x10>)
 8001b12:	681b      	ldr	r3, [r3, #0]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	20000910 	.word	0x20000910

08001b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b28:	f7ff fff0 	bl	8001b0c <HAL_GetTick>
 8001b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b38:	d005      	beq.n	8001b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <HAL_Delay+0x44>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	4413      	add	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b46:	bf00      	nop
 8001b48:	f7ff ffe0 	bl	8001b0c <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d8f7      	bhi.n	8001b48 <HAL_Delay+0x28>
  {
  }
}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000048 	.word	0x20000048

08001b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <__NVIC_SetPriorityGrouping+0x44>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b7e:	68ba      	ldr	r2, [r7, #8]
 8001b80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b84:	4013      	ands	r3, r2
 8001b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b9a:	4a04      	ldr	r2, [pc, #16]	; (8001bac <__NVIC_SetPriorityGrouping+0x44>)
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	60d3      	str	r3, [r2, #12]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	e000ed00 	.word	0xe000ed00

08001bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bb4:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	0a1b      	lsrs	r3, r3, #8
 8001bba:	f003 0307 	and.w	r3, r3, #7
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	db0b      	blt.n	8001bf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	f003 021f 	and.w	r2, r3, #31
 8001be4:	4906      	ldr	r1, [pc, #24]	; (8001c00 <__NVIC_EnableIRQ+0x34>)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	095b      	lsrs	r3, r3, #5
 8001bec:	2001      	movs	r0, #1
 8001bee:	fa00 f202 	lsl.w	r2, r0, r2
 8001bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr
 8001c00:	e000e100 	.word	0xe000e100

08001c04 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	db12      	blt.n	8001c3c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c16:	79fb      	ldrb	r3, [r7, #7]
 8001c18:	f003 021f 	and.w	r2, r3, #31
 8001c1c:	490a      	ldr	r1, [pc, #40]	; (8001c48 <__NVIC_DisableIRQ+0x44>)
 8001c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c22:	095b      	lsrs	r3, r3, #5
 8001c24:	2001      	movs	r0, #1
 8001c26:	fa00 f202 	lsl.w	r2, r0, r2
 8001c2a:	3320      	adds	r3, #32
 8001c2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c30:	f3bf 8f4f 	dsb	sy
}
 8001c34:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c36:	f3bf 8f6f 	isb	sy
}
 8001c3a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000e100 	.word	0xe000e100

08001c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	db0a      	blt.n	8001c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	490c      	ldr	r1, [pc, #48]	; (8001c98 <__NVIC_SetPriority+0x4c>)
 8001c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c74:	e00a      	b.n	8001c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4908      	ldr	r1, [pc, #32]	; (8001c9c <__NVIC_SetPriority+0x50>)
 8001c7c:	79fb      	ldrb	r3, [r7, #7]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	3b04      	subs	r3, #4
 8001c84:	0112      	lsls	r2, r2, #4
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	440b      	add	r3, r1
 8001c8a:	761a      	strb	r2, [r3, #24]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	e000e100 	.word	0xe000e100
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	; 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	bf28      	it	cs
 8001cbe:	2304      	movcs	r3, #4
 8001cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d902      	bls.n	8001cd0 <NVIC_EncodePriority+0x30>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3b03      	subs	r3, #3
 8001cce:	e000      	b.n	8001cd2 <NVIC_EncodePriority+0x32>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	4313      	orrs	r3, r2
         );
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3724      	adds	r7, #36	; 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295
 8001d28:	f7ff ff90 	bl	8001c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff09 	bl	8001b68 <__NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff1e 	bl	8001bb0 <__NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff90 	bl	8001ca0 <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5f 	bl	8001c4c <__NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff11 	bl	8001bcc <__NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	4603      	mov	r3, r0
 8001dba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff1f 	bl	8001c04 <__NVIC_DisableIRQ>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff ff94 	bl	8001d04 <SysTick_Config>
 8001ddc:	4603      	mov	r3, r0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001df4:	f7ff fe8a 	bl	8001b0c <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e099      	b.n	8001f38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2202      	movs	r2, #2
 8001e08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e24:	e00f      	b.n	8001e46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e26:	f7ff fe71 	bl	8001b0c <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b05      	cmp	r3, #5
 8001e32:	d908      	bls.n	8001e46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2220      	movs	r2, #32
 8001e38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2203      	movs	r2, #3
 8001e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e078      	b.n	8001f38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d1e8      	bne.n	8001e26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	4b38      	ldr	r3, [pc, #224]	; (8001f40 <HAL_DMA_Init+0x158>)
 8001e60:	4013      	ands	r3, r2
 8001e62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685a      	ldr	r2, [r3, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a1b      	ldr	r3, [r3, #32]
 8001e90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001e92:	697a      	ldr	r2, [r7, #20]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e9c:	2b04      	cmp	r3, #4
 8001e9e:	d107      	bne.n	8001eb0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	697a      	ldr	r2, [r7, #20]
 8001eb6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	695b      	ldr	r3, [r3, #20]
 8001ebe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	f023 0307 	bic.w	r3, r3, #7
 8001ec6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	d117      	bne.n	8001f0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00e      	beq.n	8001f0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 fb5d 	bl	80025ac <DMA_CheckFifoParam>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d008      	beq.n	8001f0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2240      	movs	r2, #64	; 0x40
 8001efc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001f06:	2301      	movs	r3, #1
 8001f08:	e016      	b.n	8001f38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 fb16 	bl	8002544 <DMA_CalcBaseAndBitshift>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f20:	223f      	movs	r2, #63	; 0x3f
 8001f22:	409a      	lsls	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2201      	movs	r2, #1
 8001f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3718      	adds	r7, #24
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	f010803f 	.word	0xf010803f

08001f44 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001f52:	2301      	movs	r3, #1
 8001f54:	e050      	b.n	8001ff8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d101      	bne.n	8001f66 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001f62:	2302      	movs	r3, #2
 8001f64:	e048      	b.n	8001ff8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f022 0201 	bic.w	r2, r2, #1
 8001f74:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2200      	movs	r2, #0
 8001f84:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2200      	movs	r2, #0
 8001f94:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2221      	movs	r2, #33	; 0x21
 8001fa4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f000 facc 	bl	8002544 <DMA_CalcBaseAndBitshift>
 8001fac:	4603      	mov	r3, r0
 8001fae:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fd8:	223f      	movs	r2, #63	; 0x3f
 8001fda:	409a      	lsls	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001ff6:	2300      	movs	r3, #0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
 800200c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800200e:	2300      	movs	r3, #0
 8002010:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002016:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800201e:	2b01      	cmp	r3, #1
 8002020:	d101      	bne.n	8002026 <HAL_DMA_Start_IT+0x26>
 8002022:	2302      	movs	r3, #2
 8002024:	e040      	b.n	80020a8 <HAL_DMA_Start_IT+0xa8>
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b01      	cmp	r3, #1
 8002038:	d12f      	bne.n	800209a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2202      	movs	r2, #2
 800203e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	68f8      	ldr	r0, [r7, #12]
 8002050:	f000 fa4a 	bl	80024e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002058:	223f      	movs	r2, #63	; 0x3f
 800205a:	409a      	lsls	r2, r3
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0216 	orr.w	r2, r2, #22
 800206e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0208 	orr.w	r2, r2, #8
 8002086:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	e005      	b.n	80020a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020a2:	2302      	movs	r3, #2
 80020a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3718      	adds	r7, #24
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80020be:	f7ff fd25 	bl	8001b0c <HAL_GetTick>
 80020c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d008      	beq.n	80020e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2280      	movs	r2, #128	; 0x80
 80020d4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e052      	b.n	8002188 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0216 	bic.w	r2, r2, #22
 80020f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695a      	ldr	r2, [r3, #20]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002100:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	2b00      	cmp	r3, #0
 8002108:	d103      	bne.n	8002112 <HAL_DMA_Abort+0x62>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800210e:	2b00      	cmp	r3, #0
 8002110:	d007      	beq.n	8002122 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 0208 	bic.w	r2, r2, #8
 8002120:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f022 0201 	bic.w	r2, r2, #1
 8002130:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002132:	e013      	b.n	800215c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002134:	f7ff fcea 	bl	8001b0c <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b05      	cmp	r3, #5
 8002140:	d90c      	bls.n	800215c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2220      	movs	r2, #32
 8002146:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2203      	movs	r2, #3
 800214c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e015      	b.n	8002188 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b00      	cmp	r3, #0
 8002168:	d1e4      	bne.n	8002134 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800216e:	223f      	movs	r2, #63	; 0x3f
 8002170:	409a      	lsls	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d004      	beq.n	80021ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2280      	movs	r2, #128	; 0x80
 80021a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e00c      	b.n	80021c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2205      	movs	r2, #5
 80021b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f022 0201 	bic.w	r2, r2, #1
 80021c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bc80      	pop	{r7}
 80021d0:	4770      	bx	lr
	...

080021d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021dc:	2300      	movs	r3, #0
 80021de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021e0:	4b8e      	ldr	r3, [pc, #568]	; (800241c <HAL_DMA_IRQHandler+0x248>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a8e      	ldr	r2, [pc, #568]	; (8002420 <HAL_DMA_IRQHandler+0x24c>)
 80021e6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ea:	0a9b      	lsrs	r3, r3, #10
 80021ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fe:	2208      	movs	r2, #8
 8002200:	409a      	lsls	r2, r3
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4013      	ands	r3, r2
 8002206:	2b00      	cmp	r3, #0
 8002208:	d01a      	beq.n	8002240 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0304 	and.w	r3, r3, #4
 8002214:	2b00      	cmp	r3, #0
 8002216:	d013      	beq.n	8002240 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f022 0204 	bic.w	r2, r2, #4
 8002226:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800222c:	2208      	movs	r2, #8
 800222e:	409a      	lsls	r2, r3
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002238:	f043 0201 	orr.w	r2, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002244:	2201      	movs	r2, #1
 8002246:	409a      	lsls	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	4013      	ands	r3, r2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d012      	beq.n	8002276 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00b      	beq.n	8002276 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002262:	2201      	movs	r2, #1
 8002264:	409a      	lsls	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800226e:	f043 0202 	orr.w	r2, r3, #2
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800227a:	2204      	movs	r2, #4
 800227c:	409a      	lsls	r2, r3
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4013      	ands	r3, r2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d012      	beq.n	80022ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0302 	and.w	r3, r3, #2
 8002290:	2b00      	cmp	r3, #0
 8002292:	d00b      	beq.n	80022ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002298:	2204      	movs	r2, #4
 800229a:	409a      	lsls	r2, r3
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a4:	f043 0204 	orr.w	r2, r3, #4
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b0:	2210      	movs	r2, #16
 80022b2:	409a      	lsls	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	4013      	ands	r3, r2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d043      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0308 	and.w	r3, r3, #8
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d03c      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ce:	2210      	movs	r2, #16
 80022d0:	409a      	lsls	r2, r3
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d018      	beq.n	8002316 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d108      	bne.n	8002304 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d024      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	4798      	blx	r3
 8002302:	e01f      	b.n	8002344 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002308:	2b00      	cmp	r3, #0
 800230a:	d01b      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	4798      	blx	r3
 8002314:	e016      	b.n	8002344 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d107      	bne.n	8002334 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f022 0208 	bic.w	r2, r2, #8
 8002332:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002348:	2220      	movs	r2, #32
 800234a:	409a      	lsls	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4013      	ands	r3, r2
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 808f 	beq.w	8002474 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0310 	and.w	r3, r3, #16
 8002360:	2b00      	cmp	r3, #0
 8002362:	f000 8087 	beq.w	8002474 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800236a:	2220      	movs	r2, #32
 800236c:	409a      	lsls	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b05      	cmp	r3, #5
 800237c:	d136      	bne.n	80023ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f022 0216 	bic.w	r2, r2, #22
 800238c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	695a      	ldr	r2, [r3, #20]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800239c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d103      	bne.n	80023ae <HAL_DMA_IRQHandler+0x1da>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d007      	beq.n	80023be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0208 	bic.w	r2, r2, #8
 80023bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c2:	223f      	movs	r2, #63	; 0x3f
 80023c4:	409a      	lsls	r2, r3
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2201      	movs	r2, #1
 80023ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d07e      	beq.n	80024e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	4798      	blx	r3
        }
        return;
 80023ea:	e079      	b.n	80024e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d01d      	beq.n	8002436 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240c:	2b00      	cmp	r3, #0
 800240e:	d031      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4798      	blx	r3
 8002418:	e02c      	b.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
 800241a:	bf00      	nop
 800241c:	20000000 	.word	0x20000000
 8002420:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d023      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	4798      	blx	r3
 8002434:	e01e      	b.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002440:	2b00      	cmp	r3, #0
 8002442:	d10f      	bne.n	8002464 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f022 0210 	bic.w	r2, r2, #16
 8002452:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2201      	movs	r2, #1
 8002458:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002478:	2b00      	cmp	r3, #0
 800247a:	d032      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002480:	f003 0301 	and.w	r3, r3, #1
 8002484:	2b00      	cmp	r3, #0
 8002486:	d022      	beq.n	80024ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2205      	movs	r2, #5
 800248c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f022 0201 	bic.w	r2, r2, #1
 800249e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	3301      	adds	r3, #1
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	697a      	ldr	r2, [r7, #20]
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d307      	bcc.n	80024bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f2      	bne.n	80024a0 <HAL_DMA_IRQHandler+0x2cc>
 80024ba:	e000      	b.n	80024be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2201      	movs	r2, #1
 80024c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d005      	beq.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	4798      	blx	r3
 80024de:	e000      	b.n	80024e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80024e0:	bf00      	nop
    }
  }
}
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
 80024f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002504:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2b40      	cmp	r3, #64	; 0x40
 8002514:	d108      	bne.n	8002528 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002526:	e007      	b.n	8002538 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68ba      	ldr	r2, [r7, #8]
 800252e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	60da      	str	r2, [r3, #12]
}
 8002538:	bf00      	nop
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr
	...

08002544 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	3b10      	subs	r3, #16
 8002554:	4a13      	ldr	r2, [pc, #76]	; (80025a4 <DMA_CalcBaseAndBitshift+0x60>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	091b      	lsrs	r3, r3, #4
 800255c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800255e:	4a12      	ldr	r2, [pc, #72]	; (80025a8 <DMA_CalcBaseAndBitshift+0x64>)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	4413      	add	r3, r2
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2b03      	cmp	r3, #3
 8002570:	d909      	bls.n	8002586 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800257a:	f023 0303 	bic.w	r3, r3, #3
 800257e:	1d1a      	adds	r2, r3, #4
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	659a      	str	r2, [r3, #88]	; 0x58
 8002584:	e007      	b.n	8002596 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800258e:	f023 0303 	bic.w	r3, r3, #3
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800259a:	4618      	mov	r0, r3
 800259c:	3714      	adds	r7, #20
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr
 80025a4:	aaaaaaab 	.word	0xaaaaaaab
 80025a8:	0800ae14 	.word	0x0800ae14

080025ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d11f      	bne.n	8002606 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	2b03      	cmp	r3, #3
 80025ca:	d856      	bhi.n	800267a <DMA_CheckFifoParam+0xce>
 80025cc:	a201      	add	r2, pc, #4	; (adr r2, 80025d4 <DMA_CheckFifoParam+0x28>)
 80025ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d2:	bf00      	nop
 80025d4:	080025e5 	.word	0x080025e5
 80025d8:	080025f7 	.word	0x080025f7
 80025dc:	080025e5 	.word	0x080025e5
 80025e0:	0800267b 	.word	0x0800267b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d046      	beq.n	800267e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025f4:	e043      	b.n	800267e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80025fe:	d140      	bne.n	8002682 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002604:	e03d      	b.n	8002682 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800260e:	d121      	bne.n	8002654 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b03      	cmp	r3, #3
 8002614:	d837      	bhi.n	8002686 <DMA_CheckFifoParam+0xda>
 8002616:	a201      	add	r2, pc, #4	; (adr r2, 800261c <DMA_CheckFifoParam+0x70>)
 8002618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800261c:	0800262d 	.word	0x0800262d
 8002620:	08002633 	.word	0x08002633
 8002624:	0800262d 	.word	0x0800262d
 8002628:	08002645 	.word	0x08002645
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	73fb      	strb	r3, [r7, #15]
      break;
 8002630:	e030      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002636:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d025      	beq.n	800268a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002642:	e022      	b.n	800268a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800264c:	d11f      	bne.n	800268e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002652:	e01c      	b.n	800268e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	2b02      	cmp	r3, #2
 8002658:	d903      	bls.n	8002662 <DMA_CheckFifoParam+0xb6>
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	2b03      	cmp	r3, #3
 800265e:	d003      	beq.n	8002668 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002660:	e018      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	73fb      	strb	r3, [r7, #15]
      break;
 8002666:	e015      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00e      	beq.n	8002692 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
      break;
 8002678:	e00b      	b.n	8002692 <DMA_CheckFifoParam+0xe6>
      break;
 800267a:	bf00      	nop
 800267c:	e00a      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 800267e:	bf00      	nop
 8002680:	e008      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 8002682:	bf00      	nop
 8002684:	e006      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 8002686:	bf00      	nop
 8002688:	e004      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 800268a:	bf00      	nop
 800268c:	e002      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;   
 800268e:	bf00      	nop
 8002690:	e000      	b.n	8002694 <DMA_CheckFifoParam+0xe8>
      break;
 8002692:	bf00      	nop
    }
  } 
  
  return status; 
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b089      	sub	sp, #36	; 0x24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026b6:	2300      	movs	r3, #0
 80026b8:	61fb      	str	r3, [r7, #28]
 80026ba:	e16b      	b.n	8002994 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026bc:	2201      	movs	r2, #1
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	697a      	ldr	r2, [r7, #20]
 80026cc:	4013      	ands	r3, r2
 80026ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026d0:	693a      	ldr	r2, [r7, #16]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	f040 815a 	bne.w	800298e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	f003 0303 	and.w	r3, r3, #3
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d005      	beq.n	80026f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d130      	bne.n	8002754 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	2203      	movs	r2, #3
 80026fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002702:	43db      	mvns	r3, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4013      	ands	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	68da      	ldr	r2, [r3, #12]
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	fa02 f303 	lsl.w	r3, r2, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4313      	orrs	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002728:	2201      	movs	r2, #1
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	4013      	ands	r3, r2
 8002736:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	091b      	lsrs	r3, r3, #4
 800273e:	f003 0201 	and.w	r2, r3, #1
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	4313      	orrs	r3, r2
 800274c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	2b03      	cmp	r3, #3
 800275e:	d017      	beq.n	8002790 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	2203      	movs	r2, #3
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	69ba      	ldr	r2, [r7, #24]
 8002774:	4013      	ands	r3, r2
 8002776:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	689a      	ldr	r2, [r3, #8]
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4313      	orrs	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0303 	and.w	r3, r3, #3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d123      	bne.n	80027e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	08da      	lsrs	r2, r3, #3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3208      	adds	r2, #8
 80027a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	f003 0307 	and.w	r3, r3, #7
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	220f      	movs	r2, #15
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	691a      	ldr	r2, [r3, #16]
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	08da      	lsrs	r2, r3, #3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	3208      	adds	r2, #8
 80027de:	69b9      	ldr	r1, [r7, #24]
 80027e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	2203      	movs	r2, #3
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	4013      	ands	r3, r2
 80027fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f003 0203 	and.w	r2, r3, #3
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4313      	orrs	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80b4 	beq.w	800298e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	4b5f      	ldr	r3, [pc, #380]	; (80029a8 <HAL_GPIO_Init+0x308>)
 800282c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282e:	4a5e      	ldr	r2, [pc, #376]	; (80029a8 <HAL_GPIO_Init+0x308>)
 8002830:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002834:	6453      	str	r3, [r2, #68]	; 0x44
 8002836:	4b5c      	ldr	r3, [pc, #368]	; (80029a8 <HAL_GPIO_Init+0x308>)
 8002838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002842:	4a5a      	ldr	r2, [pc, #360]	; (80029ac <HAL_GPIO_Init+0x30c>)
 8002844:	69fb      	ldr	r3, [r7, #28]
 8002846:	089b      	lsrs	r3, r3, #2
 8002848:	3302      	adds	r3, #2
 800284a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800284e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	220f      	movs	r2, #15
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	43db      	mvns	r3, r3
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	4013      	ands	r3, r2
 8002864:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a51      	ldr	r2, [pc, #324]	; (80029b0 <HAL_GPIO_Init+0x310>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d02b      	beq.n	80028c6 <HAL_GPIO_Init+0x226>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a50      	ldr	r2, [pc, #320]	; (80029b4 <HAL_GPIO_Init+0x314>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d025      	beq.n	80028c2 <HAL_GPIO_Init+0x222>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a4f      	ldr	r2, [pc, #316]	; (80029b8 <HAL_GPIO_Init+0x318>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d01f      	beq.n	80028be <HAL_GPIO_Init+0x21e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a4e      	ldr	r2, [pc, #312]	; (80029bc <HAL_GPIO_Init+0x31c>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d019      	beq.n	80028ba <HAL_GPIO_Init+0x21a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a4d      	ldr	r2, [pc, #308]	; (80029c0 <HAL_GPIO_Init+0x320>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d013      	beq.n	80028b6 <HAL_GPIO_Init+0x216>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a4c      	ldr	r2, [pc, #304]	; (80029c4 <HAL_GPIO_Init+0x324>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d00d      	beq.n	80028b2 <HAL_GPIO_Init+0x212>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a4b      	ldr	r2, [pc, #300]	; (80029c8 <HAL_GPIO_Init+0x328>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d007      	beq.n	80028ae <HAL_GPIO_Init+0x20e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a4a      	ldr	r2, [pc, #296]	; (80029cc <HAL_GPIO_Init+0x32c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d101      	bne.n	80028aa <HAL_GPIO_Init+0x20a>
 80028a6:	2307      	movs	r3, #7
 80028a8:	e00e      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028aa:	2308      	movs	r3, #8
 80028ac:	e00c      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028ae:	2306      	movs	r3, #6
 80028b0:	e00a      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028b2:	2305      	movs	r3, #5
 80028b4:	e008      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028b6:	2304      	movs	r3, #4
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028ba:	2303      	movs	r3, #3
 80028bc:	e004      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028be:	2302      	movs	r3, #2
 80028c0:	e002      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <HAL_GPIO_Init+0x228>
 80028c6:	2300      	movs	r3, #0
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f002 0203 	and.w	r2, r2, #3
 80028ce:	0092      	lsls	r2, r2, #2
 80028d0:	4093      	lsls	r3, r2
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028d8:	4934      	ldr	r1, [pc, #208]	; (80029ac <HAL_GPIO_Init+0x30c>)
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028e6:	4b3a      	ldr	r3, [pc, #232]	; (80029d0 <HAL_GPIO_Init+0x330>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800290a:	4a31      	ldr	r2, [pc, #196]	; (80029d0 <HAL_GPIO_Init+0x330>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002910:	4b2f      	ldr	r3, [pc, #188]	; (80029d0 <HAL_GPIO_Init+0x330>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002934:	4a26      	ldr	r2, [pc, #152]	; (80029d0 <HAL_GPIO_Init+0x330>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800293a:	4b25      	ldr	r3, [pc, #148]	; (80029d0 <HAL_GPIO_Init+0x330>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800295e:	4a1c      	ldr	r2, [pc, #112]	; (80029d0 <HAL_GPIO_Init+0x330>)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002964:	4b1a      	ldr	r3, [pc, #104]	; (80029d0 <HAL_GPIO_Init+0x330>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002988:	4a11      	ldr	r2, [pc, #68]	; (80029d0 <HAL_GPIO_Init+0x330>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3301      	adds	r3, #1
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	2b0f      	cmp	r3, #15
 8002998:	f67f ae90 	bls.w	80026bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	3724      	adds	r7, #36	; 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr
 80029a8:	40023800 	.word	0x40023800
 80029ac:	40013800 	.word	0x40013800
 80029b0:	40020000 	.word	0x40020000
 80029b4:	40020400 	.word	0x40020400
 80029b8:	40020800 	.word	0x40020800
 80029bc:	40020c00 	.word	0x40020c00
 80029c0:	40021000 	.word	0x40021000
 80029c4:	40021400 	.word	0x40021400
 80029c8:	40021800 	.word	0x40021800
 80029cc:	40021c00 	.word	0x40021c00
 80029d0:	40013c00 	.word	0x40013c00

080029d4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80029e2:	2300      	movs	r3, #0
 80029e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ea:	2300      	movs	r3, #0
 80029ec:	617b      	str	r3, [r7, #20]
 80029ee:	e0cd      	b.n	8002b8c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029f0:	2201      	movs	r2, #1
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	f040 80bd 	bne.w	8002b86 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a0c:	4a64      	ldr	r2, [pc, #400]	; (8002ba0 <HAL_GPIO_DeInit+0x1cc>)
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	089b      	lsrs	r3, r3, #2
 8002a12:	3302      	adds	r3, #2
 8002a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a18:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	f003 0303 	and.w	r3, r3, #3
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	220f      	movs	r2, #15
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a5c      	ldr	r2, [pc, #368]	; (8002ba4 <HAL_GPIO_DeInit+0x1d0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d02b      	beq.n	8002a8e <HAL_GPIO_DeInit+0xba>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a5b      	ldr	r2, [pc, #364]	; (8002ba8 <HAL_GPIO_DeInit+0x1d4>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d025      	beq.n	8002a8a <HAL_GPIO_DeInit+0xb6>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a5a      	ldr	r2, [pc, #360]	; (8002bac <HAL_GPIO_DeInit+0x1d8>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d01f      	beq.n	8002a86 <HAL_GPIO_DeInit+0xb2>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a59      	ldr	r2, [pc, #356]	; (8002bb0 <HAL_GPIO_DeInit+0x1dc>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d019      	beq.n	8002a82 <HAL_GPIO_DeInit+0xae>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a58      	ldr	r2, [pc, #352]	; (8002bb4 <HAL_GPIO_DeInit+0x1e0>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d013      	beq.n	8002a7e <HAL_GPIO_DeInit+0xaa>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a57      	ldr	r2, [pc, #348]	; (8002bb8 <HAL_GPIO_DeInit+0x1e4>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d00d      	beq.n	8002a7a <HAL_GPIO_DeInit+0xa6>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a56      	ldr	r2, [pc, #344]	; (8002bbc <HAL_GPIO_DeInit+0x1e8>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d007      	beq.n	8002a76 <HAL_GPIO_DeInit+0xa2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a55      	ldr	r2, [pc, #340]	; (8002bc0 <HAL_GPIO_DeInit+0x1ec>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d101      	bne.n	8002a72 <HAL_GPIO_DeInit+0x9e>
 8002a6e:	2307      	movs	r3, #7
 8002a70:	e00e      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a72:	2308      	movs	r3, #8
 8002a74:	e00c      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a76:	2306      	movs	r3, #6
 8002a78:	e00a      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a7a:	2305      	movs	r3, #5
 8002a7c:	e008      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a7e:	2304      	movs	r3, #4
 8002a80:	e006      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a82:	2303      	movs	r3, #3
 8002a84:	e004      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e002      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <HAL_GPIO_DeInit+0xbc>
 8002a8e:	2300      	movs	r3, #0
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	f002 0203 	and.w	r2, r2, #3
 8002a96:	0092      	lsls	r2, r2, #2
 8002a98:	4093      	lsls	r3, r2
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d132      	bne.n	8002b06 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002aa0:	4b48      	ldr	r3, [pc, #288]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	4946      	ldr	r1, [pc, #280]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002aae:	4b45      	ldr	r3, [pc, #276]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	4943      	ldr	r1, [pc, #268]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002ab8:	4013      	ands	r3, r2
 8002aba:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002abc:	4b41      	ldr	r3, [pc, #260]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	493f      	ldr	r1, [pc, #252]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002aca:	4b3e      	ldr	r3, [pc, #248]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002acc:	689a      	ldr	r2, [r3, #8]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	493c      	ldr	r1, [pc, #240]	; (8002bc4 <HAL_GPIO_DeInit+0x1f0>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	f003 0303 	and.w	r3, r3, #3
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	220f      	movs	r2, #15
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002ae8:	4a2d      	ldr	r2, [pc, #180]	; (8002ba0 <HAL_GPIO_DeInit+0x1cc>)
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	089b      	lsrs	r3, r3, #2
 8002aee:	3302      	adds	r3, #2
 8002af0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	43da      	mvns	r2, r3
 8002af8:	4829      	ldr	r0, [pc, #164]	; (8002ba0 <HAL_GPIO_DeInit+0x1cc>)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	089b      	lsrs	r3, r3, #2
 8002afe:	400a      	ands	r2, r1
 8002b00:	3302      	adds	r3, #2
 8002b02:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	005b      	lsls	r3, r3, #1
 8002b0e:	2103      	movs	r1, #3
 8002b10:	fa01 f303 	lsl.w	r3, r1, r3
 8002b14:	43db      	mvns	r3, r3
 8002b16:	401a      	ands	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	08da      	lsrs	r2, r3, #3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3208      	adds	r2, #8
 8002b24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	220f      	movs	r2, #15
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	08d2      	lsrs	r2, r2, #3
 8002b3c:	4019      	ands	r1, r3
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3208      	adds	r2, #8
 8002b42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68da      	ldr	r2, [r3, #12]
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	2103      	movs	r1, #3
 8002b50:	fa01 f303 	lsl.w	r3, r1, r3
 8002b54:	43db      	mvns	r3, r3
 8002b56:	401a      	ands	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	2101      	movs	r1, #1
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	fa01 f303 	lsl.w	r3, r1, r3
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	401a      	ands	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	2103      	movs	r1, #3
 8002b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	401a      	ands	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	617b      	str	r3, [r7, #20]
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	2b0f      	cmp	r3, #15
 8002b90:	f67f af2e 	bls.w	80029f0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002b94:	bf00      	nop
 8002b96:	bf00      	nop
 8002b98:	371c      	adds	r7, #28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	40013800 	.word	0x40013800
 8002ba4:	40020000 	.word	0x40020000
 8002ba8:	40020400 	.word	0x40020400
 8002bac:	40020800 	.word	0x40020800
 8002bb0:	40020c00 	.word	0x40020c00
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40021400 	.word	0x40021400
 8002bbc:	40021800 	.word	0x40021800
 8002bc0:	40021c00 	.word	0x40021c00
 8002bc4:	40013c00 	.word	0x40013c00

08002bc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	807b      	strh	r3, [r7, #2]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bd8:	787b      	ldrb	r3, [r7, #1]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bde:	887a      	ldrh	r2, [r7, #2]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002be4:	e003      	b.n	8002bee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002be6:	887b      	ldrh	r3, [r7, #2]
 8002be8:	041a      	lsls	r2, r3, #16
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	619a      	str	r2, [r3, #24]
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr

08002bf8 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c0a:	887a      	ldrh	r2, [r7, #2]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	041a      	lsls	r2, r3, #16
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	43d9      	mvns	r1, r3
 8002c16:	887b      	ldrh	r3, [r7, #2]
 8002c18:	400b      	ands	r3, r1
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	619a      	str	r2, [r3, #24]
}
 8002c20:	bf00      	nop
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr

08002c2a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c2c:	b08f      	sub	sp, #60	; 0x3c
 8002c2e:	af0a      	add	r7, sp, #40	; 0x28
 8002c30:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e10f      	b.n	8002e5c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002c48:	b2db      	uxtb	r3, r3
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d106      	bne.n	8002c5c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f007 f856 	bl	8009d08 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2203      	movs	r2, #3
 8002c60:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d102      	bne.n	8002c76 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f003 fa5a 	bl	8006134 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	603b      	str	r3, [r7, #0]
 8002c86:	687e      	ldr	r6, [r7, #4]
 8002c88:	466d      	mov	r5, sp
 8002c8a:	f106 0410 	add.w	r4, r6, #16
 8002c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c96:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c9a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c9e:	1d33      	adds	r3, r6, #4
 8002ca0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ca2:	6838      	ldr	r0, [r7, #0]
 8002ca4:	f003 f932 	bl	8005f0c <USB_CoreInit>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d005      	beq.n	8002cba <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e0d0      	b.n	8002e5c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f003 fa47 	bl	8006154 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	73fb      	strb	r3, [r7, #15]
 8002cca:	e04a      	b.n	8002d62 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ccc:	7bfa      	ldrb	r2, [r7, #15]
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	00db      	lsls	r3, r3, #3
 8002cd4:	4413      	add	r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	333d      	adds	r3, #61	; 0x3d
 8002cdc:	2201      	movs	r2, #1
 8002cde:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ce0:	7bfa      	ldrb	r2, [r7, #15]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4413      	add	r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	333c      	adds	r3, #60	; 0x3c
 8002cf0:	7bfa      	ldrb	r2, [r7, #15]
 8002cf2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002cf4:	7bfa      	ldrb	r2, [r7, #15]
 8002cf6:	7bfb      	ldrb	r3, [r7, #15]
 8002cf8:	b298      	uxth	r0, r3
 8002cfa:	6879      	ldr	r1, [r7, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	00db      	lsls	r3, r3, #3
 8002d00:	4413      	add	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	3344      	adds	r3, #68	; 0x44
 8002d08:	4602      	mov	r2, r0
 8002d0a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d0c:	7bfa      	ldrb	r2, [r7, #15]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	00db      	lsls	r3, r3, #3
 8002d14:	4413      	add	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	3340      	adds	r3, #64	; 0x40
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d20:	7bfa      	ldrb	r2, [r7, #15]
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4413      	add	r3, r2
 8002d2a:	009b      	lsls	r3, r3, #2
 8002d2c:	440b      	add	r3, r1
 8002d2e:	3348      	adds	r3, #72	; 0x48
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d34:	7bfa      	ldrb	r2, [r7, #15]
 8002d36:	6879      	ldr	r1, [r7, #4]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	334c      	adds	r3, #76	; 0x4c
 8002d44:	2200      	movs	r2, #0
 8002d46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	6879      	ldr	r1, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	00db      	lsls	r3, r3, #3
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	3354      	adds	r3, #84	; 0x54
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	73fb      	strb	r3, [r7, #15]
 8002d62:	7bfa      	ldrb	r2, [r7, #15]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d3af      	bcc.n	8002ccc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	73fb      	strb	r3, [r7, #15]
 8002d70:	e044      	b.n	8002dfc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d72:	7bfa      	ldrb	r2, [r7, #15]
 8002d74:	6879      	ldr	r1, [r7, #4]
 8002d76:	4613      	mov	r3, r2
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	440b      	add	r3, r1
 8002d80:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002d88:	7bfa      	ldrb	r2, [r7, #15]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002d9a:	7bfa      	ldrb	r2, [r7, #15]
 8002d9c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002d9e:	7bfa      	ldrb	r2, [r7, #15]
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	4613      	mov	r3, r2
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	4413      	add	r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	440b      	add	r3, r1
 8002dac:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002db4:	7bfa      	ldrb	r2, [r7, #15]
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002dca:	7bfa      	ldrb	r2, [r7, #15]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	00db      	lsls	r3, r3, #3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002de0:	7bfa      	ldrb	r2, [r7, #15]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002df2:	2200      	movs	r2, #0
 8002df4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	73fb      	strb	r3, [r7, #15]
 8002dfc:	7bfa      	ldrb	r2, [r7, #15]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	d3b5      	bcc.n	8002d72 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	603b      	str	r3, [r7, #0]
 8002e0c:	687e      	ldr	r6, [r7, #4]
 8002e0e:	466d      	mov	r5, sp
 8002e10:	f106 0410 	add.w	r4, r6, #16
 8002e14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e20:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e24:	1d33      	adds	r3, r6, #4
 8002e26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e28:	6838      	ldr	r0, [r7, #0]
 8002e2a:	f003 f9df 	bl	80061ec <USB_DevInit>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d005      	beq.n	8002e40 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e00d      	b.n	8002e5c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f004 fb22 	bl	800749e <USB_DevDisconnect>

  return HAL_OK;
 8002e5a:	2300      	movs	r3, #0
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e64 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_PCD_Start+0x1c>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e020      	b.n	8002ec2 <HAL_PCD_Start+0x5e>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d109      	bne.n	8002ea4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d005      	beq.n	8002ea4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f003 f933 	bl	8006114 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f004 fad3 	bl	800745e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002eca:	b590      	push	{r4, r7, lr}
 8002ecc:	b08d      	sub	sp, #52	; 0x34
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ed8:	6a3b      	ldr	r3, [r7, #32]
 8002eda:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f004 fb8a 	bl	80075fa <USB_GetMode>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	f040 848a 	bne.w	8003802 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f004 faf3 	bl	80074de <USB_ReadInterrupts>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 8480 	beq.w	8003800 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	0a1b      	lsrs	r3, r3, #8
 8002f0a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f004 fae0 	bl	80074de <USB_ReadInterrupts>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d107      	bne.n	8002f38 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	695a      	ldr	r2, [r3, #20]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f002 0202 	and.w	r2, r2, #2
 8002f36:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f004 face 	bl	80074de <USB_ReadInterrupts>
 8002f42:	4603      	mov	r3, r0
 8002f44:	f003 0310 	and.w	r3, r3, #16
 8002f48:	2b10      	cmp	r3, #16
 8002f4a:	d161      	bne.n	8003010 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 0210 	bic.w	r2, r2, #16
 8002f5a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002f5c:	6a3b      	ldr	r3, [r7, #32]
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	f003 020f 	and.w	r2, r3, #15
 8002f68:	4613      	mov	r3, r2
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	4413      	add	r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	3304      	adds	r3, #4
 8002f7a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	0c5b      	lsrs	r3, r3, #17
 8002f80:	f003 030f 	and.w	r3, r3, #15
 8002f84:	2b02      	cmp	r3, #2
 8002f86:	d124      	bne.n	8002fd2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002f8e:	4013      	ands	r3, r2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d035      	beq.n	8003000 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	091b      	lsrs	r3, r3, #4
 8002f9c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002f9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	6a38      	ldr	r0, [r7, #32]
 8002fa8:	f004 f90b 	bl	80071c2 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	091b      	lsrs	r3, r3, #4
 8002fb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fb8:	441a      	add	r2, r3
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	6a1a      	ldr	r2, [r3, #32]
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	091b      	lsrs	r3, r3, #4
 8002fc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002fca:	441a      	add	r2, r3
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	621a      	str	r2, [r3, #32]
 8002fd0:	e016      	b.n	8003000 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	0c5b      	lsrs	r3, r3, #17
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	2b06      	cmp	r3, #6
 8002fdc:	d110      	bne.n	8003000 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002fe4:	2208      	movs	r2, #8
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	6a38      	ldr	r0, [r7, #32]
 8002fea:	f004 f8ea 	bl	80071c2 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	6a1a      	ldr	r2, [r3, #32]
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	091b      	lsrs	r3, r3, #4
 8002ff6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ffa:	441a      	add	r2, r3
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0210 	orr.w	r2, r2, #16
 800300e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f004 fa62 	bl	80074de <USB_ReadInterrupts>
 800301a:	4603      	mov	r3, r0
 800301c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003020:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003024:	f040 80a7 	bne.w	8003176 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f004 fa66 	bl	8007502 <USB_ReadDevAllOutEpInterrupt>
 8003036:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003038:	e099      	b.n	800316e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800303a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800303c:	f003 0301 	and.w	r3, r3, #1
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 808e 	beq.w	8003162 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	4611      	mov	r1, r2
 8003050:	4618      	mov	r0, r3
 8003052:	f004 fa88 	bl	8007566 <USB_ReadDevOutEPInterrupt>
 8003056:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00c      	beq.n	800307c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003064:	015a      	lsls	r2, r3, #5
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	4413      	add	r3, r2
 800306a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800306e:	461a      	mov	r2, r3
 8003070:	2301      	movs	r3, #1
 8003072:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003074:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f000 fec2 	bl	8003e00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00c      	beq.n	80030a0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003088:	015a      	lsls	r2, r3, #5
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	4413      	add	r3, r2
 800308e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003092:	461a      	mov	r2, r3
 8003094:	2308      	movs	r3, #8
 8003096:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003098:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	f000 ff98 	bl	8003fd0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	f003 0310 	and.w	r3, r3, #16
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d008      	beq.n	80030bc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	015a      	lsls	r2, r3, #5
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	4413      	add	r3, r2
 80030b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030b6:	461a      	mov	r2, r3
 80030b8:	2310      	movs	r3, #16
 80030ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d030      	beq.n	8003128 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80030c6:	6a3b      	ldr	r3, [r7, #32]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ce:	2b80      	cmp	r3, #128	; 0x80
 80030d0:	d109      	bne.n	80030e6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	69fa      	ldr	r2, [r7, #28]
 80030dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030e4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80030e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e8:	4613      	mov	r3, r2
 80030ea:	00db      	lsls	r3, r3, #3
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	4413      	add	r3, r2
 80030f8:	3304      	adds	r3, #4
 80030fa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	78db      	ldrb	r3, [r3, #3]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d108      	bne.n	8003116 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	2200      	movs	r2, #0
 8003108:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	b2db      	uxtb	r3, r3
 800310e:	4619      	mov	r1, r3
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f006 feff 	bl	8009f14 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	015a      	lsls	r2, r3, #5
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	4413      	add	r3, r2
 800311e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003122:	461a      	mov	r2, r3
 8003124:	2302      	movs	r3, #2
 8003126:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f003 0320 	and.w	r3, r3, #32
 800312e:	2b00      	cmp	r3, #0
 8003130:	d008      	beq.n	8003144 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	015a      	lsls	r2, r3, #5
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	4413      	add	r3, r2
 800313a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800313e:	461a      	mov	r2, r3
 8003140:	2320      	movs	r3, #32
 8003142:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d009      	beq.n	8003162 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800314e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003150:	015a      	lsls	r2, r3, #5
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	4413      	add	r3, r2
 8003156:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800315a:	461a      	mov	r2, r3
 800315c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003160:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003164:	3301      	adds	r3, #1
 8003166:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800316e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003170:	2b00      	cmp	r3, #0
 8003172:	f47f af62 	bne.w	800303a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f004 f9af 	bl	80074de <USB_ReadInterrupts>
 8003180:	4603      	mov	r3, r0
 8003182:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003186:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800318a:	f040 80db 	bne.w	8003344 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f004 f9ce 	bl	8007534 <USB_ReadDevAllInEpInterrupt>
 8003198:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800319e:	e0cd      	b.n	800333c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80031a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 80c2 	beq.w	8003330 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031b2:	b2d2      	uxtb	r2, r2
 80031b4:	4611      	mov	r1, r2
 80031b6:	4618      	mov	r0, r3
 80031b8:	f004 f9f2 	bl	80075a0 <USB_ReadDevInEPInterrupt>
 80031bc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d057      	beq.n	8003278 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	2201      	movs	r2, #1
 80031d0:	fa02 f303 	lsl.w	r3, r2, r3
 80031d4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	43db      	mvns	r3, r3
 80031e2:	69f9      	ldr	r1, [r7, #28]
 80031e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80031e8:	4013      	ands	r3, r2
 80031ea:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80031ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ee:	015a      	lsls	r2, r3, #5
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	4413      	add	r3, r2
 80031f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80031f8:	461a      	mov	r2, r3
 80031fa:	2301      	movs	r3, #1
 80031fc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	2b01      	cmp	r3, #1
 8003204:	d132      	bne.n	800326c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800320a:	4613      	mov	r3, r2
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	4413      	add	r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	334c      	adds	r3, #76	; 0x4c
 8003216:	6819      	ldr	r1, [r3, #0]
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800321c:	4613      	mov	r3, r2
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4413      	add	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4403      	add	r3, r0
 8003226:	3348      	adds	r3, #72	; 0x48
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4419      	add	r1, r3
 800322c:	6878      	ldr	r0, [r7, #4]
 800322e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003230:	4613      	mov	r3, r2
 8003232:	00db      	lsls	r3, r3, #3
 8003234:	4413      	add	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4403      	add	r3, r0
 800323a:	334c      	adds	r3, #76	; 0x4c
 800323c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800323e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003240:	2b00      	cmp	r3, #0
 8003242:	d113      	bne.n	800326c <HAL_PCD_IRQHandler+0x3a2>
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003248:	4613      	mov	r3, r2
 800324a:	00db      	lsls	r3, r3, #3
 800324c:	4413      	add	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	440b      	add	r3, r1
 8003252:	3354      	adds	r3, #84	; 0x54
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d108      	bne.n	800326c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6818      	ldr	r0, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003264:	461a      	mov	r2, r3
 8003266:	2101      	movs	r1, #1
 8003268:	f004 f9f6 	bl	8007658 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800326c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326e:	b2db      	uxtb	r3, r3
 8003270:	4619      	mov	r1, r3
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f006 fdc9 	bl	8009e0a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	f003 0308 	and.w	r3, r3, #8
 800327e:	2b00      	cmp	r3, #0
 8003280:	d008      	beq.n	8003294 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003284:	015a      	lsls	r2, r3, #5
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	4413      	add	r3, r2
 800328a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800328e:	461a      	mov	r2, r3
 8003290:	2308      	movs	r3, #8
 8003292:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	f003 0310 	and.w	r3, r3, #16
 800329a:	2b00      	cmp	r3, #0
 800329c:	d008      	beq.n	80032b0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	015a      	lsls	r2, r3, #5
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	4413      	add	r3, r2
 80032a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032aa:	461a      	mov	r2, r3
 80032ac:	2310      	movs	r3, #16
 80032ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d008      	beq.n	80032cc <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	015a      	lsls	r2, r3, #5
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	4413      	add	r3, r2
 80032c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80032c6:	461a      	mov	r2, r3
 80032c8:	2340      	movs	r3, #64	; 0x40
 80032ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d023      	beq.n	800331e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80032d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80032d8:	6a38      	ldr	r0, [r7, #32]
 80032da:	f003 f8eb 	bl	80064b4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80032de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032e0:	4613      	mov	r3, r2
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	4413      	add	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	3338      	adds	r3, #56	; 0x38
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	4413      	add	r3, r2
 80032ee:	3304      	adds	r3, #4
 80032f0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	78db      	ldrb	r3, [r3, #3]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d108      	bne.n	800330c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2200      	movs	r2, #0
 80032fe:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	b2db      	uxtb	r3, r3
 8003304:	4619      	mov	r1, r3
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f006 fe16 	bl	8009f38 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800330c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330e:	015a      	lsls	r2, r3, #5
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	4413      	add	r3, r2
 8003314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003318:	461a      	mov	r2, r3
 800331a:	2302      	movs	r3, #2
 800331c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003328:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fcda 	bl	8003ce4 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003332:	3301      	adds	r3, #1
 8003334:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003338:	085b      	lsrs	r3, r3, #1
 800333a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800333c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800333e:	2b00      	cmp	r3, #0
 8003340:	f47f af2e 	bne.w	80031a0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4618      	mov	r0, r3
 800334a:	f004 f8c8 	bl	80074de <USB_ReadInterrupts>
 800334e:	4603      	mov	r3, r0
 8003350:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003354:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003358:	d122      	bne.n	80033a0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	69fa      	ldr	r2, [r7, #28]
 8003364:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003368:	f023 0301 	bic.w	r3, r3, #1
 800336c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003374:	2b01      	cmp	r3, #1
 8003376:	d108      	bne.n	800338a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003380:	2100      	movs	r1, #0
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 fec0 	bl	8004108 <HAL_PCDEx_LPM_Callback>
 8003388:	e002      	b.n	8003390 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f006 fdb4 	bl	8009ef8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695a      	ldr	r2, [r3, #20]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800339e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f004 f89a 	bl	80074de <USB_ReadInterrupts>
 80033aa:	4603      	mov	r3, r0
 80033ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033b4:	d112      	bne.n	80033dc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d102      	bne.n	80033cc <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f006 fd70 	bl	8009eac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	695a      	ldr	r2, [r3, #20]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80033da:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f004 f87c 	bl	80074de <USB_ReadInterrupts>
 80033e6:	4603      	mov	r3, r0
 80033e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033f0:	f040 80b7 	bne.w	8003562 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	69fa      	ldr	r2, [r7, #28]
 80033fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003402:	f023 0301 	bic.w	r3, r3, #1
 8003406:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2110      	movs	r1, #16
 800340e:	4618      	mov	r0, r3
 8003410:	f003 f850 	bl	80064b4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003414:	2300      	movs	r3, #0
 8003416:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003418:	e046      	b.n	80034a8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800341a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800341c:	015a      	lsls	r2, r3, #5
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	4413      	add	r3, r2
 8003422:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003426:	461a      	mov	r2, r3
 8003428:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800342c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800342e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003430:	015a      	lsls	r2, r3, #5
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	4413      	add	r3, r2
 8003436:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800343e:	0151      	lsls	r1, r2, #5
 8003440:	69fa      	ldr	r2, [r7, #28]
 8003442:	440a      	add	r2, r1
 8003444:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003448:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800344c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800344e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	4413      	add	r3, r2
 8003456:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800345a:	461a      	mov	r2, r3
 800345c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003460:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003464:	015a      	lsls	r2, r3, #5
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	4413      	add	r3, r2
 800346a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003472:	0151      	lsls	r1, r2, #5
 8003474:	69fa      	ldr	r2, [r7, #28]
 8003476:	440a      	add	r2, r1
 8003478:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800347c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003480:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003484:	015a      	lsls	r2, r3, #5
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	4413      	add	r3, r2
 800348a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003492:	0151      	lsls	r1, r2, #5
 8003494:	69fa      	ldr	r2, [r7, #28]
 8003496:	440a      	add	r2, r1
 8003498:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800349c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80034a0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a4:	3301      	adds	r3, #1
 80034a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d3b3      	bcc.n	800341a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	69fa      	ldr	r2, [r7, #28]
 80034bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034c0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80034c4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d016      	beq.n	80034fc <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034d8:	69fa      	ldr	r2, [r7, #28]
 80034da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034de:	f043 030b 	orr.w	r3, r3, #11
 80034e2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ee:	69fa      	ldr	r2, [r7, #28]
 80034f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80034f4:	f043 030b 	orr.w	r3, r3, #11
 80034f8:	6453      	str	r3, [r2, #68]	; 0x44
 80034fa:	e015      	b.n	8003528 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003502:	695b      	ldr	r3, [r3, #20]
 8003504:	69fa      	ldr	r2, [r7, #28]
 8003506:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800350a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800350e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003512:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800351a:	691b      	ldr	r3, [r3, #16]
 800351c:	69fa      	ldr	r2, [r7, #28]
 800351e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003522:	f043 030b 	orr.w	r3, r3, #11
 8003526:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	69fa      	ldr	r2, [r7, #28]
 8003532:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003536:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800353a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6818      	ldr	r0, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800354c:	461a      	mov	r2, r3
 800354e:	f004 f883 	bl	8007658 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	695a      	ldr	r2, [r3, #20]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003560:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4618      	mov	r0, r3
 8003568:	f003 ffb9 	bl	80074de <USB_ReadInterrupts>
 800356c:	4603      	mov	r3, r0
 800356e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003576:	d124      	bne.n	80035c2 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f004 f849 	bl	8007614 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f003 f810 	bl	80065ac <USB_GetDevSpeed>
 800358c:	4603      	mov	r3, r0
 800358e:	461a      	mov	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681c      	ldr	r4, [r3, #0]
 8003598:	f001 f9e6 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 800359c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	461a      	mov	r2, r3
 80035a6:	4620      	mov	r0, r4
 80035a8:	f002 fd12 	bl	8005fd0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f006 fc54 	bl	8009e5a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695a      	ldr	r2, [r3, #20]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80035c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f003 ff89 	bl	80074de <USB_ReadInterrupts>
 80035cc:	4603      	mov	r3, r0
 80035ce:	f003 0308 	and.w	r3, r3, #8
 80035d2:	2b08      	cmp	r3, #8
 80035d4:	d10a      	bne.n	80035ec <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f006 fc31 	bl	8009e3e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	695a      	ldr	r2, [r3, #20]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f002 0208 	and.w	r2, r2, #8
 80035ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f003 ff74 	bl	80074de <USB_ReadInterrupts>
 80035f6:	4603      	mov	r3, r0
 80035f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fc:	2b80      	cmp	r3, #128	; 0x80
 80035fe:	d122      	bne.n	8003646 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003600:	6a3b      	ldr	r3, [r7, #32]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003608:	6a3b      	ldr	r3, [r7, #32]
 800360a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800360c:	2301      	movs	r3, #1
 800360e:	627b      	str	r3, [r7, #36]	; 0x24
 8003610:	e014      	b.n	800363c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003612:	6879      	ldr	r1, [r7, #4]
 8003614:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003616:	4613      	mov	r3, r2
 8003618:	00db      	lsls	r3, r3, #3
 800361a:	4413      	add	r3, r2
 800361c:	009b      	lsls	r3, r3, #2
 800361e:	440b      	add	r3, r1
 8003620:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b01      	cmp	r3, #1
 8003628:	d105      	bne.n	8003636 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	b2db      	uxtb	r3, r3
 800362e:	4619      	mov	r1, r3
 8003630:	6878      	ldr	r0, [r7, #4]
 8003632:	f000 fb26 	bl	8003c82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	3301      	adds	r3, #1
 800363a:	627b      	str	r3, [r7, #36]	; 0x24
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003642:	429a      	cmp	r2, r3
 8003644:	d3e5      	bcc.n	8003612 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f003 ff47 	bl	80074de <USB_ReadInterrupts>
 8003650:	4603      	mov	r3, r0
 8003652:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003656:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800365a:	d13b      	bne.n	80036d4 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800365c:	2301      	movs	r3, #1
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
 8003660:	e02b      	b.n	80036ba <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	015a      	lsls	r2, r3, #5
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	4413      	add	r3, r2
 800366a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003676:	4613      	mov	r3, r2
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	4413      	add	r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	440b      	add	r3, r1
 8003680:	3340      	adds	r3, #64	; 0x40
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d115      	bne.n	80036b4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003688:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800368a:	2b00      	cmp	r3, #0
 800368c:	da12      	bge.n	80036b4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003692:	4613      	mov	r3, r2
 8003694:	00db      	lsls	r3, r3, #3
 8003696:	4413      	add	r3, r2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	440b      	add	r3, r1
 800369c:	333f      	adds	r3, #63	; 0x3f
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	4619      	mov	r1, r3
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 fae7 	bl	8003c82 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	3301      	adds	r3, #1
 80036b8:	627b      	str	r3, [r7, #36]	; 0x24
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d3ce      	bcc.n	8003662 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695a      	ldr	r2, [r3, #20]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80036d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4618      	mov	r0, r3
 80036da:	f003 ff00 	bl	80074de <USB_ReadInterrupts>
 80036de:	4603      	mov	r3, r0
 80036e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80036e8:	d155      	bne.n	8003796 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036ea:	2301      	movs	r3, #1
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
 80036ee:	e045      	b.n	800377c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	015a      	lsls	r2, r3, #5
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	4413      	add	r3, r2
 80036f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003700:	6879      	ldr	r1, [r7, #4]
 8003702:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003704:	4613      	mov	r3, r2
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	4413      	add	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d12e      	bne.n	8003776 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003718:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800371a:	2b00      	cmp	r3, #0
 800371c:	da2b      	bge.n	8003776 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800372a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800372e:	429a      	cmp	r2, r3
 8003730:	d121      	bne.n	8003776 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003732:	6879      	ldr	r1, [r7, #4]
 8003734:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003736:	4613      	mov	r3, r2
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	4413      	add	r3, r2
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	440b      	add	r3, r1
 8003740:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003744:	2201      	movs	r2, #1
 8003746:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	695b      	ldr	r3, [r3, #20]
 8003758:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10a      	bne.n	8003776 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	69fa      	ldr	r2, [r7, #28]
 800376a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800376e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003772:	6053      	str	r3, [r2, #4]
            break;
 8003774:	e007      	b.n	8003786 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003778:	3301      	adds	r3, #1
 800377a:	627b      	str	r3, [r7, #36]	; 0x24
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003782:	429a      	cmp	r2, r3
 8003784:	d3b4      	bcc.n	80036f0 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	695a      	ldr	r2, [r3, #20]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003794:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f003 fe9f 	bl	80074de <USB_ReadInterrupts>
 80037a0:	4603      	mov	r3, r0
 80037a2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80037a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037aa:	d10a      	bne.n	80037c2 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f006 fbd5 	bl	8009f5c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695a      	ldr	r2, [r3, #20]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80037c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f003 fe89 	bl	80074de <USB_ReadInterrupts>
 80037cc:	4603      	mov	r3, r0
 80037ce:	f003 0304 	and.w	r3, r3, #4
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d115      	bne.n	8003802 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f006 fbc5 	bl	8009f78 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6859      	ldr	r1, [r3, #4]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	605a      	str	r2, [r3, #4]
 80037fe:	e000      	b.n	8003802 <HAL_PCD_IRQHandler+0x938>
      return;
 8003800:	bf00      	nop
    }
  }
}
 8003802:	3734      	adds	r7, #52	; 0x34
 8003804:	46bd      	mov	sp, r7
 8003806:	bd90      	pop	{r4, r7, pc}

08003808 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800381a:	2b01      	cmp	r3, #1
 800381c:	d101      	bne.n	8003822 <HAL_PCD_SetAddress+0x1a>
 800381e:	2302      	movs	r3, #2
 8003820:	e013      	b.n	800384a <HAL_PCD_SetAddress+0x42>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	78fa      	ldrb	r2, [r7, #3]
 800382e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	78fa      	ldrb	r2, [r7, #3]
 8003838:	4611      	mov	r1, r2
 800383a:	4618      	mov	r0, r3
 800383c:	f003 fdea 	bl	8007414 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b084      	sub	sp, #16
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
 800385a:	4608      	mov	r0, r1
 800385c:	4611      	mov	r1, r2
 800385e:	461a      	mov	r2, r3
 8003860:	4603      	mov	r3, r0
 8003862:	70fb      	strb	r3, [r7, #3]
 8003864:	460b      	mov	r3, r1
 8003866:	803b      	strh	r3, [r7, #0]
 8003868:	4613      	mov	r3, r2
 800386a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800386c:	2300      	movs	r3, #0
 800386e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003870:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003874:	2b00      	cmp	r3, #0
 8003876:	da0f      	bge.n	8003898 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003878:	78fb      	ldrb	r3, [r7, #3]
 800387a:	f003 020f 	and.w	r2, r3, #15
 800387e:	4613      	mov	r3, r2
 8003880:	00db      	lsls	r3, r3, #3
 8003882:	4413      	add	r3, r2
 8003884:	009b      	lsls	r3, r3, #2
 8003886:	3338      	adds	r3, #56	; 0x38
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	4413      	add	r3, r2
 800388c:	3304      	adds	r3, #4
 800388e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2201      	movs	r2, #1
 8003894:	705a      	strb	r2, [r3, #1]
 8003896:	e00f      	b.n	80038b8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003898:	78fb      	ldrb	r3, [r7, #3]
 800389a:	f003 020f 	and.w	r2, r3, #15
 800389e:	4613      	mov	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4413      	add	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	4413      	add	r3, r2
 80038ae:	3304      	adds	r3, #4
 80038b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2200      	movs	r2, #0
 80038b6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	f003 030f 	and.w	r3, r3, #15
 80038be:	b2da      	uxtb	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038c4:	883a      	ldrh	r2, [r7, #0]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	78ba      	ldrb	r2, [r7, #2]
 80038ce:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	785b      	ldrb	r3, [r3, #1]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d004      	beq.n	80038e2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038e2:	78bb      	ldrb	r3, [r7, #2]
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d102      	bne.n	80038ee <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_PCD_EP_Open+0xaa>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e00e      	b.n	800391a <HAL_PCD_EP_Open+0xc8>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	68f9      	ldr	r1, [r7, #12]
 800390a:	4618      	mov	r0, r3
 800390c:	f002 fe72 	bl	80065f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003918:	7afb      	ldrb	r3, [r7, #11]
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b084      	sub	sp, #16
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	460b      	mov	r3, r1
 800392c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800392e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003932:	2b00      	cmp	r3, #0
 8003934:	da0f      	bge.n	8003956 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003936:	78fb      	ldrb	r3, [r7, #3]
 8003938:	f003 020f 	and.w	r2, r3, #15
 800393c:	4613      	mov	r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	4413      	add	r3, r2
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	3338      	adds	r3, #56	; 0x38
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	4413      	add	r3, r2
 800394a:	3304      	adds	r3, #4
 800394c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	705a      	strb	r2, [r3, #1]
 8003954:	e00f      	b.n	8003976 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003956:	78fb      	ldrb	r3, [r7, #3]
 8003958:	f003 020f 	and.w	r2, r3, #15
 800395c:	4613      	mov	r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	4413      	add	r3, r2
 800396c:	3304      	adds	r3, #4
 800396e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003976:	78fb      	ldrb	r3, [r7, #3]
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	b2da      	uxtb	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_PCD_EP_Close+0x6e>
 800398c:	2302      	movs	r3, #2
 800398e:	e00e      	b.n	80039ae <HAL_PCD_EP_Close+0x8c>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68f9      	ldr	r1, [r7, #12]
 800399e:	4618      	mov	r0, r3
 80039a0:	f002 feae 	bl	8006700 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b086      	sub	sp, #24
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	607a      	str	r2, [r7, #4]
 80039c0:	603b      	str	r3, [r7, #0]
 80039c2:	460b      	mov	r3, r1
 80039c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039c6:	7afb      	ldrb	r3, [r7, #11]
 80039c8:	f003 020f 	and.w	r2, r3, #15
 80039cc:	4613      	mov	r3, r2
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	4413      	add	r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	4413      	add	r3, r2
 80039dc:	3304      	adds	r3, #4
 80039de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	2200      	movs	r2, #0
 80039f0:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	2200      	movs	r2, #0
 80039f6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039f8:	7afb      	ldrb	r3, [r7, #11]
 80039fa:	f003 030f 	and.w	r3, r3, #15
 80039fe:	b2da      	uxtb	r2, r3
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d102      	bne.n	8003a12 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a12:	7afb      	ldrb	r3, [r7, #11]
 8003a14:	f003 030f 	and.w	r3, r3, #15
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d109      	bne.n	8003a30 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6818      	ldr	r0, [r3, #0]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	461a      	mov	r2, r3
 8003a28:	6979      	ldr	r1, [r7, #20]
 8003a2a:	f003 f98d 	bl	8006d48 <USB_EP0StartXfer>
 8003a2e:	e008      	b.n	8003a42 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6818      	ldr	r0, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	691b      	ldr	r3, [r3, #16]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	6979      	ldr	r1, [r7, #20]
 8003a3e:	f002 ff3b 	bl	80068b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	460b      	mov	r3, r1
 8003a56:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a58:	78fb      	ldrb	r3, [r7, #3]
 8003a5a:	f003 020f 	and.w	r2, r3, #15
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	4613      	mov	r3, r2
 8003a62:	00db      	lsls	r3, r3, #3
 8003a64:	4413      	add	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8003a6e:	681b      	ldr	r3, [r3, #0]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc80      	pop	{r7}
 8003a78:	4770      	bx	lr

08003a7a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b086      	sub	sp, #24
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	60f8      	str	r0, [r7, #12]
 8003a82:	607a      	str	r2, [r7, #4]
 8003a84:	603b      	str	r3, [r7, #0]
 8003a86:	460b      	mov	r3, r1
 8003a88:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a8a:	7afb      	ldrb	r3, [r7, #11]
 8003a8c:	f003 020f 	and.w	r2, r3, #15
 8003a90:	4613      	mov	r3, r2
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	4413      	add	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	3338      	adds	r3, #56	; 0x38
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003aba:	7afb      	ldrb	r3, [r7, #11]
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d102      	bne.n	8003ad4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ad4:	7afb      	ldrb	r3, [r7, #11]
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d109      	bne.n	8003af2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6818      	ldr	r0, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	461a      	mov	r2, r3
 8003aea:	6979      	ldr	r1, [r7, #20]
 8003aec:	f003 f92c 	bl	8006d48 <USB_EP0StartXfer>
 8003af0:	e008      	b.n	8003b04 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6818      	ldr	r0, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	461a      	mov	r2, r3
 8003afe:	6979      	ldr	r1, [r7, #20]
 8003b00:	f002 feda 	bl	80068b8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b084      	sub	sp, #16
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
 8003b16:	460b      	mov	r3, r1
 8003b18:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b1a:	78fb      	ldrb	r3, [r7, #3]
 8003b1c:	f003 020f 	and.w	r2, r3, #15
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d901      	bls.n	8003b2c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e050      	b.n	8003bce <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	da0f      	bge.n	8003b54 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b34:	78fb      	ldrb	r3, [r7, #3]
 8003b36:	f003 020f 	and.w	r2, r3, #15
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	4413      	add	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	3338      	adds	r3, #56	; 0x38
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	4413      	add	r3, r2
 8003b48:	3304      	adds	r3, #4
 8003b4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	705a      	strb	r2, [r3, #1]
 8003b52:	e00d      	b.n	8003b70 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b54:	78fa      	ldrb	r2, [r7, #3]
 8003b56:	4613      	mov	r3, r2
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	4413      	add	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	4413      	add	r3, r2
 8003b66:	3304      	adds	r3, #4
 8003b68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2201      	movs	r2, #1
 8003b74:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b76:	78fb      	ldrb	r3, [r7, #3]
 8003b78:	f003 030f 	and.w	r3, r3, #15
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_PCD_EP_SetStall+0x82>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e01e      	b.n	8003bce <HAL_PCD_EP_SetStall+0xc0>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68f9      	ldr	r1, [r7, #12]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f003 fb66 	bl	8007270 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ba4:	78fb      	ldrb	r3, [r7, #3]
 8003ba6:	f003 030f 	and.w	r3, r3, #15
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10a      	bne.n	8003bc4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6818      	ldr	r0, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	b2d9      	uxtb	r1, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f003 fd4a 	bl	8007658 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003bcc:	2300      	movs	r3, #0
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b084      	sub	sp, #16
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
 8003bde:	460b      	mov	r3, r1
 8003be0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003be2:	78fb      	ldrb	r3, [r7, #3]
 8003be4:	f003 020f 	and.w	r2, r3, #15
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d901      	bls.n	8003bf4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e042      	b.n	8003c7a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003bf4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	da0f      	bge.n	8003c1c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	f003 020f 	and.w	r2, r3, #15
 8003c02:	4613      	mov	r3, r2
 8003c04:	00db      	lsls	r3, r3, #3
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	3338      	adds	r3, #56	; 0x38
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	4413      	add	r3, r2
 8003c10:	3304      	adds	r3, #4
 8003c12:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2201      	movs	r2, #1
 8003c18:	705a      	strb	r2, [r3, #1]
 8003c1a:	e00f      	b.n	8003c3c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c1c:	78fb      	ldrb	r3, [r7, #3]
 8003c1e:	f003 020f 	and.w	r2, r3, #15
 8003c22:	4613      	mov	r3, r2
 8003c24:	00db      	lsls	r3, r3, #3
 8003c26:	4413      	add	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	4413      	add	r3, r2
 8003c32:	3304      	adds	r3, #4
 8003c34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c42:	78fb      	ldrb	r3, [r7, #3]
 8003c44:	f003 030f 	and.w	r3, r3, #15
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_PCD_EP_ClrStall+0x86>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e00e      	b.n	8003c7a <HAL_PCD_EP_ClrStall+0xa4>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68f9      	ldr	r1, [r7, #12]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f003 fb6d 	bl	800734a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b084      	sub	sp, #16
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003c8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	da0c      	bge.n	8003cb0 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c96:	78fb      	ldrb	r3, [r7, #3]
 8003c98:	f003 020f 	and.w	r2, r3, #15
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	3338      	adds	r3, #56	; 0x38
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	4413      	add	r3, r2
 8003caa:	3304      	adds	r3, #4
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	e00c      	b.n	8003cca <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cb0:	78fb      	ldrb	r3, [r7, #3]
 8003cb2:	f003 020f 	and.w	r2, r3, #15
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	4413      	add	r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	3304      	adds	r3, #4
 8003cc8:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68f9      	ldr	r1, [r7, #12]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f003 f990 	bl	8006ff6 <USB_EPStopXfer>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003cda:	7afb      	ldrb	r3, [r7, #11]
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3710      	adds	r7, #16
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08a      	sub	sp, #40	; 0x28
 8003ce8:	af02      	add	r7, sp, #8
 8003cea:	6078      	str	r0, [r7, #4]
 8003cec:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	00db      	lsls	r3, r3, #3
 8003cfe:	4413      	add	r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	3338      	adds	r3, #56	; 0x38
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	4413      	add	r3, r2
 8003d08:	3304      	adds	r3, #4
 8003d0a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a1a      	ldr	r2, [r3, #32]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d901      	bls.n	8003d1c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e06c      	b.n	8003df6 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	699a      	ldr	r2, [r3, #24]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a1b      	ldr	r3, [r3, #32]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	69fa      	ldr	r2, [r7, #28]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d902      	bls.n	8003d38 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	3303      	adds	r3, #3
 8003d3c:	089b      	lsrs	r3, r3, #2
 8003d3e:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d40:	e02b      	b.n	8003d9a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	699a      	ldr	r2, [r3, #24]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	6a1b      	ldr	r3, [r3, #32]
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	69fa      	ldr	r2, [r7, #28]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d902      	bls.n	8003d5e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	3303      	adds	r3, #3
 8003d62:	089b      	lsrs	r3, r3, #2
 8003d64:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6919      	ldr	r1, [r3, #16]
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	b2da      	uxtb	r2, r3
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	6978      	ldr	r0, [r7, #20]
 8003d7e:	f003 f9e3 	bl	8007148 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	441a      	add	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a1a      	ldr	r2, [r3, #32]
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	441a      	add	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	015a      	lsls	r2, r3, #5
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	4413      	add	r3, r2
 8003da2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d809      	bhi.n	8003dc4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6a1a      	ldr	r2, [r3, #32]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d203      	bcs.n	8003dc4 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1be      	bne.n	8003d42 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	699a      	ldr	r2, [r3, #24]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d811      	bhi.n	8003df4 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	f003 030f 	and.w	r3, r3, #15
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003de4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	43db      	mvns	r3, r3
 8003dea:	6939      	ldr	r1, [r7, #16]
 8003dec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003df0:	4013      	ands	r3, r2
 8003df2:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
	...

08003e00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b088      	sub	sp, #32
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	333c      	adds	r3, #60	; 0x3c
 8003e18:	3304      	adds	r3, #4
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	015a      	lsls	r2, r3, #5
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	4413      	add	r3, r2
 8003e26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d17b      	bne.n	8003f2e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d015      	beq.n	8003e6c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	4a61      	ldr	r2, [pc, #388]	; (8003fc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	f240 80b9 	bls.w	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f000 80b3 	beq.w	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	015a      	lsls	r2, r3, #5
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e62:	461a      	mov	r2, r3
 8003e64:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e68:	6093      	str	r3, [r2, #8]
 8003e6a:	e0a7      	b.n	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f003 0320 	and.w	r3, r3, #32
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	015a      	lsls	r2, r3, #5
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	4413      	add	r3, r2
 8003e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e82:	461a      	mov	r2, r3
 8003e84:	2320      	movs	r3, #32
 8003e86:	6093      	str	r3, [r2, #8]
 8003e88:	e098      	b.n	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f040 8093 	bne.w	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	4a4b      	ldr	r2, [pc, #300]	; (8003fc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d90f      	bls.n	8003ebe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00a      	beq.n	8003ebe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	015a      	lsls	r2, r3, #5
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	4413      	add	r3, r2
 8003eb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003eba:	6093      	str	r3, [r2, #8]
 8003ebc:	e07e      	b.n	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	4413      	add	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	4413      	add	r3, r2
 8003ed0:	3304      	adds	r3, #4
 8003ed2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	69da      	ldr	r2, [r3, #28]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	0159      	lsls	r1, r3, #5
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	440b      	add	r3, r1
 8003ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eea:	1ad2      	subs	r2, r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d114      	bne.n	8003f20 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d109      	bne.n	8003f12 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6818      	ldr	r0, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003f08:	461a      	mov	r2, r3
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	f003 fba4 	bl	8007658 <USB_EP0_OutStart>
 8003f10:	e006      	b.n	8003f20 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	441a      	add	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	4619      	mov	r1, r3
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f005 ff54 	bl	8009dd4 <HAL_PCD_DataOutStageCallback>
 8003f2c:	e046      	b.n	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	4a26      	ldr	r2, [pc, #152]	; (8003fcc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d124      	bne.n	8003f80 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00a      	beq.n	8003f56 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	015a      	lsls	r2, r3, #5
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	4413      	add	r3, r2
 8003f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f52:	6093      	str	r3, [r2, #8]
 8003f54:	e032      	b.n	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	f003 0320 	and.w	r3, r3, #32
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d008      	beq.n	8003f72 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	015a      	lsls	r2, r3, #5
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	4413      	add	r3, r2
 8003f68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	2320      	movs	r3, #32
 8003f70:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	4619      	mov	r1, r3
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f005 ff2b 	bl	8009dd4 <HAL_PCD_DataOutStageCallback>
 8003f7e:	e01d      	b.n	8003fbc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d114      	bne.n	8003fb0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003f86:	6879      	ldr	r1, [r7, #4]
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	4413      	add	r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	440b      	add	r3, r1
 8003f94:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d108      	bne.n	8003fb0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6818      	ldr	r0, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003fa8:	461a      	mov	r2, r3
 8003faa:	2100      	movs	r1, #0
 8003fac:	f003 fb54 	bl	8007658 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f005 ff0c 	bl	8009dd4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3720      	adds	r7, #32
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	4f54300a 	.word	0x4f54300a
 8003fcc:	4f54310a 	.word	0x4f54310a

08003fd0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	333c      	adds	r3, #60	; 0x3c
 8003fe8:	3304      	adds	r3, #4
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	015a      	lsls	r2, r3, #5
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4a15      	ldr	r2, [pc, #84]	; (8004058 <PCD_EP_OutSetupPacket_int+0x88>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d90e      	bls.n	8004024 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800400c:	2b00      	cmp	r3, #0
 800400e:	d009      	beq.n	8004024 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	4413      	add	r3, r2
 8004018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800401c:	461a      	mov	r2, r3
 800401e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004022:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f005 fec3 	bl	8009db0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4a0a      	ldr	r2, [pc, #40]	; (8004058 <PCD_EP_OutSetupPacket_int+0x88>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d90c      	bls.n	800404c <PCD_EP_OutSetupPacket_int+0x7c>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d108      	bne.n	800404c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6818      	ldr	r0, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004044:	461a      	mov	r2, r3
 8004046:	2101      	movs	r1, #1
 8004048:	f003 fb06 	bl	8007658 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	4f54300a 	.word	0x4f54300a

0800405c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	460b      	mov	r3, r1
 8004066:	70fb      	strb	r3, [r7, #3]
 8004068:	4613      	mov	r3, r2
 800406a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004074:	78fb      	ldrb	r3, [r7, #3]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d107      	bne.n	800408a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800407a:	883b      	ldrh	r3, [r7, #0]
 800407c:	0419      	lsls	r1, r3, #16
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	430a      	orrs	r2, r1
 8004086:	629a      	str	r2, [r3, #40]	; 0x28
 8004088:	e028      	b.n	80040dc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004090:	0c1b      	lsrs	r3, r3, #16
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	4413      	add	r3, r2
 8004096:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004098:	2300      	movs	r3, #0
 800409a:	73fb      	strb	r3, [r7, #15]
 800409c:	e00d      	b.n	80040ba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	3340      	adds	r3, #64	; 0x40
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4413      	add	r3, r2
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	0c1b      	lsrs	r3, r3, #16
 80040ae:	68ba      	ldr	r2, [r7, #8]
 80040b0:	4413      	add	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
 80040b6:	3301      	adds	r3, #1
 80040b8:	73fb      	strb	r3, [r7, #15]
 80040ba:	7bfa      	ldrb	r2, [r7, #15]
 80040bc:	78fb      	ldrb	r3, [r7, #3]
 80040be:	3b01      	subs	r3, #1
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d3ec      	bcc.n	800409e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80040c4:	883b      	ldrh	r3, [r7, #0]
 80040c6:	0418      	lsls	r0, r3, #16
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6819      	ldr	r1, [r3, #0]
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	68ba      	ldr	r2, [r7, #8]
 80040d2:	4302      	orrs	r2, r0
 80040d4:	3340      	adds	r3, #64	; 0x40
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	440b      	add	r3, r1
 80040da:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	887a      	ldrh	r2, [r7, #2]
 80040fa:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	bc80      	pop	{r7}
 8004106:	4770      	bx	lr

08004108 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004114:	bf00      	nop
 8004116:	370c      	adds	r7, #12
 8004118:	46bd      	mov	sp, r7
 800411a:	bc80      	pop	{r7}
 800411c:	4770      	bx	lr
	...

08004120 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e267      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d075      	beq.n	800422a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800413e:	4b88      	ldr	r3, [pc, #544]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 030c 	and.w	r3, r3, #12
 8004146:	2b04      	cmp	r3, #4
 8004148:	d00c      	beq.n	8004164 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800414a:	4b85      	ldr	r3, [pc, #532]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004152:	2b08      	cmp	r3, #8
 8004154:	d112      	bne.n	800417c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004156:	4b82      	ldr	r3, [pc, #520]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004162:	d10b      	bne.n	800417c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004164:	4b7e      	ldr	r3, [pc, #504]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d05b      	beq.n	8004228 <HAL_RCC_OscConfig+0x108>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d157      	bne.n	8004228 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e242      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004184:	d106      	bne.n	8004194 <HAL_RCC_OscConfig+0x74>
 8004186:	4b76      	ldr	r3, [pc, #472]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a75      	ldr	r2, [pc, #468]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 800418c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004190:	6013      	str	r3, [r2, #0]
 8004192:	e01d      	b.n	80041d0 <HAL_RCC_OscConfig+0xb0>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800419c:	d10c      	bne.n	80041b8 <HAL_RCC_OscConfig+0x98>
 800419e:	4b70      	ldr	r3, [pc, #448]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a6f      	ldr	r2, [pc, #444]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	4b6d      	ldr	r3, [pc, #436]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a6c      	ldr	r2, [pc, #432]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	e00b      	b.n	80041d0 <HAL_RCC_OscConfig+0xb0>
 80041b8:	4b69      	ldr	r3, [pc, #420]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a68      	ldr	r2, [pc, #416]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041c2:	6013      	str	r3, [r2, #0]
 80041c4:	4b66      	ldr	r3, [pc, #408]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a65      	ldr	r2, [pc, #404]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d013      	beq.n	8004200 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d8:	f7fd fc98 	bl	8001b0c <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041e0:	f7fd fc94 	bl	8001b0c <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b64      	cmp	r3, #100	; 0x64
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e207      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041f2:	4b5b      	ldr	r3, [pc, #364]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0f0      	beq.n	80041e0 <HAL_RCC_OscConfig+0xc0>
 80041fe:	e014      	b.n	800422a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004200:	f7fd fc84 	bl	8001b0c <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004208:	f7fd fc80 	bl	8001b0c <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b64      	cmp	r3, #100	; 0x64
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e1f3      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800421a:	4b51      	ldr	r3, [pc, #324]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0xe8>
 8004226:	e000      	b.n	800422a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b00      	cmp	r3, #0
 8004234:	d063      	beq.n	80042fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004236:	4b4a      	ldr	r3, [pc, #296]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 030c 	and.w	r3, r3, #12
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00b      	beq.n	800425a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004242:	4b47      	ldr	r3, [pc, #284]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800424a:	2b08      	cmp	r3, #8
 800424c:	d11c      	bne.n	8004288 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800424e:	4b44      	ldr	r3, [pc, #272]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d116      	bne.n	8004288 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800425a:	4b41      	ldr	r3, [pc, #260]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d005      	beq.n	8004272 <HAL_RCC_OscConfig+0x152>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d001      	beq.n	8004272 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e1c7      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004272:	4b3b      	ldr	r3, [pc, #236]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	4937      	ldr	r1, [pc, #220]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004282:	4313      	orrs	r3, r2
 8004284:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004286:	e03a      	b.n	80042fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d020      	beq.n	80042d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004290:	4b34      	ldr	r3, [pc, #208]	; (8004364 <HAL_RCC_OscConfig+0x244>)
 8004292:	2201      	movs	r2, #1
 8004294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004296:	f7fd fc39 	bl	8001b0c <HAL_GetTick>
 800429a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800429c:	e008      	b.n	80042b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800429e:	f7fd fc35 	bl	8001b0c <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e1a8      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b0:	4b2b      	ldr	r3, [pc, #172]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0f0      	beq.n	800429e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042bc:	4b28      	ldr	r3, [pc, #160]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	00db      	lsls	r3, r3, #3
 80042ca:	4925      	ldr	r1, [pc, #148]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	600b      	str	r3, [r1, #0]
 80042d0:	e015      	b.n	80042fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042d2:	4b24      	ldr	r3, [pc, #144]	; (8004364 <HAL_RCC_OscConfig+0x244>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d8:	f7fd fc18 	bl	8001b0c <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042e0:	f7fd fc14 	bl	8001b0c <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e187      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042f2:	4b1b      	ldr	r3, [pc, #108]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0308 	and.w	r3, r3, #8
 8004306:	2b00      	cmp	r3, #0
 8004308:	d036      	beq.n	8004378 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d016      	beq.n	8004340 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004312:	4b15      	ldr	r3, [pc, #84]	; (8004368 <HAL_RCC_OscConfig+0x248>)
 8004314:	2201      	movs	r2, #1
 8004316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004318:	f7fd fbf8 	bl	8001b0c <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004320:	f7fd fbf4 	bl	8001b0c <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e167      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004332:	4b0b      	ldr	r3, [pc, #44]	; (8004360 <HAL_RCC_OscConfig+0x240>)
 8004334:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0x200>
 800433e:	e01b      	b.n	8004378 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004340:	4b09      	ldr	r3, [pc, #36]	; (8004368 <HAL_RCC_OscConfig+0x248>)
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004346:	f7fd fbe1 	bl	8001b0c <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800434c:	e00e      	b.n	800436c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800434e:	f7fd fbdd 	bl	8001b0c <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d907      	bls.n	800436c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e150      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
 8004360:	40023800 	.word	0x40023800
 8004364:	42470000 	.word	0x42470000
 8004368:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800436c:	4b88      	ldr	r3, [pc, #544]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800436e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d1ea      	bne.n	800434e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	f000 8097 	beq.w	80044b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004386:	2300      	movs	r3, #0
 8004388:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800438a:	4b81      	ldr	r3, [pc, #516]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10f      	bne.n	80043b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004396:	2300      	movs	r3, #0
 8004398:	60bb      	str	r3, [r7, #8]
 800439a:	4b7d      	ldr	r3, [pc, #500]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	4a7c      	ldr	r2, [pc, #496]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80043a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043a4:	6413      	str	r3, [r2, #64]	; 0x40
 80043a6:	4b7a      	ldr	r3, [pc, #488]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ae:	60bb      	str	r3, [r7, #8]
 80043b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043b2:	2301      	movs	r3, #1
 80043b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b6:	4b77      	ldr	r3, [pc, #476]	; (8004594 <HAL_RCC_OscConfig+0x474>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d118      	bne.n	80043f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043c2:	4b74      	ldr	r3, [pc, #464]	; (8004594 <HAL_RCC_OscConfig+0x474>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a73      	ldr	r2, [pc, #460]	; (8004594 <HAL_RCC_OscConfig+0x474>)
 80043c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043ce:	f7fd fb9d 	bl	8001b0c <HAL_GetTick>
 80043d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043d4:	e008      	b.n	80043e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d6:	f7fd fb99 	bl	8001b0c <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	d901      	bls.n	80043e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043e4:	2303      	movs	r3, #3
 80043e6:	e10c      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043e8:	4b6a      	ldr	r3, [pc, #424]	; (8004594 <HAL_RCC_OscConfig+0x474>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d0f0      	beq.n	80043d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	689b      	ldr	r3, [r3, #8]
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d106      	bne.n	800440a <HAL_RCC_OscConfig+0x2ea>
 80043fc:	4b64      	ldr	r3, [pc, #400]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80043fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004400:	4a63      	ldr	r2, [pc, #396]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	6713      	str	r3, [r2, #112]	; 0x70
 8004408:	e01c      	b.n	8004444 <HAL_RCC_OscConfig+0x324>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	2b05      	cmp	r3, #5
 8004410:	d10c      	bne.n	800442c <HAL_RCC_OscConfig+0x30c>
 8004412:	4b5f      	ldr	r3, [pc, #380]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004416:	4a5e      	ldr	r2, [pc, #376]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004418:	f043 0304 	orr.w	r3, r3, #4
 800441c:	6713      	str	r3, [r2, #112]	; 0x70
 800441e:	4b5c      	ldr	r3, [pc, #368]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004422:	4a5b      	ldr	r2, [pc, #364]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	6713      	str	r3, [r2, #112]	; 0x70
 800442a:	e00b      	b.n	8004444 <HAL_RCC_OscConfig+0x324>
 800442c:	4b58      	ldr	r3, [pc, #352]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800442e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004430:	4a57      	ldr	r2, [pc, #348]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004432:	f023 0301 	bic.w	r3, r3, #1
 8004436:	6713      	str	r3, [r2, #112]	; 0x70
 8004438:	4b55      	ldr	r3, [pc, #340]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800443a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800443c:	4a54      	ldr	r2, [pc, #336]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800443e:	f023 0304 	bic.w	r3, r3, #4
 8004442:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d015      	beq.n	8004478 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800444c:	f7fd fb5e 	bl	8001b0c <HAL_GetTick>
 8004450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004452:	e00a      	b.n	800446a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004454:	f7fd fb5a 	bl	8001b0c <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004462:	4293      	cmp	r3, r2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e0cb      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800446a:	4b49      	ldr	r3, [pc, #292]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800446c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d0ee      	beq.n	8004454 <HAL_RCC_OscConfig+0x334>
 8004476:	e014      	b.n	80044a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004478:	f7fd fb48 	bl	8001b0c <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800447e:	e00a      	b.n	8004496 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004480:	f7fd fb44 	bl	8001b0c <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	f241 3288 	movw	r2, #5000	; 0x1388
 800448e:	4293      	cmp	r3, r2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e0b5      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004496:	4b3e      	ldr	r3, [pc, #248]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1ee      	bne.n	8004480 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044a2:	7dfb      	ldrb	r3, [r7, #23]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d105      	bne.n	80044b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044a8:	4b39      	ldr	r3, [pc, #228]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80044aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ac:	4a38      	ldr	r2, [pc, #224]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80044ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f000 80a1 	beq.w	8004600 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80044be:	4b34      	ldr	r3, [pc, #208]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f003 030c 	and.w	r3, r3, #12
 80044c6:	2b08      	cmp	r3, #8
 80044c8:	d05c      	beq.n	8004584 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	2b02      	cmp	r3, #2
 80044d0:	d141      	bne.n	8004556 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044d2:	4b31      	ldr	r3, [pc, #196]	; (8004598 <HAL_RCC_OscConfig+0x478>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d8:	f7fd fb18 	bl	8001b0c <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044e0:	f7fd fb14 	bl	8001b0c <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e087      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044f2:	4b27      	ldr	r3, [pc, #156]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f0      	bne.n	80044e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	69da      	ldr	r2, [r3, #28]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	431a      	orrs	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	019b      	lsls	r3, r3, #6
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004514:	085b      	lsrs	r3, r3, #1
 8004516:	3b01      	subs	r3, #1
 8004518:	041b      	lsls	r3, r3, #16
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004520:	061b      	lsls	r3, r3, #24
 8004522:	491b      	ldr	r1, [pc, #108]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004524:	4313      	orrs	r3, r2
 8004526:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004528:	4b1b      	ldr	r3, [pc, #108]	; (8004598 <HAL_RCC_OscConfig+0x478>)
 800452a:	2201      	movs	r2, #1
 800452c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452e:	f7fd faed 	bl	8001b0c <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004536:	f7fd fae9 	bl	8001b0c <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e05c      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004548:	4b11      	ldr	r3, [pc, #68]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0f0      	beq.n	8004536 <HAL_RCC_OscConfig+0x416>
 8004554:	e054      	b.n	8004600 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004556:	4b10      	ldr	r3, [pc, #64]	; (8004598 <HAL_RCC_OscConfig+0x478>)
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800455c:	f7fd fad6 	bl	8001b0c <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004562:	e008      	b.n	8004576 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004564:	f7fd fad2 	bl	8001b0c <HAL_GetTick>
 8004568:	4602      	mov	r2, r0
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	2b02      	cmp	r3, #2
 8004570:	d901      	bls.n	8004576 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004572:	2303      	movs	r3, #3
 8004574:	e045      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004576:	4b06      	ldr	r3, [pc, #24]	; (8004590 <HAL_RCC_OscConfig+0x470>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d1f0      	bne.n	8004564 <HAL_RCC_OscConfig+0x444>
 8004582:	e03d      	b.n	8004600 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d107      	bne.n	800459c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e038      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
 8004590:	40023800 	.word	0x40023800
 8004594:	40007000 	.word	0x40007000
 8004598:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800459c:	4b1b      	ldr	r3, [pc, #108]	; (800460c <HAL_RCC_OscConfig+0x4ec>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d028      	beq.n	80045fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d121      	bne.n	80045fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d11a      	bne.n	80045fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045cc:	4013      	ands	r3, r2
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d111      	bne.n	80045fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e2:	085b      	lsrs	r3, r3, #1
 80045e4:	3b01      	subs	r3, #1
 80045e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d107      	bne.n	80045fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d001      	beq.n	8004600 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e000      	b.n	8004602 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	40023800 	.word	0x40023800

08004610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d101      	bne.n	8004624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e0cc      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004624:	4b68      	ldr	r3, [pc, #416]	; (80047c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0307 	and.w	r3, r3, #7
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	429a      	cmp	r2, r3
 8004630:	d90c      	bls.n	800464c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004632:	4b65      	ldr	r3, [pc, #404]	; (80047c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	b2d2      	uxtb	r2, r2
 8004638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800463a:	4b63      	ldr	r3, [pc, #396]	; (80047c8 <HAL_RCC_ClockConfig+0x1b8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0307 	and.w	r3, r3, #7
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	429a      	cmp	r2, r3
 8004646:	d001      	beq.n	800464c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e0b8      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0302 	and.w	r3, r3, #2
 8004654:	2b00      	cmp	r3, #0
 8004656:	d020      	beq.n	800469a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0304 	and.w	r3, r3, #4
 8004660:	2b00      	cmp	r3, #0
 8004662:	d005      	beq.n	8004670 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004664:	4b59      	ldr	r3, [pc, #356]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	4a58      	ldr	r2, [pc, #352]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800466e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0308 	and.w	r3, r3, #8
 8004678:	2b00      	cmp	r3, #0
 800467a:	d005      	beq.n	8004688 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800467c:	4b53      	ldr	r3, [pc, #332]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	4a52      	ldr	r2, [pc, #328]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004682:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004686:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004688:	4b50      	ldr	r3, [pc, #320]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	494d      	ldr	r1, [pc, #308]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004696:	4313      	orrs	r3, r2
 8004698:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d044      	beq.n	8004730 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d107      	bne.n	80046be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ae:	4b47      	ldr	r3, [pc, #284]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d119      	bne.n	80046ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e07f      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d003      	beq.n	80046ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d107      	bne.n	80046de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ce:	4b3f      	ldr	r3, [pc, #252]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d109      	bne.n	80046ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e06f      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046de:	4b3b      	ldr	r3, [pc, #236]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0302 	and.w	r3, r3, #2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e067      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ee:	4b37      	ldr	r3, [pc, #220]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f023 0203 	bic.w	r2, r3, #3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	4934      	ldr	r1, [pc, #208]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004700:	f7fd fa04 	bl	8001b0c <HAL_GetTick>
 8004704:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004706:	e00a      	b.n	800471e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004708:	f7fd fa00 	bl	8001b0c <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	f241 3288 	movw	r2, #5000	; 0x1388
 8004716:	4293      	cmp	r3, r2
 8004718:	d901      	bls.n	800471e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e04f      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800471e:	4b2b      	ldr	r3, [pc, #172]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	f003 020c 	and.w	r2, r3, #12
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	429a      	cmp	r2, r3
 800472e:	d1eb      	bne.n	8004708 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004730:	4b25      	ldr	r3, [pc, #148]	; (80047c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0307 	and.w	r3, r3, #7
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	429a      	cmp	r2, r3
 800473c:	d20c      	bcs.n	8004758 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800473e:	4b22      	ldr	r3, [pc, #136]	; (80047c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004746:	4b20      	ldr	r3, [pc, #128]	; (80047c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	429a      	cmp	r2, r3
 8004752:	d001      	beq.n	8004758 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e032      	b.n	80047be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0304 	and.w	r3, r3, #4
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004764:	4b19      	ldr	r3, [pc, #100]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	4916      	ldr	r1, [pc, #88]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004772:	4313      	orrs	r3, r2
 8004774:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0308 	and.w	r3, r3, #8
 800477e:	2b00      	cmp	r3, #0
 8004780:	d009      	beq.n	8004796 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004782:	4b12      	ldr	r3, [pc, #72]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	490e      	ldr	r1, [pc, #56]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	4313      	orrs	r3, r2
 8004794:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004796:	f000 f821 	bl	80047dc <HAL_RCC_GetSysClockFreq>
 800479a:	4602      	mov	r2, r0
 800479c:	4b0b      	ldr	r3, [pc, #44]	; (80047cc <HAL_RCC_ClockConfig+0x1bc>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	091b      	lsrs	r3, r3, #4
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	490a      	ldr	r1, [pc, #40]	; (80047d0 <HAL_RCC_ClockConfig+0x1c0>)
 80047a8:	5ccb      	ldrb	r3, [r1, r3]
 80047aa:	fa22 f303 	lsr.w	r3, r2, r3
 80047ae:	4a09      	ldr	r2, [pc, #36]	; (80047d4 <HAL_RCC_ClockConfig+0x1c4>)
 80047b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047b2:	4b09      	ldr	r3, [pc, #36]	; (80047d8 <HAL_RCC_ClockConfig+0x1c8>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7fd f966 	bl	8001a88 <HAL_InitTick>

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40023c00 	.word	0x40023c00
 80047cc:	40023800 	.word	0x40023800
 80047d0:	0800adfc 	.word	0x0800adfc
 80047d4:	20000000 	.word	0x20000000
 80047d8:	20000044 	.word	0x20000044

080047dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047e0:	b090      	sub	sp, #64	; 0x40
 80047e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	637b      	str	r3, [r7, #52]	; 0x34
 80047e8:	2300      	movs	r3, #0
 80047ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047ec:	2300      	movs	r3, #0
 80047ee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80047f0:	2300      	movs	r3, #0
 80047f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047f4:	4b59      	ldr	r3, [pc, #356]	; (800495c <HAL_RCC_GetSysClockFreq+0x180>)
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f003 030c 	and.w	r3, r3, #12
 80047fc:	2b08      	cmp	r3, #8
 80047fe:	d00d      	beq.n	800481c <HAL_RCC_GetSysClockFreq+0x40>
 8004800:	2b08      	cmp	r3, #8
 8004802:	f200 80a2 	bhi.w	800494a <HAL_RCC_GetSysClockFreq+0x16e>
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <HAL_RCC_GetSysClockFreq+0x34>
 800480a:	2b04      	cmp	r3, #4
 800480c:	d003      	beq.n	8004816 <HAL_RCC_GetSysClockFreq+0x3a>
 800480e:	e09c      	b.n	800494a <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004810:	4b53      	ldr	r3, [pc, #332]	; (8004960 <HAL_RCC_GetSysClockFreq+0x184>)
 8004812:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004814:	e09c      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004816:	4b53      	ldr	r3, [pc, #332]	; (8004964 <HAL_RCC_GetSysClockFreq+0x188>)
 8004818:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800481a:	e099      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800481c:	4b4f      	ldr	r3, [pc, #316]	; (800495c <HAL_RCC_GetSysClockFreq+0x180>)
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004824:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004826:	4b4d      	ldr	r3, [pc, #308]	; (800495c <HAL_RCC_GetSysClockFreq+0x180>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d027      	beq.n	8004882 <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004832:	4b4a      	ldr	r3, [pc, #296]	; (800495c <HAL_RCC_GetSysClockFreq+0x180>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	099b      	lsrs	r3, r3, #6
 8004838:	2200      	movs	r2, #0
 800483a:	623b      	str	r3, [r7, #32]
 800483c:	627a      	str	r2, [r7, #36]	; 0x24
 800483e:	6a3b      	ldr	r3, [r7, #32]
 8004840:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004844:	2100      	movs	r1, #0
 8004846:	4b47      	ldr	r3, [pc, #284]	; (8004964 <HAL_RCC_GetSysClockFreq+0x188>)
 8004848:	fb03 f201 	mul.w	r2, r3, r1
 800484c:	2300      	movs	r3, #0
 800484e:	fb00 f303 	mul.w	r3, r0, r3
 8004852:	4413      	add	r3, r2
 8004854:	4a43      	ldr	r2, [pc, #268]	; (8004964 <HAL_RCC_GetSysClockFreq+0x188>)
 8004856:	fba0 2102 	umull	r2, r1, r0, r2
 800485a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800485c:	62ba      	str	r2, [r7, #40]	; 0x28
 800485e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004860:	4413      	add	r3, r2
 8004862:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004866:	2200      	movs	r2, #0
 8004868:	61bb      	str	r3, [r7, #24]
 800486a:	61fa      	str	r2, [r7, #28]
 800486c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004870:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004874:	f7fb fcfc 	bl	8000270 <__aeabi_uldivmod>
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	4613      	mov	r3, r2
 800487e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004880:	e055      	b.n	800492e <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004882:	4b36      	ldr	r3, [pc, #216]	; (800495c <HAL_RCC_GetSysClockFreq+0x180>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	099b      	lsrs	r3, r3, #6
 8004888:	2200      	movs	r2, #0
 800488a:	613b      	str	r3, [r7, #16]
 800488c:	617a      	str	r2, [r7, #20]
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004894:	f04f 0b00 	mov.w	fp, #0
 8004898:	4652      	mov	r2, sl
 800489a:	465b      	mov	r3, fp
 800489c:	f04f 0000 	mov.w	r0, #0
 80048a0:	f04f 0100 	mov.w	r1, #0
 80048a4:	0159      	lsls	r1, r3, #5
 80048a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048aa:	0150      	lsls	r0, r2, #5
 80048ac:	4602      	mov	r2, r0
 80048ae:	460b      	mov	r3, r1
 80048b0:	ebb2 080a 	subs.w	r8, r2, sl
 80048b4:	eb63 090b 	sbc.w	r9, r3, fp
 80048b8:	f04f 0200 	mov.w	r2, #0
 80048bc:	f04f 0300 	mov.w	r3, #0
 80048c0:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80048c4:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80048c8:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80048cc:	ebb2 0408 	subs.w	r4, r2, r8
 80048d0:	eb63 0509 	sbc.w	r5, r3, r9
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	00eb      	lsls	r3, r5, #3
 80048de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048e2:	00e2      	lsls	r2, r4, #3
 80048e4:	4614      	mov	r4, r2
 80048e6:	461d      	mov	r5, r3
 80048e8:	eb14 030a 	adds.w	r3, r4, sl
 80048ec:	603b      	str	r3, [r7, #0]
 80048ee:	eb45 030b 	adc.w	r3, r5, fp
 80048f2:	607b      	str	r3, [r7, #4]
 80048f4:	f04f 0200 	mov.w	r2, #0
 80048f8:	f04f 0300 	mov.w	r3, #0
 80048fc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004900:	4629      	mov	r1, r5
 8004902:	028b      	lsls	r3, r1, #10
 8004904:	4620      	mov	r0, r4
 8004906:	4629      	mov	r1, r5
 8004908:	4604      	mov	r4, r0
 800490a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 800490e:	4601      	mov	r1, r0
 8004910:	028a      	lsls	r2, r1, #10
 8004912:	4610      	mov	r0, r2
 8004914:	4619      	mov	r1, r3
 8004916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004918:	2200      	movs	r2, #0
 800491a:	60bb      	str	r3, [r7, #8]
 800491c:	60fa      	str	r2, [r7, #12]
 800491e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004922:	f7fb fca5 	bl	8000270 <__aeabi_uldivmod>
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	4613      	mov	r3, r2
 800492c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800492e:	4b0b      	ldr	r3, [pc, #44]	; (800495c <HAL_RCC_GetSysClockFreq+0x180>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	0c1b      	lsrs	r3, r3, #16
 8004934:	f003 0303 	and.w	r3, r3, #3
 8004938:	3301      	adds	r3, #1
 800493a:	005b      	lsls	r3, r3, #1
 800493c:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800493e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004942:	fbb2 f3f3 	udiv	r3, r2, r3
 8004946:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004948:	e002      	b.n	8004950 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800494a:	4b05      	ldr	r3, [pc, #20]	; (8004960 <HAL_RCC_GetSysClockFreq+0x184>)
 800494c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800494e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004952:	4618      	mov	r0, r3
 8004954:	3740      	adds	r7, #64	; 0x40
 8004956:	46bd      	mov	sp, r7
 8004958:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800495c:	40023800 	.word	0x40023800
 8004960:	00f42400 	.word	0x00f42400
 8004964:	017d7840 	.word	0x017d7840

08004968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800496c:	4b02      	ldr	r3, [pc, #8]	; (8004978 <HAL_RCC_GetHCLKFreq+0x10>)
 800496e:	681b      	ldr	r3, [r3, #0]
}
 8004970:	4618      	mov	r0, r3
 8004972:	46bd      	mov	sp, r7
 8004974:	bc80      	pop	{r7}
 8004976:	4770      	bx	lr
 8004978:	20000000 	.word	0x20000000

0800497c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004980:	f7ff fff2 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 8004984:	4602      	mov	r2, r0
 8004986:	4b05      	ldr	r3, [pc, #20]	; (800499c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	0a9b      	lsrs	r3, r3, #10
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	4903      	ldr	r1, [pc, #12]	; (80049a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004992:	5ccb      	ldrb	r3, [r1, r3]
 8004994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004998:	4618      	mov	r0, r3
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40023800 	.word	0x40023800
 80049a0:	0800ae0c 	.word	0x0800ae0c

080049a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80049a8:	f7ff ffde 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 80049ac:	4602      	mov	r2, r0
 80049ae:	4b05      	ldr	r3, [pc, #20]	; (80049c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	0b5b      	lsrs	r3, r3, #13
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	4903      	ldr	r1, [pc, #12]	; (80049c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ba:	5ccb      	ldrb	r3, [r1, r3]
 80049bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40023800 	.word	0x40023800
 80049c8:	0800ae0c 	.word	0x0800ae0c

080049cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e03f      	b.n	8004a5e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fc fe32 	bl	800165c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2224      	movs	r2, #36	; 0x24
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 ffff 	bl	8005a14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	691a      	ldr	r2, [r3, #16]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695a      	ldr	r2, [r3, #20]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2200      	movs	r2, #0
 8004a4a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2220      	movs	r2, #32
 8004a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a5c:	2300      	movs	r3, #0
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3708      	adds	r7, #8
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b082      	sub	sp, #8
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d101      	bne.n	8004a78 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e021      	b.n	8004abc <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2224      	movs	r2, #36	; 0x24
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68da      	ldr	r2, [r3, #12]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a8e:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f7fc ff65 	bl	8001960 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004aba:	2300      	movs	r3, #0
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b08a      	sub	sp, #40	; 0x28
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ade:	b2db      	uxtb	r3, r3
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d17c      	bne.n	8004bde <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_UART_Transmit+0x2c>
 8004aea:	88fb      	ldrh	r3, [r7, #6]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e075      	b.n	8004be0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d101      	bne.n	8004b02 <HAL_UART_Transmit+0x3e>
 8004afe:	2302      	movs	r3, #2
 8004b00:	e06e      	b.n	8004be0 <HAL_UART_Transmit+0x11c>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2221      	movs	r2, #33	; 0x21
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b18:	f7fc fff8 	bl	8001b0c <HAL_GetTick>
 8004b1c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	88fa      	ldrh	r2, [r7, #6]
 8004b22:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	88fa      	ldrh	r2, [r7, #6]
 8004b28:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b32:	d108      	bne.n	8004b46 <HAL_UART_Transmit+0x82>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	691b      	ldr	r3, [r3, #16]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d104      	bne.n	8004b46 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	61bb      	str	r3, [r7, #24]
 8004b44:	e003      	b.n	8004b4e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b56:	e02a      	b.n	8004bae <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	9300      	str	r3, [sp, #0]
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2180      	movs	r1, #128	; 0x80
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	f000 fc4c 	bl	8005400 <UART_WaitOnFlagUntilTimeout>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d001      	beq.n	8004b72 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e036      	b.n	8004be0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10b      	bne.n	8004b90 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	881b      	ldrh	r3, [r3, #0]
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b86:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b88:	69bb      	ldr	r3, [r7, #24]
 8004b8a:	3302      	adds	r3, #2
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	e007      	b.n	8004ba0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	781a      	ldrb	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1cf      	bne.n	8004b58 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	2140      	movs	r1, #64	; 0x40
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fc1c 	bl	8005400 <UART_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e006      	b.n	8004be0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	e000      	b.n	8004be0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004bde:	2302      	movs	r3, #2
  }
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3720      	adds	r7, #32
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b20      	cmp	r3, #32
 8004c00:	d11d      	bne.n	8004c3e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d002      	beq.n	8004c0e <HAL_UART_Receive_IT+0x26>
 8004c08:	88fb      	ldrh	r3, [r7, #6]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e016      	b.n	8004c40 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_UART_Receive_IT+0x38>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e00f      	b.n	8004c40 <HAL_UART_Receive_IT+0x58>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c2e:	88fb      	ldrh	r3, [r7, #6]
 8004c30:	461a      	mov	r2, r3
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f000 fc51 	bl	80054dc <UART_Start_Receive_IT>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	e000      	b.n	8004c40 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004c3e:	2302      	movs	r3, #2
  }
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	4613      	mov	r3, r2
 8004c54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b20      	cmp	r3, #32
 8004c60:	d11d      	bne.n	8004c9e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d002      	beq.n	8004c6e <HAL_UART_Receive_DMA+0x26>
 8004c68:	88fb      	ldrh	r3, [r7, #6]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e016      	b.n	8004ca0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d101      	bne.n	8004c80 <HAL_UART_Receive_DMA+0x38>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e00f      	b.n	8004ca0 <HAL_UART_Receive_DMA+0x58>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004c8e:	88fb      	ldrh	r3, [r7, #6]
 8004c90:	461a      	mov	r2, r3
 8004c92:	68b9      	ldr	r1, [r7, #8]
 8004c94:	68f8      	ldr	r0, [r7, #12]
 8004c96:	f000 fc5f 	bl	8005558 <UART_Start_Receive_DMA>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	e000      	b.n	8004ca0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004c9e:	2302      	movs	r3, #2
  }
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b0ba      	sub	sp, #232	; 0xe8
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cde:	f003 030f 	and.w	r3, r3, #15
 8004ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10f      	bne.n	8004d0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cf2:	f003 0320 	and.w	r3, r3, #32
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d009      	beq.n	8004d0e <HAL_UART_IRQHandler+0x66>
 8004cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cfe:	f003 0320 	and.w	r3, r3, #32
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 fdc8 	bl	800589c <UART_Receive_IT>
      return;
 8004d0c:	e256      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 80de 	beq.w	8004ed4 <HAL_UART_IRQHandler+0x22c>
 8004d18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d1c:	f003 0301 	and.w	r3, r3, #1
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d106      	bne.n	8004d32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d28:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 80d1 	beq.w	8004ed4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d36:	f003 0301 	and.w	r3, r3, #1
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00b      	beq.n	8004d56 <HAL_UART_IRQHandler+0xae>
 8004d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d005      	beq.n	8004d56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f043 0201 	orr.w	r2, r3, #1
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d5a:	f003 0304 	and.w	r3, r3, #4
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <HAL_UART_IRQHandler+0xd2>
 8004d62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d005      	beq.n	8004d7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d72:	f043 0202 	orr.w	r2, r3, #2
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00b      	beq.n	8004d9e <HAL_UART_IRQHandler+0xf6>
 8004d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d8a:	f003 0301 	and.w	r3, r3, #1
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d005      	beq.n	8004d9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d96:	f043 0204 	orr.w	r2, r3, #4
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d011      	beq.n	8004dce <HAL_UART_IRQHandler+0x126>
 8004daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004dae:	f003 0320 	and.w	r3, r3, #32
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d105      	bne.n	8004dc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d005      	beq.n	8004dce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f043 0208 	orr.w	r2, r3, #8
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	f000 81ed 	beq.w	80051b2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ddc:	f003 0320 	and.w	r3, r3, #32
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d008      	beq.n	8004df6 <HAL_UART_IRQHandler+0x14e>
 8004de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004de8:	f003 0320 	and.w	r3, r3, #32
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d002      	beq.n	8004df6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fd53 	bl	800589c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	695b      	ldr	r3, [r3, #20]
 8004dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e00:	2b40      	cmp	r3, #64	; 0x40
 8004e02:	bf0c      	ite	eq
 8004e04:	2301      	moveq	r3, #1
 8004e06:	2300      	movne	r3, #0
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <HAL_UART_IRQHandler+0x17a>
 8004e1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d04f      	beq.n	8004ec2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 fc5d 	bl	80056e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e32:	2b40      	cmp	r3, #64	; 0x40
 8004e34:	d141      	bne.n	8004eba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	3314      	adds	r3, #20
 8004e3c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e40:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e44:	e853 3f00 	ldrex	r3, [r3]
 8004e48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004e50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e54:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3314      	adds	r3, #20
 8004e5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004e62:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004e66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004e6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004e72:	e841 2300 	strex	r3, r2, [r1]
 8004e76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004e7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d1d9      	bne.n	8004e36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d013      	beq.n	8004eb2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e8e:	4a7d      	ldr	r2, [pc, #500]	; (8005084 <HAL_UART_IRQHandler+0x3dc>)
 8004e90:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fd f97a 	bl	8002190 <HAL_DMA_Abort_IT>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d016      	beq.n	8004ed0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004eac:	4610      	mov	r0, r2
 8004eae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb0:	e00e      	b.n	8004ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f998 	bl	80051e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb8:	e00a      	b.n	8004ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f994 	bl	80051e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ec0:	e006      	b.n	8004ed0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f990 	bl	80051e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004ece:	e170      	b.n	80051b2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ed0:	bf00      	nop
    return;
 8004ed2:	e16e      	b.n	80051b2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	f040 814a 	bne.w	8005172 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 8143 	beq.w	8005172 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004eec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ef0:	f003 0310 	and.w	r3, r3, #16
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	f000 813c 	beq.w	8005172 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004efa:	2300      	movs	r3, #0
 8004efc:	60bb      	str	r3, [r7, #8]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	60bb      	str	r3, [r7, #8]
 8004f0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f1a:	2b40      	cmp	r3, #64	; 0x40
 8004f1c:	f040 80b4 	bne.w	8005088 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	f000 8140 	beq.w	80051b6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004f3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	f080 8139 	bcs.w	80051b6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f4a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f56:	f000 8088 	beq.w	800506a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	330c      	adds	r3, #12
 8004f60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004f70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	330c      	adds	r3, #12
 8004f82:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004f86:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004f92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004f9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d1d9      	bne.n	8004f5a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3314      	adds	r3, #20
 8004fac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
 8004fb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004fb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004fb8:	f023 0301 	bic.w	r3, r3, #1
 8004fbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3314      	adds	r3, #20
 8004fc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004fca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004fce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004fd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004fd6:	e841 2300 	strex	r3, r2, [r1]
 8004fda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004fdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1e1      	bne.n	8004fa6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	3314      	adds	r3, #20
 8004fe8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004fec:	e853 3f00 	ldrex	r3, [r3]
 8004ff0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ff4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ff8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3314      	adds	r3, #20
 8005002:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005006:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005008:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800500c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005014:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e3      	bne.n	8004fe2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	330c      	adds	r3, #12
 800502e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005032:	e853 3f00 	ldrex	r3, [r3]
 8005036:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800503a:	f023 0310 	bic.w	r3, r3, #16
 800503e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	330c      	adds	r3, #12
 8005048:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800504c:	65ba      	str	r2, [r7, #88]	; 0x58
 800504e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005050:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005052:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005054:	e841 2300 	strex	r3, r2, [r1]
 8005058:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800505a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1e3      	bne.n	8005028 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005064:	4618      	mov	r0, r3
 8005066:	f7fd f823 	bl	80020b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005072:	b29b      	uxth	r3, r3
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	b29b      	uxth	r3, r3
 8005078:	4619      	mov	r1, r3
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f8bd 	bl	80051fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005080:	e099      	b.n	80051b6 <HAL_UART_IRQHandler+0x50e>
 8005082:	bf00      	nop
 8005084:	080057a7 	.word	0x080057a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005090:	b29b      	uxth	r3, r3
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 808b 	beq.w	80051ba <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80050a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8086 	beq.w	80051ba <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	330c      	adds	r3, #12
 80050b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80050be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80050c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	330c      	adds	r3, #12
 80050ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80050d2:	647a      	str	r2, [r7, #68]	; 0x44
 80050d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80050d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050da:	e841 2300 	strex	r3, r2, [r1]
 80050de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1e3      	bne.n	80050ae <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3314      	adds	r3, #20
 80050ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	623b      	str	r3, [r7, #32]
   return(result);
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3314      	adds	r3, #20
 8005106:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800510a:	633a      	str	r2, [r7, #48]	; 0x30
 800510c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005110:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005112:	e841 2300 	strex	r3, r2, [r1]
 8005116:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1e3      	bne.n	80050e6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2220      	movs	r2, #32
 8005122:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	330c      	adds	r3, #12
 8005132:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	e853 3f00 	ldrex	r3, [r3]
 800513a:	60fb      	str	r3, [r7, #12]
   return(result);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0310 	bic.w	r3, r3, #16
 8005142:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	330c      	adds	r3, #12
 800514c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005150:	61fa      	str	r2, [r7, #28]
 8005152:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005154:	69b9      	ldr	r1, [r7, #24]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	e841 2300 	strex	r3, r2, [r1]
 800515c:	617b      	str	r3, [r7, #20]
   return(result);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e3      	bne.n	800512c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005164:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005168:	4619      	mov	r1, r3
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 f845 	bl	80051fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005170:	e023      	b.n	80051ba <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800517a:	2b00      	cmp	r3, #0
 800517c:	d009      	beq.n	8005192 <HAL_UART_IRQHandler+0x4ea>
 800517e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005182:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 fb1f 	bl	80057ce <UART_Transmit_IT>
    return;
 8005190:	e014      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00e      	beq.n	80051bc <HAL_UART_IRQHandler+0x514>
 800519e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d008      	beq.n	80051bc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 fb5e 	bl	800586c <UART_EndTransmit_IT>
    return;
 80051b0:	e004      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
    return;
 80051b2:	bf00      	nop
 80051b4:	e002      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
      return;
 80051b6:	bf00      	nop
 80051b8:	e000      	b.n	80051bc <HAL_UART_IRQHandler+0x514>
      return;
 80051ba:	bf00      	nop
  }
}
 80051bc:	37e8      	adds	r7, #232	; 0xe8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop

080051c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bc80      	pop	{r7}
 80051d4:	4770      	bx	lr

080051d6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80051de:	bf00      	nop
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bc80      	pop	{r7}
 80051e6:	4770      	bx	lr

080051e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051f0:	bf00      	nop
 80051f2:	370c      	adds	r7, #12
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bc80      	pop	{r7}
 80051f8:	4770      	bx	lr

080051fa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b083      	sub	sp, #12
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
 8005202:	460b      	mov	r3, r1
 8005204:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005206:	bf00      	nop
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	bc80      	pop	{r7}
 800520e:	4770      	bx	lr

08005210 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b09c      	sub	sp, #112	; 0x70
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005228:	2b00      	cmp	r3, #0
 800522a:	d172      	bne.n	8005312 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800522c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800522e:	2200      	movs	r2, #0
 8005230:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	330c      	adds	r3, #12
 8005238:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800523a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800523c:	e853 3f00 	ldrex	r3, [r3]
 8005240:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005244:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005248:	66bb      	str	r3, [r7, #104]	; 0x68
 800524a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	330c      	adds	r3, #12
 8005250:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005252:	65ba      	str	r2, [r7, #88]	; 0x58
 8005254:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005256:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005258:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800525a:	e841 2300 	strex	r3, r2, [r1]
 800525e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005260:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1e5      	bne.n	8005232 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	3314      	adds	r3, #20
 800526c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005270:	e853 3f00 	ldrex	r3, [r3]
 8005274:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	667b      	str	r3, [r7, #100]	; 0x64
 800527e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3314      	adds	r3, #20
 8005284:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005286:	647a      	str	r2, [r7, #68]	; 0x44
 8005288:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800528a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800528c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800528e:	e841 2300 	strex	r3, r2, [r1]
 8005292:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005296:	2b00      	cmp	r3, #0
 8005298:	d1e5      	bne.n	8005266 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800529a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	3314      	adds	r3, #20
 80052a0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a4:	e853 3f00 	ldrex	r3, [r3]
 80052a8:	623b      	str	r3, [r7, #32]
   return(result);
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052b0:	663b      	str	r3, [r7, #96]	; 0x60
 80052b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3314      	adds	r3, #20
 80052b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80052ba:	633a      	str	r2, [r7, #48]	; 0x30
 80052bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c2:	e841 2300 	strex	r3, r2, [r1]
 80052c6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1e5      	bne.n	800529a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80052ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052d0:	2220      	movs	r2, #32
 80052d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d119      	bne.n	8005312 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	330c      	adds	r3, #12
 80052e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	e853 3f00 	ldrex	r3, [r3]
 80052ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f023 0310 	bic.w	r3, r3, #16
 80052f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80052f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	330c      	adds	r3, #12
 80052fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80052fe:	61fa      	str	r2, [r7, #28]
 8005300:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005302:	69b9      	ldr	r1, [r7, #24]
 8005304:	69fa      	ldr	r2, [r7, #28]
 8005306:	e841 2300 	strex	r3, r2, [r1]
 800530a:	617b      	str	r3, [r7, #20]
   return(result);
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1e5      	bne.n	80052de <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	2b01      	cmp	r3, #1
 8005318:	d106      	bne.n	8005328 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800531a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800531c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800531e:	4619      	mov	r1, r3
 8005320:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005322:	f7ff ff6a 	bl	80051fa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005326:	e002      	b.n	800532e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005328:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800532a:	f7fc f975 	bl	8001618 <HAL_UART_RxCpltCallback>
}
 800532e:	bf00      	nop
 8005330:	3770      	adds	r7, #112	; 0x70
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}

08005336 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b084      	sub	sp, #16
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005342:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005348:	2b01      	cmp	r3, #1
 800534a:	d108      	bne.n	800535e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005350:	085b      	lsrs	r3, r3, #1
 8005352:	b29b      	uxth	r3, r3
 8005354:	4619      	mov	r1, r3
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f7ff ff4f 	bl	80051fa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800535c:	e002      	b.n	8005364 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f7ff ff39 	bl	80051d6 <HAL_UART_RxHalfCpltCallback>
}
 8005364:	bf00      	nop
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800537c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005388:	2b80      	cmp	r3, #128	; 0x80
 800538a:	bf0c      	ite	eq
 800538c:	2301      	moveq	r3, #1
 800538e:	2300      	movne	r3, #0
 8005390:	b2db      	uxtb	r3, r3
 8005392:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800539a:	b2db      	uxtb	r3, r3
 800539c:	2b21      	cmp	r3, #33	; 0x21
 800539e:	d108      	bne.n	80053b2 <UART_DMAError+0x46>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d005      	beq.n	80053b2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2200      	movs	r2, #0
 80053aa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80053ac:	68b8      	ldr	r0, [r7, #8]
 80053ae:	f000 f971 	bl	8005694 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053bc:	2b40      	cmp	r3, #64	; 0x40
 80053be:	bf0c      	ite	eq
 80053c0:	2301      	moveq	r3, #1
 80053c2:	2300      	movne	r3, #0
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b22      	cmp	r3, #34	; 0x22
 80053d2:	d108      	bne.n	80053e6 <UART_DMAError+0x7a>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	2200      	movs	r2, #0
 80053de:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80053e0:	68b8      	ldr	r0, [r7, #8]
 80053e2:	f000 f97e 	bl	80056e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ea:	f043 0210 	orr.w	r2, r3, #16
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053f2:	68b8      	ldr	r0, [r7, #8]
 80053f4:	f7ff fef8 	bl	80051e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053f8:	bf00      	nop
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}

08005400 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b090      	sub	sp, #64	; 0x40
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	603b      	str	r3, [r7, #0]
 800540c:	4613      	mov	r3, r2
 800540e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005410:	e050      	b.n	80054b4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005418:	d04c      	beq.n	80054b4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800541a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <UART_WaitOnFlagUntilTimeout+0x30>
 8005420:	f7fc fb74 	bl	8001b0c <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800542c:	429a      	cmp	r2, r3
 800542e:	d241      	bcs.n	80054b4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	330c      	adds	r3, #12
 8005436:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543a:	e853 3f00 	ldrex	r3, [r3]
 800543e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005442:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	330c      	adds	r3, #12
 800544e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005450:	637a      	str	r2, [r7, #52]	; 0x34
 8005452:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005454:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005456:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005458:	e841 2300 	strex	r3, r2, [r1]
 800545c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800545e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005460:	2b00      	cmp	r3, #0
 8005462:	d1e5      	bne.n	8005430 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	3314      	adds	r3, #20
 800546a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	e853 3f00 	ldrex	r3, [r3]
 8005472:	613b      	str	r3, [r7, #16]
   return(result);
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	f023 0301 	bic.w	r3, r3, #1
 800547a:	63bb      	str	r3, [r7, #56]	; 0x38
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3314      	adds	r3, #20
 8005482:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005484:	623a      	str	r2, [r7, #32]
 8005486:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005488:	69f9      	ldr	r1, [r7, #28]
 800548a:	6a3a      	ldr	r2, [r7, #32]
 800548c:	e841 2300 	strex	r3, r2, [r1]
 8005490:	61bb      	str	r3, [r7, #24]
   return(result);
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1e5      	bne.n	8005464 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2220      	movs	r2, #32
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e00f      	b.n	80054d4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	4013      	ands	r3, r2
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	bf0c      	ite	eq
 80054c4:	2301      	moveq	r3, #1
 80054c6:	2300      	movne	r3, #0
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	461a      	mov	r2, r3
 80054cc:	79fb      	ldrb	r3, [r7, #7]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d09f      	beq.n	8005412 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3740      	adds	r7, #64	; 0x40
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}

080054dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80054dc:	b480      	push	{r7}
 80054de:	b085      	sub	sp, #20
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	4613      	mov	r3, r2
 80054e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	88fa      	ldrh	r2, [r7, #6]
 80054f4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	88fa      	ldrh	r2, [r7, #6]
 80054fa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2200      	movs	r2, #0
 8005500:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2222      	movs	r2, #34	; 0x22
 8005506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d007      	beq.n	800552a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68da      	ldr	r2, [r3, #12]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005528:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695a      	ldr	r2, [r3, #20]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f042 0201 	orr.w	r2, r2, #1
 8005538:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	68da      	ldr	r2, [r3, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f042 0220 	orr.w	r2, r2, #32
 8005548:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3714      	adds	r7, #20
 8005550:	46bd      	mov	sp, r7
 8005552:	bc80      	pop	{r7}
 8005554:	4770      	bx	lr
	...

08005558 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b098      	sub	sp, #96	; 0x60
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	4613      	mov	r3, r2
 8005564:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	88fa      	ldrh	r2, [r7, #6]
 8005570:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2222      	movs	r2, #34	; 0x22
 800557c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005584:	4a40      	ldr	r2, [pc, #256]	; (8005688 <UART_Start_Receive_DMA+0x130>)
 8005586:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800558c:	4a3f      	ldr	r2, [pc, #252]	; (800568c <UART_Start_Receive_DMA+0x134>)
 800558e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005594:	4a3e      	ldr	r2, [pc, #248]	; (8005690 <UART_Start_Receive_DMA+0x138>)
 8005596:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559c:	2200      	movs	r2, #0
 800559e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80055a0:	f107 0308 	add.w	r3, r7, #8
 80055a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	3304      	adds	r3, #4
 80055b0:	4619      	mov	r1, r3
 80055b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	88fb      	ldrh	r3, [r7, #6]
 80055b8:	f7fc fd22 	bl	8002000 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80055bc:	2300      	movs	r3, #0
 80055be:	613b      	str	r3, [r7, #16]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	613b      	str	r3, [r7, #16]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	613b      	str	r3, [r7, #16]
 80055d0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d019      	beq.n	8005616 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	330c      	adds	r3, #12
 80055e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055ec:	e853 3f00 	ldrex	r3, [r3]
 80055f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055f8:	65bb      	str	r3, [r7, #88]	; 0x58
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	330c      	adds	r3, #12
 8005600:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005602:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005604:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005608:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800560a:	e841 2300 	strex	r3, r2, [r1]
 800560e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005610:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e5      	bne.n	80055e2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3314      	adds	r3, #20
 800561c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005620:	e853 3f00 	ldrex	r3, [r3]
 8005624:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005628:	f043 0301 	orr.w	r3, r3, #1
 800562c:	657b      	str	r3, [r7, #84]	; 0x54
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	3314      	adds	r3, #20
 8005634:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005636:	63ba      	str	r2, [r7, #56]	; 0x38
 8005638:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800563c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e5      	bne.n	8005616 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3314      	adds	r3, #20
 8005650:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	e853 3f00 	ldrex	r3, [r3]
 8005658:	617b      	str	r3, [r7, #20]
   return(result);
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005660:	653b      	str	r3, [r7, #80]	; 0x50
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	3314      	adds	r3, #20
 8005668:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800566a:	627a      	str	r2, [r7, #36]	; 0x24
 800566c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566e:	6a39      	ldr	r1, [r7, #32]
 8005670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005672:	e841 2300 	strex	r3, r2, [r1]
 8005676:	61fb      	str	r3, [r7, #28]
   return(result);
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1e5      	bne.n	800564a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3760      	adds	r7, #96	; 0x60
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	08005211 	.word	0x08005211
 800568c:	08005337 	.word	0x08005337
 8005690:	0800536d 	.word	0x0800536d

08005694 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005694:	b480      	push	{r7}
 8005696:	b089      	sub	sp, #36	; 0x24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	330c      	adds	r3, #12
 80056a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	e853 3f00 	ldrex	r3, [r3]
 80056aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80056b2:	61fb      	str	r3, [r7, #28]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	61ba      	str	r2, [r7, #24]
 80056be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c0:	6979      	ldr	r1, [r7, #20]
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	e841 2300 	strex	r3, r2, [r1]
 80056c8:	613b      	str	r3, [r7, #16]
   return(result);
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1e5      	bne.n	800569c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80056d8:	bf00      	nop
 80056da:	3724      	adds	r7, #36	; 0x24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b095      	sub	sp, #84	; 0x54
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	330c      	adds	r3, #12
 80056f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056f4:	e853 3f00 	ldrex	r3, [r3]
 80056f8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005700:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	330c      	adds	r3, #12
 8005708:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800570a:	643a      	str	r2, [r7, #64]	; 0x40
 800570c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800570e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005710:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005712:	e841 2300 	strex	r3, r2, [r1]
 8005716:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800571a:	2b00      	cmp	r3, #0
 800571c:	d1e5      	bne.n	80056ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	3314      	adds	r3, #20
 8005724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	e853 3f00 	ldrex	r3, [r3]
 800572c:	61fb      	str	r3, [r7, #28]
   return(result);
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	f023 0301 	bic.w	r3, r3, #1
 8005734:	64bb      	str	r3, [r7, #72]	; 0x48
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	3314      	adds	r3, #20
 800573c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800573e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005740:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005744:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800574c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e5      	bne.n	800571e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005756:	2b01      	cmp	r3, #1
 8005758:	d119      	bne.n	800578e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	330c      	adds	r3, #12
 8005760:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	e853 3f00 	ldrex	r3, [r3]
 8005768:	60bb      	str	r3, [r7, #8]
   return(result);
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f023 0310 	bic.w	r3, r3, #16
 8005770:	647b      	str	r3, [r7, #68]	; 0x44
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	330c      	adds	r3, #12
 8005778:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800577a:	61ba      	str	r2, [r7, #24]
 800577c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	6979      	ldr	r1, [r7, #20]
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	613b      	str	r3, [r7, #16]
   return(result);
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e5      	bne.n	800575a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2220      	movs	r2, #32
 8005792:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800579c:	bf00      	nop
 800579e:	3754      	adds	r7, #84	; 0x54
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bc80      	pop	{r7}
 80057a4:	4770      	bx	lr

080057a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b084      	sub	sp, #16
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f7ff fd11 	bl	80051e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057c6:	bf00      	nop
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}

080057ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057ce:	b480      	push	{r7}
 80057d0:	b085      	sub	sp, #20
 80057d2:	af00      	add	r7, sp, #0
 80057d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b21      	cmp	r3, #33	; 0x21
 80057e0:	d13e      	bne.n	8005860 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057ea:	d114      	bne.n	8005816 <UART_Transmit_IT+0x48>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	691b      	ldr	r3, [r3, #16]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d110      	bne.n	8005816 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a1b      	ldr	r3, [r3, #32]
 80057f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	881b      	ldrh	r3, [r3, #0]
 80057fe:	461a      	mov	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005808:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	1c9a      	adds	r2, r3, #2
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	621a      	str	r2, [r3, #32]
 8005814:	e008      	b.n	8005828 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	1c59      	adds	r1, r3, #1
 800581c:	687a      	ldr	r2, [r7, #4]
 800581e:	6211      	str	r1, [r2, #32]
 8005820:	781a      	ldrb	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800582c:	b29b      	uxth	r3, r3
 800582e:	3b01      	subs	r3, #1
 8005830:	b29b      	uxth	r3, r3
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	4619      	mov	r1, r3
 8005836:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005838:	2b00      	cmp	r3, #0
 800583a:	d10f      	bne.n	800585c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68da      	ldr	r2, [r3, #12]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800584a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800585a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800585c:	2300      	movs	r3, #0
 800585e:	e000      	b.n	8005862 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005860:	2302      	movs	r3, #2
  }
}
 8005862:	4618      	mov	r0, r3
 8005864:	3714      	adds	r7, #20
 8005866:	46bd      	mov	sp, r7
 8005868:	bc80      	pop	{r7}
 800586a:	4770      	bx	lr

0800586c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005882:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2220      	movs	r2, #32
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f7ff fc99 	bl	80051c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3708      	adds	r7, #8
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b08c      	sub	sp, #48	; 0x30
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b22      	cmp	r3, #34	; 0x22
 80058ae:	f040 80ab 	bne.w	8005a08 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058ba:	d117      	bne.n	80058ec <UART_Receive_IT+0x50>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d113      	bne.n	80058ec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058c4:	2300      	movs	r3, #0
 80058c6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058cc:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058da:	b29a      	uxth	r2, r3
 80058dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058de:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058e4:	1c9a      	adds	r2, r3, #2
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	629a      	str	r2, [r3, #40]	; 0x28
 80058ea:	e026      	b.n	800593a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80058f2:	2300      	movs	r3, #0
 80058f4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058fe:	d007      	beq.n	8005910 <UART_Receive_IT+0x74>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10a      	bne.n	800591e <UART_Receive_IT+0x82>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d106      	bne.n	800591e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	b2da      	uxtb	r2, r3
 8005918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800591a:	701a      	strb	r2, [r3, #0]
 800591c:	e008      	b.n	8005930 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	b2db      	uxtb	r3, r3
 8005926:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800592a:	b2da      	uxtb	r2, r3
 800592c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b29b      	uxth	r3, r3
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	4619      	mov	r1, r3
 8005948:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800594a:	2b00      	cmp	r3, #0
 800594c:	d15a      	bne.n	8005a04 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0220 	bic.w	r2, r2, #32
 800595c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68da      	ldr	r2, [r3, #12]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800596c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695a      	ldr	r2, [r3, #20]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 0201 	bic.w	r2, r2, #1
 800597c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2220      	movs	r2, #32
 8005982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800598a:	2b01      	cmp	r3, #1
 800598c:	d135      	bne.n	80059fa <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	e853 3f00 	ldrex	r3, [r3]
 80059a2:	613b      	str	r3, [r7, #16]
   return(result);
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	f023 0310 	bic.w	r3, r3, #16
 80059aa:	627b      	str	r3, [r7, #36]	; 0x24
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	330c      	adds	r3, #12
 80059b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059b4:	623a      	str	r2, [r7, #32]
 80059b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b8:	69f9      	ldr	r1, [r7, #28]
 80059ba:	6a3a      	ldr	r2, [r7, #32]
 80059bc:	e841 2300 	strex	r3, r2, [r1]
 80059c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1e5      	bne.n	8005994 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0310 	and.w	r3, r3, #16
 80059d2:	2b10      	cmp	r3, #16
 80059d4:	d10a      	bne.n	80059ec <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059d6:	2300      	movs	r3, #0
 80059d8:	60fb      	str	r3, [r7, #12]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	60fb      	str	r3, [r7, #12]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	60fb      	str	r3, [r7, #12]
 80059ea:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80059f0:	4619      	mov	r1, r3
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f7ff fc01 	bl	80051fa <HAL_UARTEx_RxEventCallback>
 80059f8:	e002      	b.n	8005a00 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f7fb fe0c 	bl	8001618 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	e002      	b.n	8005a0a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005a04:	2300      	movs	r3, #0
 8005a06:	e000      	b.n	8005a0a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005a08:	2302      	movs	r3, #2
  }
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3730      	adds	r7, #48	; 0x30
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
	...

08005a14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a18:	b0c0      	sub	sp, #256	; 0x100
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a30:	68d9      	ldr	r1, [r3, #12]
 8005a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	ea40 0301 	orr.w	r3, r0, r1
 8005a3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	431a      	orrs	r2, r3
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	431a      	orrs	r2, r3
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a6c:	f021 010c 	bic.w	r1, r1, #12
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a7a:	430b      	orrs	r3, r1
 8005a7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695b      	ldr	r3, [r3, #20]
 8005a86:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a8e:	6999      	ldr	r1, [r3, #24]
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	ea40 0301 	orr.w	r3, r0, r1
 8005a9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	4b91      	ldr	r3, [pc, #580]	; (8005ce8 <UART_SetConfig+0x2d4>)
 8005aa4:	429a      	cmp	r2, r3
 8005aa6:	d005      	beq.n	8005ab4 <UART_SetConfig+0xa0>
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	4b8f      	ldr	r3, [pc, #572]	; (8005cec <UART_SetConfig+0x2d8>)
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d104      	bne.n	8005abe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ab4:	f7fe ff76 	bl	80049a4 <HAL_RCC_GetPCLK2Freq>
 8005ab8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005abc:	e003      	b.n	8005ac6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005abe:	f7fe ff5d 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 8005ac2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ad0:	f040 8110 	bne.w	8005cf4 <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ad4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ade:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005ae2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005ae6:	4622      	mov	r2, r4
 8005ae8:	462b      	mov	r3, r5
 8005aea:	1891      	adds	r1, r2, r2
 8005aec:	65b9      	str	r1, [r7, #88]	; 0x58
 8005aee:	415b      	adcs	r3, r3
 8005af0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005af2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005af6:	4620      	mov	r0, r4
 8005af8:	4629      	mov	r1, r5
 8005afa:	4604      	mov	r4, r0
 8005afc:	eb12 0804 	adds.w	r8, r2, r4
 8005b00:	460c      	mov	r4, r1
 8005b02:	eb43 0904 	adc.w	r9, r3, r4
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	f04f 0300 	mov.w	r3, #0
 8005b0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b1a:	4690      	mov	r8, r2
 8005b1c:	4699      	mov	r9, r3
 8005b1e:	4603      	mov	r3, r0
 8005b20:	eb18 0303 	adds.w	r3, r8, r3
 8005b24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	eb49 0303 	adc.w	r3, r9, r3
 8005b2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b46:	460b      	mov	r3, r1
 8005b48:	18db      	adds	r3, r3, r3
 8005b4a:	653b      	str	r3, [r7, #80]	; 0x50
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	eb42 0303 	adc.w	r3, r2, r3
 8005b52:	657b      	str	r3, [r7, #84]	; 0x54
 8005b54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b5c:	f7fa fb88 	bl	8000270 <__aeabi_uldivmod>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4b62      	ldr	r3, [pc, #392]	; (8005cf0 <UART_SetConfig+0x2dc>)
 8005b66:	fba3 2302 	umull	r2, r3, r3, r2
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	011c      	lsls	r4, r3, #4
 8005b6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b72:	2200      	movs	r2, #0
 8005b74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b80:	4642      	mov	r2, r8
 8005b82:	464b      	mov	r3, r9
 8005b84:	1891      	adds	r1, r2, r2
 8005b86:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b88:	415b      	adcs	r3, r3
 8005b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b90:	4645      	mov	r5, r8
 8005b92:	eb12 0a05 	adds.w	sl, r2, r5
 8005b96:	4640      	mov	r0, r8
 8005b98:	4649      	mov	r1, r9
 8005b9a:	460d      	mov	r5, r1
 8005b9c:	eb43 0b05 	adc.w	fp, r3, r5
 8005ba0:	f04f 0200 	mov.w	r2, #0
 8005ba4:	f04f 0300 	mov.w	r3, #0
 8005ba8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bb4:	4692      	mov	sl, r2
 8005bb6:	469b      	mov	fp, r3
 8005bb8:	4603      	mov	r3, r0
 8005bba:	eb1a 0303 	adds.w	r3, sl, r3
 8005bbe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	eb4b 0303 	adc.w	r3, fp, r3
 8005bc8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bd8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005bdc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005be0:	460b      	mov	r3, r1
 8005be2:	18db      	adds	r3, r3, r3
 8005be4:	643b      	str	r3, [r7, #64]	; 0x40
 8005be6:	4613      	mov	r3, r2
 8005be8:	eb42 0303 	adc.w	r3, r2, r3
 8005bec:	647b      	str	r3, [r7, #68]	; 0x44
 8005bee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bf2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bf6:	f7fa fb3b 	bl	8000270 <__aeabi_uldivmod>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4611      	mov	r1, r2
 8005c00:	4b3b      	ldr	r3, [pc, #236]	; (8005cf0 <UART_SetConfig+0x2dc>)
 8005c02:	fba3 2301 	umull	r2, r3, r3, r1
 8005c06:	095b      	lsrs	r3, r3, #5
 8005c08:	2264      	movs	r2, #100	; 0x64
 8005c0a:	fb02 f303 	mul.w	r3, r2, r3
 8005c0e:	1acb      	subs	r3, r1, r3
 8005c10:	00db      	lsls	r3, r3, #3
 8005c12:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c16:	4b36      	ldr	r3, [pc, #216]	; (8005cf0 <UART_SetConfig+0x2dc>)
 8005c18:	fba3 2302 	umull	r2, r3, r3, r2
 8005c1c:	095b      	lsrs	r3, r3, #5
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c24:	441c      	add	r4, r3
 8005c26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c30:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c38:	4642      	mov	r2, r8
 8005c3a:	464b      	mov	r3, r9
 8005c3c:	1891      	adds	r1, r2, r2
 8005c3e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c40:	415b      	adcs	r3, r3
 8005c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c48:	4641      	mov	r1, r8
 8005c4a:	1851      	adds	r1, r2, r1
 8005c4c:	6339      	str	r1, [r7, #48]	; 0x30
 8005c4e:	4649      	mov	r1, r9
 8005c50:	414b      	adcs	r3, r1
 8005c52:	637b      	str	r3, [r7, #52]	; 0x34
 8005c54:	f04f 0200 	mov.w	r2, #0
 8005c58:	f04f 0300 	mov.w	r3, #0
 8005c5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c60:	4659      	mov	r1, fp
 8005c62:	00cb      	lsls	r3, r1, #3
 8005c64:	4655      	mov	r5, sl
 8005c66:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005c6a:	4651      	mov	r1, sl
 8005c6c:	00ca      	lsls	r2, r1, #3
 8005c6e:	4610      	mov	r0, r2
 8005c70:	4619      	mov	r1, r3
 8005c72:	4603      	mov	r3, r0
 8005c74:	4642      	mov	r2, r8
 8005c76:	189b      	adds	r3, r3, r2
 8005c78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c7c:	464b      	mov	r3, r9
 8005c7e:	460a      	mov	r2, r1
 8005c80:	eb42 0303 	adc.w	r3, r2, r3
 8005c84:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c94:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005c98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	18db      	adds	r3, r3, r3
 8005ca0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	eb42 0303 	adc.w	r3, r2, r3
 8005ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005caa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005cae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005cb2:	f7fa fadd 	bl	8000270 <__aeabi_uldivmod>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	460b      	mov	r3, r1
 8005cba:	4b0d      	ldr	r3, [pc, #52]	; (8005cf0 <UART_SetConfig+0x2dc>)
 8005cbc:	fba3 1302 	umull	r1, r3, r3, r2
 8005cc0:	095b      	lsrs	r3, r3, #5
 8005cc2:	2164      	movs	r1, #100	; 0x64
 8005cc4:	fb01 f303 	mul.w	r3, r1, r3
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	00db      	lsls	r3, r3, #3
 8005ccc:	3332      	adds	r3, #50	; 0x32
 8005cce:	4a08      	ldr	r2, [pc, #32]	; (8005cf0 <UART_SetConfig+0x2dc>)
 8005cd0:	fba2 2303 	umull	r2, r3, r2, r3
 8005cd4:	095b      	lsrs	r3, r3, #5
 8005cd6:	f003 0207 	and.w	r2, r3, #7
 8005cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4422      	add	r2, r4
 8005ce2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ce4:	e109      	b.n	8005efa <UART_SetConfig+0x4e6>
 8005ce6:	bf00      	nop
 8005ce8:	40011000 	.word	0x40011000
 8005cec:	40011400 	.word	0x40011400
 8005cf0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005cfe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d06:	4642      	mov	r2, r8
 8005d08:	464b      	mov	r3, r9
 8005d0a:	1891      	adds	r1, r2, r2
 8005d0c:	6239      	str	r1, [r7, #32]
 8005d0e:	415b      	adcs	r3, r3
 8005d10:	627b      	str	r3, [r7, #36]	; 0x24
 8005d12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d16:	4641      	mov	r1, r8
 8005d18:	1854      	adds	r4, r2, r1
 8005d1a:	46cc      	mov	ip, r9
 8005d1c:	eb43 050c 	adc.w	r5, r3, ip
 8005d20:	f04f 0200 	mov.w	r2, #0
 8005d24:	f04f 0300 	mov.w	r3, #0
 8005d28:	00eb      	lsls	r3, r5, #3
 8005d2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d2e:	00e2      	lsls	r2, r4, #3
 8005d30:	4614      	mov	r4, r2
 8005d32:	461d      	mov	r5, r3
 8005d34:	4640      	mov	r0, r8
 8005d36:	4649      	mov	r1, r9
 8005d38:	4603      	mov	r3, r0
 8005d3a:	18e3      	adds	r3, r4, r3
 8005d3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d40:	460b      	mov	r3, r1
 8005d42:	eb45 0303 	adc.w	r3, r5, r3
 8005d46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	2200      	movs	r2, #0
 8005d52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d5a:	f04f 0200 	mov.w	r2, #0
 8005d5e:	f04f 0300 	mov.w	r3, #0
 8005d62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d66:	4629      	mov	r1, r5
 8005d68:	008b      	lsls	r3, r1, #2
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	4629      	mov	r1, r5
 8005d6e:	4604      	mov	r4, r0
 8005d70:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8005d74:	4601      	mov	r1, r0
 8005d76:	008a      	lsls	r2, r1, #2
 8005d78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d7c:	f7fa fa78 	bl	8000270 <__aeabi_uldivmod>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4b60      	ldr	r3, [pc, #384]	; (8005f08 <UART_SetConfig+0x4f4>)
 8005d86:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	011c      	lsls	r4, r3, #4
 8005d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d92:	2200      	movs	r2, #0
 8005d94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005da0:	4642      	mov	r2, r8
 8005da2:	464b      	mov	r3, r9
 8005da4:	1891      	adds	r1, r2, r2
 8005da6:	61b9      	str	r1, [r7, #24]
 8005da8:	415b      	adcs	r3, r3
 8005daa:	61fb      	str	r3, [r7, #28]
 8005dac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005db0:	4641      	mov	r1, r8
 8005db2:	1851      	adds	r1, r2, r1
 8005db4:	6139      	str	r1, [r7, #16]
 8005db6:	4649      	mov	r1, r9
 8005db8:	414b      	adcs	r3, r1
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	f04f 0200 	mov.w	r2, #0
 8005dc0:	f04f 0300 	mov.w	r3, #0
 8005dc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dc8:	4659      	mov	r1, fp
 8005dca:	00cb      	lsls	r3, r1, #3
 8005dcc:	4655      	mov	r5, sl
 8005dce:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005dd2:	4651      	mov	r1, sl
 8005dd4:	00ca      	lsls	r2, r1, #3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4603      	mov	r3, r0
 8005ddc:	4642      	mov	r2, r8
 8005dde:	189b      	adds	r3, r3, r2
 8005de0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005de4:	464b      	mov	r3, r9
 8005de6:	460a      	mov	r2, r1
 8005de8:	eb42 0303 	adc.w	r3, r2, r3
 8005dec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dfa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e08:	4649      	mov	r1, r9
 8005e0a:	008b      	lsls	r3, r1, #2
 8005e0c:	4645      	mov	r5, r8
 8005e0e:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005e12:	4641      	mov	r1, r8
 8005e14:	008a      	lsls	r2, r1, #2
 8005e16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e1a:	f7fa fa29 	bl	8000270 <__aeabi_uldivmod>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	4b39      	ldr	r3, [pc, #228]	; (8005f08 <UART_SetConfig+0x4f4>)
 8005e24:	fba3 1302 	umull	r1, r3, r3, r2
 8005e28:	095b      	lsrs	r3, r3, #5
 8005e2a:	2164      	movs	r1, #100	; 0x64
 8005e2c:	fb01 f303 	mul.w	r3, r1, r3
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	011b      	lsls	r3, r3, #4
 8005e34:	3332      	adds	r3, #50	; 0x32
 8005e36:	4a34      	ldr	r2, [pc, #208]	; (8005f08 <UART_SetConfig+0x4f4>)
 8005e38:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3c:	095b      	lsrs	r3, r3, #5
 8005e3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e42:	441c      	add	r4, r3
 8005e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e48:	2200      	movs	r2, #0
 8005e4a:	673b      	str	r3, [r7, #112]	; 0x70
 8005e4c:	677a      	str	r2, [r7, #116]	; 0x74
 8005e4e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e52:	4642      	mov	r2, r8
 8005e54:	464b      	mov	r3, r9
 8005e56:	1891      	adds	r1, r2, r2
 8005e58:	60b9      	str	r1, [r7, #8]
 8005e5a:	415b      	adcs	r3, r3
 8005e5c:	60fb      	str	r3, [r7, #12]
 8005e5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e62:	4641      	mov	r1, r8
 8005e64:	1851      	adds	r1, r2, r1
 8005e66:	6039      	str	r1, [r7, #0]
 8005e68:	4649      	mov	r1, r9
 8005e6a:	414b      	adcs	r3, r1
 8005e6c:	607b      	str	r3, [r7, #4]
 8005e6e:	f04f 0200 	mov.w	r2, #0
 8005e72:	f04f 0300 	mov.w	r3, #0
 8005e76:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e7a:	4659      	mov	r1, fp
 8005e7c:	00cb      	lsls	r3, r1, #3
 8005e7e:	4655      	mov	r5, sl
 8005e80:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005e84:	4651      	mov	r1, sl
 8005e86:	00ca      	lsls	r2, r1, #3
 8005e88:	4610      	mov	r0, r2
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	4642      	mov	r2, r8
 8005e90:	189b      	adds	r3, r3, r2
 8005e92:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e94:	464b      	mov	r3, r9
 8005e96:	460a      	mov	r2, r1
 8005e98:	eb42 0303 	adc.w	r3, r2, r3
 8005e9c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	663b      	str	r3, [r7, #96]	; 0x60
 8005ea8:	667a      	str	r2, [r7, #100]	; 0x64
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005eb6:	4649      	mov	r1, r9
 8005eb8:	008b      	lsls	r3, r1, #2
 8005eba:	4645      	mov	r5, r8
 8005ebc:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 8005ec0:	4641      	mov	r1, r8
 8005ec2:	008a      	lsls	r2, r1, #2
 8005ec4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ec8:	f7fa f9d2 	bl	8000270 <__aeabi_uldivmod>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4b0d      	ldr	r3, [pc, #52]	; (8005f08 <UART_SetConfig+0x4f4>)
 8005ed2:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	2164      	movs	r1, #100	; 0x64
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	3332      	adds	r3, #50	; 0x32
 8005ee4:	4a08      	ldr	r2, [pc, #32]	; (8005f08 <UART_SetConfig+0x4f4>)
 8005ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	f003 020f 	and.w	r2, r3, #15
 8005ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4422      	add	r2, r4
 8005ef8:	609a      	str	r2, [r3, #8]
}
 8005efa:	bf00      	nop
 8005efc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f00:	46bd      	mov	sp, r7
 8005f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f06:	bf00      	nop
 8005f08:	51eb851f 	.word	0x51eb851f

08005f0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f0c:	b084      	sub	sp, #16
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	f107 001c 	add.w	r0, r7, #28
 8005f1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d122      	bne.n	8005f6a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f28:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005f38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d105      	bne.n	8005f5e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f001 fbd6 	bl	8007710 <USB_CoreReset>
 8005f64:	4603      	mov	r3, r0
 8005f66:	73fb      	strb	r3, [r7, #15]
 8005f68:	e01a      	b.n	8005fa0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f001 fbca 	bl	8007710 <USB_CoreReset>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d106      	bne.n	8005f94 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f8a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	639a      	str	r2, [r3, #56]	; 0x38
 8005f92:	e005      	b.n	8005fa0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f98:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d10b      	bne.n	8005fbe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f043 0206 	orr.w	r2, r3, #6
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f043 0220 	orr.w	r2, r3, #32
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fca:	b004      	add	sp, #16
 8005fcc:	4770      	bx	lr
	...

08005fd0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005fde:	79fb      	ldrb	r3, [r7, #7]
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d165      	bne.n	80060b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	4a41      	ldr	r2, [pc, #260]	; (80060ec <USB_SetTurnaroundTime+0x11c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d906      	bls.n	8005ffa <USB_SetTurnaroundTime+0x2a>
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4a40      	ldr	r2, [pc, #256]	; (80060f0 <USB_SetTurnaroundTime+0x120>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d202      	bcs.n	8005ffa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005ff4:	230f      	movs	r3, #15
 8005ff6:	617b      	str	r3, [r7, #20]
 8005ff8:	e062      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	4a3c      	ldr	r2, [pc, #240]	; (80060f0 <USB_SetTurnaroundTime+0x120>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d306      	bcc.n	8006010 <USB_SetTurnaroundTime+0x40>
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	4a3b      	ldr	r2, [pc, #236]	; (80060f4 <USB_SetTurnaroundTime+0x124>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d202      	bcs.n	8006010 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800600a:	230e      	movs	r3, #14
 800600c:	617b      	str	r3, [r7, #20]
 800600e:	e057      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	4a38      	ldr	r2, [pc, #224]	; (80060f4 <USB_SetTurnaroundTime+0x124>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d306      	bcc.n	8006026 <USB_SetTurnaroundTime+0x56>
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	4a37      	ldr	r2, [pc, #220]	; (80060f8 <USB_SetTurnaroundTime+0x128>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d202      	bcs.n	8006026 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006020:	230d      	movs	r3, #13
 8006022:	617b      	str	r3, [r7, #20]
 8006024:	e04c      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	4a33      	ldr	r2, [pc, #204]	; (80060f8 <USB_SetTurnaroundTime+0x128>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d306      	bcc.n	800603c <USB_SetTurnaroundTime+0x6c>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	4a32      	ldr	r2, [pc, #200]	; (80060fc <USB_SetTurnaroundTime+0x12c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d802      	bhi.n	800603c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006036:	230c      	movs	r3, #12
 8006038:	617b      	str	r3, [r7, #20]
 800603a:	e041      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	4a2f      	ldr	r2, [pc, #188]	; (80060fc <USB_SetTurnaroundTime+0x12c>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d906      	bls.n	8006052 <USB_SetTurnaroundTime+0x82>
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	4a2e      	ldr	r2, [pc, #184]	; (8006100 <USB_SetTurnaroundTime+0x130>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d802      	bhi.n	8006052 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800604c:	230b      	movs	r3, #11
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	e036      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	4a2a      	ldr	r2, [pc, #168]	; (8006100 <USB_SetTurnaroundTime+0x130>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d906      	bls.n	8006068 <USB_SetTurnaroundTime+0x98>
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	4a29      	ldr	r2, [pc, #164]	; (8006104 <USB_SetTurnaroundTime+0x134>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d802      	bhi.n	8006068 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006062:	230a      	movs	r3, #10
 8006064:	617b      	str	r3, [r7, #20]
 8006066:	e02b      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	4a26      	ldr	r2, [pc, #152]	; (8006104 <USB_SetTurnaroundTime+0x134>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d906      	bls.n	800607e <USB_SetTurnaroundTime+0xae>
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	4a25      	ldr	r2, [pc, #148]	; (8006108 <USB_SetTurnaroundTime+0x138>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d202      	bcs.n	800607e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006078:	2309      	movs	r3, #9
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	e020      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	4a21      	ldr	r2, [pc, #132]	; (8006108 <USB_SetTurnaroundTime+0x138>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d306      	bcc.n	8006094 <USB_SetTurnaroundTime+0xc4>
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	4a20      	ldr	r2, [pc, #128]	; (800610c <USB_SetTurnaroundTime+0x13c>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d802      	bhi.n	8006094 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800608e:	2308      	movs	r3, #8
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	e015      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	4a1d      	ldr	r2, [pc, #116]	; (800610c <USB_SetTurnaroundTime+0x13c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d906      	bls.n	80060aa <USB_SetTurnaroundTime+0xda>
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4a1c      	ldr	r2, [pc, #112]	; (8006110 <USB_SetTurnaroundTime+0x140>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d202      	bcs.n	80060aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80060a4:	2307      	movs	r3, #7
 80060a6:	617b      	str	r3, [r7, #20]
 80060a8:	e00a      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80060aa:	2306      	movs	r3, #6
 80060ac:	617b      	str	r3, [r7, #20]
 80060ae:	e007      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80060b0:	79fb      	ldrb	r3, [r7, #7]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d102      	bne.n	80060bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80060b6:	2309      	movs	r3, #9
 80060b8:	617b      	str	r3, [r7, #20]
 80060ba:	e001      	b.n	80060c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80060bc:	2309      	movs	r3, #9
 80060be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	029b      	lsls	r3, r3, #10
 80060d4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80060d8:	431a      	orrs	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	371c      	adds	r7, #28
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bc80      	pop	{r7}
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	00d8acbf 	.word	0x00d8acbf
 80060f0:	00e4e1c0 	.word	0x00e4e1c0
 80060f4:	00f42400 	.word	0x00f42400
 80060f8:	01067380 	.word	0x01067380
 80060fc:	011a499f 	.word	0x011a499f
 8006100:	01312cff 	.word	0x01312cff
 8006104:	014ca43f 	.word	0x014ca43f
 8006108:	016e3600 	.word	0x016e3600
 800610c:	01a6ab1f 	.word	0x01a6ab1f
 8006110:	01e84800 	.word	0x01e84800

08006114 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	f043 0201 	orr.w	r2, r3, #1
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	370c      	adds	r7, #12
 800612e:	46bd      	mov	sp, r7
 8006130:	bc80      	pop	{r7}
 8006132:	4770      	bx	lr

08006134 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f023 0201 	bic.w	r2, r3, #1
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006148:	2300      	movs	r3, #0
}
 800614a:	4618      	mov	r0, r3
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr

08006154 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	460b      	mov	r3, r1
 800615e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	68db      	ldr	r3, [r3, #12]
 8006168:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006170:	78fb      	ldrb	r3, [r7, #3]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d115      	bne.n	80061a2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006182:	2001      	movs	r0, #1
 8006184:	f7fb fccc 	bl	8001b20 <HAL_Delay>
      ms++;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	3301      	adds	r3, #1
 800618c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f001 fa33 	bl	80075fa <USB_GetMode>
 8006194:	4603      	mov	r3, r0
 8006196:	2b01      	cmp	r3, #1
 8006198:	d01e      	beq.n	80061d8 <USB_SetCurrentMode+0x84>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2b31      	cmp	r3, #49	; 0x31
 800619e:	d9f0      	bls.n	8006182 <USB_SetCurrentMode+0x2e>
 80061a0:	e01a      	b.n	80061d8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80061a2:	78fb      	ldrb	r3, [r7, #3]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d115      	bne.n	80061d4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80061b4:	2001      	movs	r0, #1
 80061b6:	f7fb fcb3 	bl	8001b20 <HAL_Delay>
      ms++;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	3301      	adds	r3, #1
 80061be:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f001 fa1a 	bl	80075fa <USB_GetMode>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d005      	beq.n	80061d8 <USB_SetCurrentMode+0x84>
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2b31      	cmp	r3, #49	; 0x31
 80061d0:	d9f0      	bls.n	80061b4 <USB_SetCurrentMode+0x60>
 80061d2:	e001      	b.n	80061d8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e005      	b.n	80061e4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2b32      	cmp	r3, #50	; 0x32
 80061dc:	d101      	bne.n	80061e2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e000      	b.n	80061e4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061ec:	b084      	sub	sp, #16
 80061ee:	b580      	push	{r7, lr}
 80061f0:	b086      	sub	sp, #24
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
 80061f6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80061fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061fe:	2300      	movs	r3, #0
 8006200:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006206:	2300      	movs	r3, #0
 8006208:	613b      	str	r3, [r7, #16]
 800620a:	e009      	b.n	8006220 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	3340      	adds	r3, #64	; 0x40
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4413      	add	r3, r2
 8006216:	2200      	movs	r2, #0
 8006218:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	3301      	adds	r3, #1
 800621e:	613b      	str	r3, [r7, #16]
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	2b0e      	cmp	r3, #14
 8006224:	d9f2      	bls.n	800620c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006228:	2b00      	cmp	r3, #0
 800622a:	d11c      	bne.n	8006266 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800623a:	f043 0302 	orr.w	r3, r3, #2
 800623e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006250:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	639a      	str	r2, [r3, #56]	; 0x38
 8006264:	e00b      	b.n	800627e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800626a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006276:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006284:	461a      	mov	r2, r3
 8006286:	2300      	movs	r3, #0
 8006288:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006290:	4619      	mov	r1, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006298:	461a      	mov	r2, r3
 800629a:	680b      	ldr	r3, [r1, #0]
 800629c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800629e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d10c      	bne.n	80062be <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80062a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d104      	bne.n	80062b4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80062aa:	2100      	movs	r1, #0
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f965 	bl	800657c <USB_SetDevSpeed>
 80062b2:	e008      	b.n	80062c6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80062b4:	2101      	movs	r1, #1
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 f960 	bl	800657c <USB_SetDevSpeed>
 80062bc:	e003      	b.n	80062c6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80062be:	2103      	movs	r1, #3
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 f95b 	bl	800657c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80062c6:	2110      	movs	r1, #16
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f8f3 	bl	80064b4 <USB_FlushTxFifo>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f000 f91f 	bl	800651c <USB_FlushRxFifo>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d001      	beq.n	80062e8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ee:	461a      	mov	r2, r3
 80062f0:	2300      	movs	r3, #0
 80062f2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062fa:	461a      	mov	r2, r3
 80062fc:	2300      	movs	r3, #0
 80062fe:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006306:	461a      	mov	r2, r3
 8006308:	2300      	movs	r3, #0
 800630a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800630c:	2300      	movs	r3, #0
 800630e:	613b      	str	r3, [r7, #16]
 8006310:	e043      	b.n	800639a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	015a      	lsls	r2, r3, #5
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	4413      	add	r3, r2
 800631a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006324:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006328:	d118      	bne.n	800635c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10a      	bne.n	8006346 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	015a      	lsls	r2, r3, #5
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4413      	add	r3, r2
 8006338:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800633c:	461a      	mov	r2, r3
 800633e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006342:	6013      	str	r3, [r2, #0]
 8006344:	e013      	b.n	800636e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006352:	461a      	mov	r2, r3
 8006354:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006358:	6013      	str	r3, [r2, #0]
 800635a:	e008      	b.n	800636e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	4413      	add	r3, r2
 8006364:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006368:	461a      	mov	r2, r3
 800636a:	2300      	movs	r3, #0
 800636c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	015a      	lsls	r2, r3, #5
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	4413      	add	r3, r2
 8006376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800637a:	461a      	mov	r2, r3
 800637c:	2300      	movs	r3, #0
 800637e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800638c:	461a      	mov	r2, r3
 800638e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006392:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	3301      	adds	r3, #1
 8006398:	613b      	str	r3, [r7, #16]
 800639a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d3b7      	bcc.n	8006312 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063a2:	2300      	movs	r3, #0
 80063a4:	613b      	str	r3, [r7, #16]
 80063a6:	e043      	b.n	8006430 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	015a      	lsls	r2, r3, #5
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4413      	add	r3, r2
 80063b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063be:	d118      	bne.n	80063f2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10a      	bne.n	80063dc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	015a      	lsls	r2, r3, #5
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	4413      	add	r3, r2
 80063ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063d2:	461a      	mov	r2, r3
 80063d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e013      	b.n	8006404 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	015a      	lsls	r2, r3, #5
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	4413      	add	r3, r2
 80063e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063e8:	461a      	mov	r2, r3
 80063ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80063ee:	6013      	str	r3, [r2, #0]
 80063f0:	e008      	b.n	8006404 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063fe:	461a      	mov	r2, r3
 8006400:	2300      	movs	r3, #0
 8006402:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	015a      	lsls	r2, r3, #5
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	4413      	add	r3, r2
 800640c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006410:	461a      	mov	r2, r3
 8006412:	2300      	movs	r3, #0
 8006414:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	015a      	lsls	r2, r3, #5
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	4413      	add	r3, r2
 800641e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006422:	461a      	mov	r2, r3
 8006424:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006428:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	3301      	adds	r3, #1
 800642e:	613b      	str	r3, [r7, #16]
 8006430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	429a      	cmp	r2, r3
 8006436:	d3b7      	bcc.n	80063a8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006446:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800644a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006458:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800645a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645c:	2b00      	cmp	r3, #0
 800645e:	d105      	bne.n	800646c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	f043 0210 	orr.w	r2, r3, #16
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	699a      	ldr	r2, [r3, #24]
 8006470:	4b0f      	ldr	r3, [pc, #60]	; (80064b0 <USB_DevInit+0x2c4>)
 8006472:	4313      	orrs	r3, r2
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006478:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	f043 0208 	orr.w	r2, r3, #8
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800648a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800648c:	2b01      	cmp	r3, #1
 800648e:	d107      	bne.n	80064a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	699b      	ldr	r3, [r3, #24]
 8006494:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006498:	f043 0304 	orr.w	r3, r3, #4
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80064a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80064a2:	4618      	mov	r0, r3
 80064a4:	3718      	adds	r7, #24
 80064a6:	46bd      	mov	sp, r7
 80064a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064ac:	b004      	add	sp, #16
 80064ae:	4770      	bx	lr
 80064b0:	803c3800 	.word	0x803c3800

080064b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b085      	sub	sp, #20
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064be:	2300      	movs	r3, #0
 80064c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	3301      	adds	r3, #1
 80064c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	4a13      	ldr	r2, [pc, #76]	; (8006518 <USB_FlushTxFifo+0x64>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d901      	bls.n	80064d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e01b      	b.n	800650c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	691b      	ldr	r3, [r3, #16]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	daf2      	bge.n	80064c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064dc:	2300      	movs	r3, #0
 80064de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	019b      	lsls	r3, r3, #6
 80064e4:	f043 0220 	orr.w	r2, r3, #32
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	3301      	adds	r3, #1
 80064f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	4a08      	ldr	r2, [pc, #32]	; (8006518 <USB_FlushTxFifo+0x64>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d901      	bls.n	80064fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e006      	b.n	800650c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b20      	cmp	r3, #32
 8006508:	d0f0      	beq.n	80064ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3714      	adds	r7, #20
 8006510:	46bd      	mov	sp, r7
 8006512:	bc80      	pop	{r7}
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop
 8006518:	00030d40 	.word	0x00030d40

0800651c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800651c:	b480      	push	{r7}
 800651e:	b085      	sub	sp, #20
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006524:	2300      	movs	r3, #0
 8006526:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	3301      	adds	r3, #1
 800652c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	4a11      	ldr	r2, [pc, #68]	; (8006578 <USB_FlushRxFifo+0x5c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d901      	bls.n	800653a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e018      	b.n	800656c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	2b00      	cmp	r3, #0
 8006540:	daf2      	bge.n	8006528 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2210      	movs	r2, #16
 800654a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	3301      	adds	r3, #1
 8006550:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	4a08      	ldr	r2, [pc, #32]	; (8006578 <USB_FlushRxFifo+0x5c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d901      	bls.n	800655e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800655a:	2303      	movs	r3, #3
 800655c:	e006      	b.n	800656c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	f003 0310 	and.w	r3, r3, #16
 8006566:	2b10      	cmp	r3, #16
 8006568:	d0f0      	beq.n	800654c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	bc80      	pop	{r7}
 8006574:	4770      	bx	lr
 8006576:	bf00      	nop
 8006578:	00030d40 	.word	0x00030d40

0800657c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800657c:	b480      	push	{r7}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	460b      	mov	r3, r1
 8006586:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	78fb      	ldrb	r3, [r7, #3]
 8006596:	68f9      	ldr	r1, [r7, #12]
 8006598:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800659c:	4313      	orrs	r3, r2
 800659e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bc80      	pop	{r7}
 80065aa:	4770      	bx	lr

080065ac <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b087      	sub	sp, #28
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f003 0306 	and.w	r3, r3, #6
 80065c4:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d102      	bne.n	80065d2 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80065cc:	2300      	movs	r3, #0
 80065ce:	75fb      	strb	r3, [r7, #23]
 80065d0:	e00a      	b.n	80065e8 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d002      	beq.n	80065de <USB_GetDevSpeed+0x32>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2b06      	cmp	r3, #6
 80065dc:	d102      	bne.n	80065e4 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80065de:	2302      	movs	r3, #2
 80065e0:	75fb      	strb	r3, [r7, #23]
 80065e2:	e001      	b.n	80065e8 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80065e4:	230f      	movs	r3, #15
 80065e6:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80065e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	371c      	adds	r7, #28
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bc80      	pop	{r7}
 80065f2:	4770      	bx	lr

080065f4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b085      	sub	sp, #20
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	785b      	ldrb	r3, [r3, #1]
 800660c:	2b01      	cmp	r3, #1
 800660e:	d13a      	bne.n	8006686 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006616:	69da      	ldr	r2, [r3, #28]
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	f003 030f 	and.w	r3, r3, #15
 8006620:	2101      	movs	r1, #1
 8006622:	fa01 f303 	lsl.w	r3, r1, r3
 8006626:	b29b      	uxth	r3, r3
 8006628:	68f9      	ldr	r1, [r7, #12]
 800662a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800662e:	4313      	orrs	r3, r2
 8006630:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	015a      	lsls	r2, r3, #5
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	4413      	add	r3, r2
 800663a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006644:	2b00      	cmp	r3, #0
 8006646:	d155      	bne.n	80066f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	015a      	lsls	r2, r3, #5
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4413      	add	r3, r2
 8006650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	791b      	ldrb	r3, [r3, #4]
 8006662:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006664:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	059b      	lsls	r3, r3, #22
 800666a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800666c:	4313      	orrs	r3, r2
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	0151      	lsls	r1, r2, #5
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	440a      	add	r2, r1
 8006676:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800667a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800667e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006682:	6013      	str	r3, [r2, #0]
 8006684:	e036      	b.n	80066f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800668c:	69da      	ldr	r2, [r3, #28]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	f003 030f 	and.w	r3, r3, #15
 8006696:	2101      	movs	r1, #1
 8006698:	fa01 f303 	lsl.w	r3, r1, r3
 800669c:	041b      	lsls	r3, r3, #16
 800669e:	68f9      	ldr	r1, [r7, #12]
 80066a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066a4:	4313      	orrs	r3, r2
 80066a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	015a      	lsls	r2, r3, #5
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4413      	add	r3, r2
 80066b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d11a      	bne.n	80066f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	015a      	lsls	r2, r3, #5
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	791b      	ldrb	r3, [r3, #4]
 80066d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80066da:	430b      	orrs	r3, r1
 80066dc:	4313      	orrs	r3, r2
 80066de:	68ba      	ldr	r2, [r7, #8]
 80066e0:	0151      	lsls	r1, r2, #5
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	440a      	add	r2, r1
 80066e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80066ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bc80      	pop	{r7}
 80066fe:	4770      	bx	lr

08006700 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
 8006708:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	785b      	ldrb	r3, [r3, #1]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d161      	bne.n	80067e0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	015a      	lsls	r2, r3, #5
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4413      	add	r3, r2
 8006724:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800672e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006732:	d11f      	bne.n	8006774 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	015a      	lsls	r2, r3, #5
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	4413      	add	r3, r2
 800673c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	68ba      	ldr	r2, [r7, #8]
 8006744:	0151      	lsls	r1, r2, #5
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	440a      	add	r2, r1
 800674a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800674e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006752:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	4413      	add	r3, r2
 800675c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68ba      	ldr	r2, [r7, #8]
 8006764:	0151      	lsls	r1, r2, #5
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	440a      	add	r2, r1
 800676a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800676e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006772:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800677a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	f003 030f 	and.w	r3, r3, #15
 8006784:	2101      	movs	r1, #1
 8006786:	fa01 f303 	lsl.w	r3, r1, r3
 800678a:	b29b      	uxth	r3, r3
 800678c:	43db      	mvns	r3, r3
 800678e:	68f9      	ldr	r1, [r7, #12]
 8006790:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006794:	4013      	ands	r3, r2
 8006796:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800679e:	69da      	ldr	r2, [r3, #28]
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	f003 030f 	and.w	r3, r3, #15
 80067a8:	2101      	movs	r1, #1
 80067aa:	fa01 f303 	lsl.w	r3, r1, r3
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	43db      	mvns	r3, r3
 80067b2:	68f9      	ldr	r1, [r7, #12]
 80067b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80067b8:	4013      	ands	r3, r2
 80067ba:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	015a      	lsls	r2, r3, #5
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	4413      	add	r3, r2
 80067c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	0159      	lsls	r1, r3, #5
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	440b      	add	r3, r1
 80067d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067d6:	4619      	mov	r1, r3
 80067d8:	4b35      	ldr	r3, [pc, #212]	; (80068b0 <USB_DeactivateEndpoint+0x1b0>)
 80067da:	4013      	ands	r3, r2
 80067dc:	600b      	str	r3, [r1, #0]
 80067de:	e060      	b.n	80068a2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	015a      	lsls	r2, r3, #5
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	4413      	add	r3, r2
 80067e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80067f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80067f6:	d11f      	bne.n	8006838 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	015a      	lsls	r2, r3, #5
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	4413      	add	r3, r2
 8006800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68ba      	ldr	r2, [r7, #8]
 8006808:	0151      	lsls	r1, r2, #5
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	440a      	add	r2, r1
 800680e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006812:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006816:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	015a      	lsls	r2, r3, #5
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4413      	add	r3, r2
 8006820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68ba      	ldr	r2, [r7, #8]
 8006828:	0151      	lsls	r1, r2, #5
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	440a      	add	r2, r1
 800682e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006832:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006836:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800683e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	f003 030f 	and.w	r3, r3, #15
 8006848:	2101      	movs	r1, #1
 800684a:	fa01 f303 	lsl.w	r3, r1, r3
 800684e:	041b      	lsls	r3, r3, #16
 8006850:	43db      	mvns	r3, r3
 8006852:	68f9      	ldr	r1, [r7, #12]
 8006854:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006858:	4013      	ands	r3, r2
 800685a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006862:	69da      	ldr	r2, [r3, #28]
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	f003 030f 	and.w	r3, r3, #15
 800686c:	2101      	movs	r1, #1
 800686e:	fa01 f303 	lsl.w	r3, r1, r3
 8006872:	041b      	lsls	r3, r3, #16
 8006874:	43db      	mvns	r3, r3
 8006876:	68f9      	ldr	r1, [r7, #12]
 8006878:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800687c:	4013      	ands	r3, r2
 800687e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	015a      	lsls	r2, r3, #5
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	4413      	add	r3, r2
 8006888:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800688c:	681a      	ldr	r2, [r3, #0]
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	0159      	lsls	r1, r3, #5
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	440b      	add	r3, r1
 8006896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800689a:	4619      	mov	r1, r3
 800689c:	4b05      	ldr	r3, [pc, #20]	; (80068b4 <USB_DeactivateEndpoint+0x1b4>)
 800689e:	4013      	ands	r3, r2
 80068a0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3714      	adds	r7, #20
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bc80      	pop	{r7}
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	ec337800 	.word	0xec337800
 80068b4:	eff37800 	.word	0xeff37800

080068b8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b08a      	sub	sp, #40	; 0x28
 80068bc:	af02      	add	r7, sp, #8
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	4613      	mov	r3, r2
 80068c4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	781b      	ldrb	r3, [r3, #0]
 80068ce:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	785b      	ldrb	r3, [r3, #1]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	f040 815c 	bne.w	8006b92 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	699b      	ldr	r3, [r3, #24]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d132      	bne.n	8006948 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	015a      	lsls	r2, r3, #5
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	4413      	add	r3, r2
 80068ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068ee:	691b      	ldr	r3, [r3, #16]
 80068f0:	69ba      	ldr	r2, [r7, #24]
 80068f2:	0151      	lsls	r1, r2, #5
 80068f4:	69fa      	ldr	r2, [r7, #28]
 80068f6:	440a      	add	r2, r1
 80068f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068fc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006900:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006904:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006906:	69bb      	ldr	r3, [r7, #24]
 8006908:	015a      	lsls	r2, r3, #5
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	4413      	add	r3, r2
 800690e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006912:	691b      	ldr	r3, [r3, #16]
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	0151      	lsls	r1, r2, #5
 8006918:	69fa      	ldr	r2, [r7, #28]
 800691a:	440a      	add	r2, r1
 800691c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006920:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006924:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	015a      	lsls	r2, r3, #5
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	4413      	add	r3, r2
 800692e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	69ba      	ldr	r2, [r7, #24]
 8006936:	0151      	lsls	r1, r2, #5
 8006938:	69fa      	ldr	r2, [r7, #28]
 800693a:	440a      	add	r2, r1
 800693c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006940:	0cdb      	lsrs	r3, r3, #19
 8006942:	04db      	lsls	r3, r3, #19
 8006944:	6113      	str	r3, [r2, #16]
 8006946:	e074      	b.n	8006a32 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	015a      	lsls	r2, r3, #5
 800694c:	69fb      	ldr	r3, [r7, #28]
 800694e:	4413      	add	r3, r2
 8006950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	0151      	lsls	r1, r2, #5
 800695a:	69fa      	ldr	r2, [r7, #28]
 800695c:	440a      	add	r2, r1
 800695e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006962:	0cdb      	lsrs	r3, r3, #19
 8006964:	04db      	lsls	r3, r3, #19
 8006966:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	015a      	lsls	r2, r3, #5
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	4413      	add	r3, r2
 8006970:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	69ba      	ldr	r2, [r7, #24]
 8006978:	0151      	lsls	r1, r2, #5
 800697a:	69fa      	ldr	r2, [r7, #28]
 800697c:	440a      	add	r2, r1
 800697e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006982:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006986:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800698a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	015a      	lsls	r2, r3, #5
 8006990:	69fb      	ldr	r3, [r7, #28]
 8006992:	4413      	add	r3, r2
 8006994:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006998:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	6999      	ldr	r1, [r3, #24]
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	68db      	ldr	r3, [r3, #12]
 80069a2:	440b      	add	r3, r1
 80069a4:	1e59      	subs	r1, r3, #1
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80069ae:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80069b0:	4b9d      	ldr	r3, [pc, #628]	; (8006c28 <USB_EPStartXfer+0x370>)
 80069b2:	400b      	ands	r3, r1
 80069b4:	69b9      	ldr	r1, [r7, #24]
 80069b6:	0148      	lsls	r0, r1, #5
 80069b8:	69f9      	ldr	r1, [r7, #28]
 80069ba:	4401      	add	r1, r0
 80069bc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069c0:	4313      	orrs	r3, r2
 80069c2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	015a      	lsls	r2, r3, #5
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069d0:	691a      	ldr	r2, [r3, #16]
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069da:	69b9      	ldr	r1, [r7, #24]
 80069dc:	0148      	lsls	r0, r1, #5
 80069de:	69f9      	ldr	r1, [r7, #28]
 80069e0:	4401      	add	r1, r0
 80069e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80069e6:	4313      	orrs	r3, r2
 80069e8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	791b      	ldrb	r3, [r3, #4]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d11f      	bne.n	8006a32 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	015a      	lsls	r2, r3, #5
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	4413      	add	r3, r2
 80069fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	69ba      	ldr	r2, [r7, #24]
 8006a02:	0151      	lsls	r1, r2, #5
 8006a04:	69fa      	ldr	r2, [r7, #28]
 8006a06:	440a      	add	r2, r1
 8006a08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a0c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006a10:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006a12:	69bb      	ldr	r3, [r7, #24]
 8006a14:	015a      	lsls	r2, r3, #5
 8006a16:	69fb      	ldr	r3, [r7, #28]
 8006a18:	4413      	add	r3, r2
 8006a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	0151      	lsls	r1, r2, #5
 8006a24:	69fa      	ldr	r2, [r7, #28]
 8006a26:	440a      	add	r2, r1
 8006a28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a2c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a30:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006a32:	79fb      	ldrb	r3, [r7, #7]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d14b      	bne.n	8006ad0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d009      	beq.n	8006a54 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006a40:	69bb      	ldr	r3, [r7, #24]
 8006a42:	015a      	lsls	r2, r3, #5
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	4413      	add	r3, r2
 8006a48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	791b      	ldrb	r3, [r3, #4]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d128      	bne.n	8006aae <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d110      	bne.n	8006a8e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69ba      	ldr	r2, [r7, #24]
 8006a7c:	0151      	lsls	r1, r2, #5
 8006a7e:	69fa      	ldr	r2, [r7, #28]
 8006a80:	440a      	add	r2, r1
 8006a82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006a86:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006a8a:	6013      	str	r3, [r2, #0]
 8006a8c:	e00f      	b.n	8006aae <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	015a      	lsls	r2, r3, #5
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	4413      	add	r3, r2
 8006a96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	69ba      	ldr	r2, [r7, #24]
 8006a9e:	0151      	lsls	r1, r2, #5
 8006aa0:	69fa      	ldr	r2, [r7, #28]
 8006aa2:	440a      	add	r2, r1
 8006aa4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006aac:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	015a      	lsls	r2, r3, #5
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	4413      	add	r3, r2
 8006ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69ba      	ldr	r2, [r7, #24]
 8006abe:	0151      	lsls	r1, r2, #5
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	440a      	add	r2, r1
 8006ac4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ac8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006acc:	6013      	str	r3, [r2, #0]
 8006ace:	e133      	b.n	8006d38 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ad0:	69bb      	ldr	r3, [r7, #24]
 8006ad2:	015a      	lsls	r2, r3, #5
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	69ba      	ldr	r2, [r7, #24]
 8006ae0:	0151      	lsls	r1, r2, #5
 8006ae2:	69fa      	ldr	r2, [r7, #28]
 8006ae4:	440a      	add	r2, r1
 8006ae6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006aea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006aee:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	791b      	ldrb	r3, [r3, #4]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d015      	beq.n	8006b24 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	699b      	ldr	r3, [r3, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 811b 	beq.w	8006d38 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006b02:	69fb      	ldr	r3, [r7, #28]
 8006b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	f003 030f 	and.w	r3, r3, #15
 8006b12:	2101      	movs	r1, #1
 8006b14:	fa01 f303 	lsl.w	r3, r1, r3
 8006b18:	69f9      	ldr	r1, [r7, #28]
 8006b1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	634b      	str	r3, [r1, #52]	; 0x34
 8006b22:	e109      	b.n	8006d38 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d110      	bne.n	8006b56 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006b34:	69bb      	ldr	r3, [r7, #24]
 8006b36:	015a      	lsls	r2, r3, #5
 8006b38:	69fb      	ldr	r3, [r7, #28]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	0151      	lsls	r1, r2, #5
 8006b46:	69fa      	ldr	r2, [r7, #28]
 8006b48:	440a      	add	r2, r1
 8006b4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006b52:	6013      	str	r3, [r2, #0]
 8006b54:	e00f      	b.n	8006b76 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	015a      	lsls	r2, r3, #5
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	4413      	add	r3, r2
 8006b5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	69ba      	ldr	r2, [r7, #24]
 8006b66:	0151      	lsls	r1, r2, #5
 8006b68:	69fa      	ldr	r2, [r7, #28]
 8006b6a:	440a      	add	r2, r1
 8006b6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b74:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	6919      	ldr	r1, [r3, #16]
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	781a      	ldrb	r2, [r3, #0]
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	b298      	uxth	r0, r3
 8006b84:	79fb      	ldrb	r3, [r7, #7]
 8006b86:	9300      	str	r3, [sp, #0]
 8006b88:	4603      	mov	r3, r0
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f000 fadc 	bl	8007148 <USB_WritePacket>
 8006b90:	e0d2      	b.n	8006d38 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006b92:	69bb      	ldr	r3, [r7, #24]
 8006b94:	015a      	lsls	r2, r3, #5
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	4413      	add	r3, r2
 8006b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b9e:	691b      	ldr	r3, [r3, #16]
 8006ba0:	69ba      	ldr	r2, [r7, #24]
 8006ba2:	0151      	lsls	r1, r2, #5
 8006ba4:	69fa      	ldr	r2, [r7, #28]
 8006ba6:	440a      	add	r2, r1
 8006ba8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bac:	0cdb      	lsrs	r3, r3, #19
 8006bae:	04db      	lsls	r3, r3, #19
 8006bb0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	015a      	lsls	r2, r3, #5
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	4413      	add	r3, r2
 8006bba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	69ba      	ldr	r2, [r7, #24]
 8006bc2:	0151      	lsls	r1, r2, #5
 8006bc4:	69fa      	ldr	r2, [r7, #28]
 8006bc6:	440a      	add	r2, r1
 8006bc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bcc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006bd0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006bd4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	699b      	ldr	r3, [r3, #24]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d126      	bne.n	8006c2c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	015a      	lsls	r2, r3, #5
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	4413      	add	r3, r2
 8006be6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bea:	691a      	ldr	r2, [r3, #16]
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	68db      	ldr	r3, [r3, #12]
 8006bf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bf4:	69b9      	ldr	r1, [r7, #24]
 8006bf6:	0148      	lsls	r0, r1, #5
 8006bf8:	69f9      	ldr	r1, [r7, #28]
 8006bfa:	4401      	add	r1, r0
 8006bfc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c00:	4313      	orrs	r3, r2
 8006c02:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	015a      	lsls	r2, r3, #5
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	69ba      	ldr	r2, [r7, #24]
 8006c14:	0151      	lsls	r1, r2, #5
 8006c16:	69fa      	ldr	r2, [r7, #28]
 8006c18:	440a      	add	r2, r1
 8006c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006c1e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c22:	6113      	str	r3, [r2, #16]
 8006c24:	e03a      	b.n	8006c9c <USB_EPStartXfer+0x3e4>
 8006c26:	bf00      	nop
 8006c28:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	699a      	ldr	r2, [r3, #24]
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	4413      	add	r3, r2
 8006c36:	1e5a      	subs	r2, r3, #1
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c40:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	8afa      	ldrh	r2, [r7, #22]
 8006c48:	fb03 f202 	mul.w	r2, r3, r2
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	015a      	lsls	r2, r3, #5
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	4413      	add	r3, r2
 8006c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c5c:	691a      	ldr	r2, [r3, #16]
 8006c5e:	8afb      	ldrh	r3, [r7, #22]
 8006c60:	04d9      	lsls	r1, r3, #19
 8006c62:	4b38      	ldr	r3, [pc, #224]	; (8006d44 <USB_EPStartXfer+0x48c>)
 8006c64:	400b      	ands	r3, r1
 8006c66:	69b9      	ldr	r1, [r7, #24]
 8006c68:	0148      	lsls	r0, r1, #5
 8006c6a:	69f9      	ldr	r1, [r7, #28]
 8006c6c:	4401      	add	r1, r0
 8006c6e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c72:	4313      	orrs	r3, r2
 8006c74:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	015a      	lsls	r2, r3, #5
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	4413      	add	r3, r2
 8006c7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c82:	691a      	ldr	r2, [r3, #16]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	69db      	ldr	r3, [r3, #28]
 8006c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c8c:	69b9      	ldr	r1, [r7, #24]
 8006c8e:	0148      	lsls	r0, r1, #5
 8006c90:	69f9      	ldr	r1, [r7, #28]
 8006c92:	4401      	add	r1, r0
 8006c94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c9c:	79fb      	ldrb	r3, [r7, #7]
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d10d      	bne.n	8006cbe <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d009      	beq.n	8006cbe <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	6919      	ldr	r1, [r3, #16]
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cba:	460a      	mov	r2, r1
 8006cbc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	791b      	ldrb	r3, [r3, #4]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d128      	bne.n	8006d18 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d110      	bne.n	8006cf8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	015a      	lsls	r2, r3, #5
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	4413      	add	r3, r2
 8006cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	69ba      	ldr	r2, [r7, #24]
 8006ce6:	0151      	lsls	r1, r2, #5
 8006ce8:	69fa      	ldr	r2, [r7, #28]
 8006cea:	440a      	add	r2, r1
 8006cec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006cf0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	e00f      	b.n	8006d18 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	69ba      	ldr	r2, [r7, #24]
 8006d08:	0151      	lsls	r1, r2, #5
 8006d0a:	69fa      	ldr	r2, [r7, #28]
 8006d0c:	440a      	add	r2, r1
 8006d0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d16:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006d18:	69bb      	ldr	r3, [r7, #24]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69ba      	ldr	r2, [r7, #24]
 8006d28:	0151      	lsls	r1, r2, #5
 8006d2a:	69fa      	ldr	r2, [r7, #28]
 8006d2c:	440a      	add	r2, r1
 8006d2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d32:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006d36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006d38:	2300      	movs	r3, #0
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3720      	adds	r7, #32
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	1ff80000 	.word	0x1ff80000

08006d48 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	4613      	mov	r3, r2
 8006d54:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	785b      	ldrb	r3, [r3, #1]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	f040 80ce 	bne.w	8006f06 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d132      	bne.n	8006dd8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	693a      	ldr	r2, [r7, #16]
 8006d82:	0151      	lsls	r1, r2, #5
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	440a      	add	r2, r1
 8006d88:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d8c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d90:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d94:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	015a      	lsls	r2, r3, #5
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	693a      	ldr	r2, [r7, #16]
 8006da6:	0151      	lsls	r1, r2, #5
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	440a      	add	r2, r1
 8006dac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006db0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006db4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	015a      	lsls	r2, r3, #5
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc2:	691b      	ldr	r3, [r3, #16]
 8006dc4:	693a      	ldr	r2, [r7, #16]
 8006dc6:	0151      	lsls	r1, r2, #5
 8006dc8:	697a      	ldr	r2, [r7, #20]
 8006dca:	440a      	add	r2, r1
 8006dcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dd0:	0cdb      	lsrs	r3, r3, #19
 8006dd2:	04db      	lsls	r3, r3, #19
 8006dd4:	6113      	str	r3, [r2, #16]
 8006dd6:	e04e      	b.n	8006e76 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	015a      	lsls	r2, r3, #5
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	4413      	add	r3, r2
 8006de0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006de4:	691b      	ldr	r3, [r3, #16]
 8006de6:	693a      	ldr	r2, [r7, #16]
 8006de8:	0151      	lsls	r1, r2, #5
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	440a      	add	r2, r1
 8006dee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006df2:	0cdb      	lsrs	r3, r3, #19
 8006df4:	04db      	lsls	r3, r3, #19
 8006df6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	015a      	lsls	r2, r3, #5
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	4413      	add	r3, r2
 8006e00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	693a      	ldr	r2, [r7, #16]
 8006e08:	0151      	lsls	r1, r2, #5
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	440a      	add	r2, r1
 8006e0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e12:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006e16:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006e1a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	699a      	ldr	r2, [r3, #24]
 8006e20:	68bb      	ldr	r3, [r7, #8]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d903      	bls.n	8006e30 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	68da      	ldr	r2, [r3, #12]
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	015a      	lsls	r2, r3, #5
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	4413      	add	r3, r2
 8006e38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e3c:	691b      	ldr	r3, [r3, #16]
 8006e3e:	693a      	ldr	r2, [r7, #16]
 8006e40:	0151      	lsls	r1, r2, #5
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	440a      	add	r2, r1
 8006e46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006e4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e5c:	691a      	ldr	r2, [r3, #16]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e66:	6939      	ldr	r1, [r7, #16]
 8006e68:	0148      	lsls	r0, r1, #5
 8006e6a:	6979      	ldr	r1, [r7, #20]
 8006e6c:	4401      	add	r1, r0
 8006e6e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006e72:	4313      	orrs	r3, r2
 8006e74:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006e76:	79fb      	ldrb	r3, [r7, #7]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d11e      	bne.n	8006eba <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d009      	beq.n	8006e98 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	015a      	lsls	r2, r3, #5
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e90:	461a      	mov	r2, r3
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	015a      	lsls	r2, r3, #5
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	4413      	add	r3, r2
 8006ea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	0151      	lsls	r1, r2, #5
 8006eaa:	697a      	ldr	r2, [r7, #20]
 8006eac:	440a      	add	r2, r1
 8006eae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006eb2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006eb6:	6013      	str	r3, [r2, #0]
 8006eb8:	e097      	b.n	8006fea <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	015a      	lsls	r2, r3, #5
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	0151      	lsls	r1, r2, #5
 8006ecc:	697a      	ldr	r2, [r7, #20]
 8006ece:	440a      	add	r2, r1
 8006ed0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ed4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ed8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f000 8083 	beq.w	8006fea <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	f003 030f 	and.w	r3, r3, #15
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8006efa:	6979      	ldr	r1, [r7, #20]
 8006efc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f00:	4313      	orrs	r3, r2
 8006f02:	634b      	str	r3, [r1, #52]	; 0x34
 8006f04:	e071      	b.n	8006fea <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	015a      	lsls	r2, r3, #5
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	0151      	lsls	r1, r2, #5
 8006f18:	697a      	ldr	r2, [r7, #20]
 8006f1a:	440a      	add	r2, r1
 8006f1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f20:	0cdb      	lsrs	r3, r3, #19
 8006f22:	04db      	lsls	r3, r3, #19
 8006f24:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	0151      	lsls	r1, r2, #5
 8006f38:	697a      	ldr	r2, [r7, #20]
 8006f3a:	440a      	add	r2, r1
 8006f3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f40:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f44:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f48:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	699b      	ldr	r3, [r3, #24]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	68da      	ldr	r2, [r3, #12]
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	68da      	ldr	r2, [r3, #12]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	015a      	lsls	r2, r3, #5
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	4413      	add	r3, r2
 8006f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f6e:	691b      	ldr	r3, [r3, #16]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	0151      	lsls	r1, r2, #5
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	440a      	add	r2, r1
 8006f78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f80:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	015a      	lsls	r2, r3, #5
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	4413      	add	r3, r2
 8006f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f8e:	691a      	ldr	r2, [r3, #16]
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	69db      	ldr	r3, [r3, #28]
 8006f94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f98:	6939      	ldr	r1, [r7, #16]
 8006f9a:	0148      	lsls	r0, r1, #5
 8006f9c:	6979      	ldr	r1, [r7, #20]
 8006f9e:	4401      	add	r1, r0
 8006fa0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006fa8:	79fb      	ldrb	r3, [r7, #7]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d10d      	bne.n	8006fca <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	691b      	ldr	r3, [r3, #16]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d009      	beq.n	8006fca <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	6919      	ldr	r1, [r3, #16]
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	015a      	lsls	r2, r3, #5
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	4413      	add	r3, r2
 8006fc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fc6:	460a      	mov	r2, r1
 8006fc8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	015a      	lsls	r2, r3, #5
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	693a      	ldr	r2, [r7, #16]
 8006fda:	0151      	lsls	r1, r2, #5
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	440a      	add	r2, r1
 8006fe0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006fe4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006fe8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	371c      	adds	r7, #28
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bc80      	pop	{r7}
 8006ff4:	4770      	bx	lr

08006ff6 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b087      	sub	sp, #28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
 8006ffe:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007000:	2300      	movs	r3, #0
 8007002:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007004:	2300      	movs	r3, #0
 8007006:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	785b      	ldrb	r3, [r3, #1]
 8007010:	2b01      	cmp	r3, #1
 8007012:	d14a      	bne.n	80070aa <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	781b      	ldrb	r3, [r3, #0]
 8007018:	015a      	lsls	r2, r3, #5
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	4413      	add	r3, r2
 800701e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007028:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800702c:	f040 8086 	bne.w	800713c <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	015a      	lsls	r2, r3, #5
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	4413      	add	r3, r2
 800703a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	683a      	ldr	r2, [r7, #0]
 8007042:	7812      	ldrb	r2, [r2, #0]
 8007044:	0151      	lsls	r1, r2, #5
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	440a      	add	r2, r1
 800704a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800704e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007052:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	781b      	ldrb	r3, [r3, #0]
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	4413      	add	r3, r2
 800705e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	683a      	ldr	r2, [r7, #0]
 8007066:	7812      	ldrb	r2, [r2, #0]
 8007068:	0151      	lsls	r1, r2, #5
 800706a:	693a      	ldr	r2, [r7, #16]
 800706c:	440a      	add	r2, r1
 800706e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007072:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007076:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	3301      	adds	r3, #1
 800707c:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f242 7210 	movw	r2, #10000	; 0x2710
 8007084:	4293      	cmp	r3, r2
 8007086:	d902      	bls.n	800708e <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	75fb      	strb	r3, [r7, #23]
          break;
 800708c:	e056      	b.n	800713c <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	015a      	lsls	r2, r3, #5
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	4413      	add	r3, r2
 8007098:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070a6:	d0e7      	beq.n	8007078 <USB_EPStopXfer+0x82>
 80070a8:	e048      	b.n	800713c <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	015a      	lsls	r2, r3, #5
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	4413      	add	r3, r2
 80070b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070c2:	d13b      	bne.n	800713c <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	015a      	lsls	r2, r3, #5
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	4413      	add	r3, r2
 80070ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	683a      	ldr	r2, [r7, #0]
 80070d6:	7812      	ldrb	r2, [r2, #0]
 80070d8:	0151      	lsls	r1, r2, #5
 80070da:	693a      	ldr	r2, [r7, #16]
 80070dc:	440a      	add	r2, r1
 80070de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070e2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80070e6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	015a      	lsls	r2, r3, #5
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	4413      	add	r3, r2
 80070f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	683a      	ldr	r2, [r7, #0]
 80070fa:	7812      	ldrb	r2, [r2, #0]
 80070fc:	0151      	lsls	r1, r2, #5
 80070fe:	693a      	ldr	r2, [r7, #16]
 8007100:	440a      	add	r2, r1
 8007102:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007106:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800710a:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	3301      	adds	r3, #1
 8007110:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f242 7210 	movw	r2, #10000	; 0x2710
 8007118:	4293      	cmp	r3, r2
 800711a:	d902      	bls.n	8007122 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800711c:	2301      	movs	r3, #1
 800711e:	75fb      	strb	r3, [r7, #23]
          break;
 8007120:	e00c      	b.n	800713c <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	781b      	ldrb	r3, [r3, #0]
 8007126:	015a      	lsls	r2, r3, #5
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	4413      	add	r3, r2
 800712c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007136:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800713a:	d0e7      	beq.n	800710c <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800713c:	7dfb      	ldrb	r3, [r7, #23]
}
 800713e:	4618      	mov	r0, r3
 8007140:	371c      	adds	r7, #28
 8007142:	46bd      	mov	sp, r7
 8007144:	bc80      	pop	{r7}
 8007146:	4770      	bx	lr

08007148 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007148:	b480      	push	{r7}
 800714a:	b089      	sub	sp, #36	; 0x24
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	4611      	mov	r1, r2
 8007154:	461a      	mov	r2, r3
 8007156:	460b      	mov	r3, r1
 8007158:	71fb      	strb	r3, [r7, #7]
 800715a:	4613      	mov	r3, r2
 800715c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007166:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800716a:	2b00      	cmp	r3, #0
 800716c:	d123      	bne.n	80071b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800716e:	88bb      	ldrh	r3, [r7, #4]
 8007170:	3303      	adds	r3, #3
 8007172:	089b      	lsrs	r3, r3, #2
 8007174:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007176:	2300      	movs	r3, #0
 8007178:	61bb      	str	r3, [r7, #24]
 800717a:	e018      	b.n	80071ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800717c:	79fb      	ldrb	r3, [r7, #7]
 800717e:	031a      	lsls	r2, r3, #12
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	4413      	add	r3, r2
 8007184:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007188:	461a      	mov	r2, r3
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	3301      	adds	r3, #1
 8007194:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007196:	69fb      	ldr	r3, [r7, #28]
 8007198:	3301      	adds	r3, #1
 800719a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	3301      	adds	r3, #1
 80071a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	3301      	adds	r3, #1
 80071a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	3301      	adds	r3, #1
 80071ac:	61bb      	str	r3, [r7, #24]
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d3e2      	bcc.n	800717c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80071b6:	2300      	movs	r3, #0
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3724      	adds	r7, #36	; 0x24
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr

080071c2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b08b      	sub	sp, #44	; 0x2c
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	60f8      	str	r0, [r7, #12]
 80071ca:	60b9      	str	r1, [r7, #8]
 80071cc:	4613      	mov	r3, r2
 80071ce:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80071d8:	88fb      	ldrh	r3, [r7, #6]
 80071da:	089b      	lsrs	r3, r3, #2
 80071dc:	b29b      	uxth	r3, r3
 80071de:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80071e0:	88fb      	ldrh	r3, [r7, #6]
 80071e2:	f003 0303 	and.w	r3, r3, #3
 80071e6:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80071e8:	2300      	movs	r3, #0
 80071ea:	623b      	str	r3, [r7, #32]
 80071ec:	e014      	b.n	8007218 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	601a      	str	r2, [r3, #0]
    pDest++;
 80071fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fc:	3301      	adds	r3, #1
 80071fe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007202:	3301      	adds	r3, #1
 8007204:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007208:	3301      	adds	r3, #1
 800720a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800720c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800720e:	3301      	adds	r3, #1
 8007210:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007212:	6a3b      	ldr	r3, [r7, #32]
 8007214:	3301      	adds	r3, #1
 8007216:	623b      	str	r3, [r7, #32]
 8007218:	6a3a      	ldr	r2, [r7, #32]
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	429a      	cmp	r2, r3
 800721e:	d3e6      	bcc.n	80071ee <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007220:	8bfb      	ldrh	r3, [r7, #30]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d01e      	beq.n	8007264 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007226:	2300      	movs	r3, #0
 8007228:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800722a:	69bb      	ldr	r3, [r7, #24]
 800722c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007230:	461a      	mov	r2, r3
 8007232:	f107 0310 	add.w	r3, r7, #16
 8007236:	6812      	ldr	r2, [r2, #0]
 8007238:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800723a:	693a      	ldr	r2, [r7, #16]
 800723c:	6a3b      	ldr	r3, [r7, #32]
 800723e:	b2db      	uxtb	r3, r3
 8007240:	00db      	lsls	r3, r3, #3
 8007242:	fa22 f303 	lsr.w	r3, r2, r3
 8007246:	b2da      	uxtb	r2, r3
 8007248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724a:	701a      	strb	r2, [r3, #0]
      i++;
 800724c:	6a3b      	ldr	r3, [r7, #32]
 800724e:	3301      	adds	r3, #1
 8007250:	623b      	str	r3, [r7, #32]
      pDest++;
 8007252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007254:	3301      	adds	r3, #1
 8007256:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007258:	8bfb      	ldrh	r3, [r7, #30]
 800725a:	3b01      	subs	r3, #1
 800725c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800725e:	8bfb      	ldrh	r3, [r7, #30]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1ea      	bne.n	800723a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007266:	4618      	mov	r0, r3
 8007268:	372c      	adds	r7, #44	; 0x2c
 800726a:	46bd      	mov	sp, r7
 800726c:	bc80      	pop	{r7}
 800726e:	4770      	bx	lr

08007270 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	785b      	ldrb	r3, [r3, #1]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d12c      	bne.n	80072e6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	015a      	lsls	r2, r3, #5
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	4413      	add	r3, r2
 8007294:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	db12      	blt.n	80072c4 <USB_EPSetStall+0x54>
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d00f      	beq.n	80072c4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	0151      	lsls	r1, r2, #5
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	440a      	add	r2, r1
 80072ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072be:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80072c2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	68ba      	ldr	r2, [r7, #8]
 80072d4:	0151      	lsls	r1, r2, #5
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	440a      	add	r2, r1
 80072da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80072e2:	6013      	str	r3, [r2, #0]
 80072e4:	e02b      	b.n	800733e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	db12      	blt.n	800731e <USB_EPSetStall+0xae>
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00f      	beq.n	800731e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	015a      	lsls	r2, r3, #5
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4413      	add	r3, r2
 8007306:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68ba      	ldr	r2, [r7, #8]
 800730e:	0151      	lsls	r1, r2, #5
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	440a      	add	r2, r1
 8007314:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007318:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800731c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	015a      	lsls	r2, r3, #5
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	4413      	add	r3, r2
 8007326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68ba      	ldr	r2, [r7, #8]
 800732e:	0151      	lsls	r1, r2, #5
 8007330:	68fa      	ldr	r2, [r7, #12]
 8007332:	440a      	add	r2, r1
 8007334:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007338:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800733c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800733e:	2300      	movs	r3, #0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	bc80      	pop	{r7}
 8007348:	4770      	bx	lr

0800734a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800734a:	b480      	push	{r7}
 800734c:	b085      	sub	sp, #20
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	781b      	ldrb	r3, [r3, #0]
 800735c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	785b      	ldrb	r3, [r3, #1]
 8007362:	2b01      	cmp	r3, #1
 8007364:	d128      	bne.n	80073b8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	015a      	lsls	r2, r3, #5
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4413      	add	r3, r2
 800736e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68ba      	ldr	r2, [r7, #8]
 8007376:	0151      	lsls	r1, r2, #5
 8007378:	68fa      	ldr	r2, [r7, #12]
 800737a:	440a      	add	r2, r1
 800737c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007380:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007384:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	791b      	ldrb	r3, [r3, #4]
 800738a:	2b03      	cmp	r3, #3
 800738c:	d003      	beq.n	8007396 <USB_EPClearStall+0x4c>
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	791b      	ldrb	r3, [r3, #4]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d138      	bne.n	8007408 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	015a      	lsls	r2, r3, #5
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	4413      	add	r3, r2
 800739e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68ba      	ldr	r2, [r7, #8]
 80073a6:	0151      	lsls	r1, r2, #5
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	440a      	add	r2, r1
 80073ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	e027      	b.n	8007408 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	015a      	lsls	r2, r3, #5
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	4413      	add	r3, r2
 80073c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68ba      	ldr	r2, [r7, #8]
 80073c8:	0151      	lsls	r1, r2, #5
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	440a      	add	r2, r1
 80073ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80073d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80073d6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	791b      	ldrb	r3, [r3, #4]
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d003      	beq.n	80073e8 <USB_EPClearStall+0x9e>
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	791b      	ldrb	r3, [r3, #4]
 80073e4:	2b02      	cmp	r3, #2
 80073e6:	d10f      	bne.n	8007408 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	015a      	lsls	r2, r3, #5
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	4413      	add	r3, r2
 80073f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	0151      	lsls	r1, r2, #5
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	440a      	add	r2, r1
 80073fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007406:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007408:	2300      	movs	r3, #0
}
 800740a:	4618      	mov	r0, r3
 800740c:	3714      	adds	r7, #20
 800740e:	46bd      	mov	sp, r7
 8007410:	bc80      	pop	{r7}
 8007412:	4770      	bx	lr

08007414 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	460b      	mov	r3, r1
 800741e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007432:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007436:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	011b      	lsls	r3, r3, #4
 8007444:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007448:	68f9      	ldr	r1, [r7, #12]
 800744a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800744e:	4313      	orrs	r3, r2
 8007450:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3714      	adds	r7, #20
 8007458:	46bd      	mov	sp, r7
 800745a:	bc80      	pop	{r7}
 800745c:	4770      	bx	lr

0800745e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800745e:	b480      	push	{r7}
 8007460:	b085      	sub	sp, #20
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68fa      	ldr	r2, [r7, #12]
 8007474:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007478:	f023 0303 	bic.w	r3, r3, #3
 800747c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	68fa      	ldr	r2, [r7, #12]
 8007488:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800748c:	f023 0302 	bic.w	r3, r3, #2
 8007490:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3714      	adds	r7, #20
 8007498:	46bd      	mov	sp, r7
 800749a:	bc80      	pop	{r7}
 800749c:	4770      	bx	lr

0800749e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800749e:	b480      	push	{r7}
 80074a0:	b085      	sub	sp, #20
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80074b8:	f023 0303 	bic.w	r3, r3, #3
 80074bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074cc:	f043 0302 	orr.w	r3, r3, #2
 80074d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3714      	adds	r7, #20
 80074d8:	46bd      	mov	sp, r7
 80074da:	bc80      	pop	{r7}
 80074dc:	4770      	bx	lr

080074de <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80074de:	b480      	push	{r7}
 80074e0:	b085      	sub	sp, #20
 80074e2:	af00      	add	r7, sp, #0
 80074e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	695b      	ldr	r3, [r3, #20]
 80074ea:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4013      	ands	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80074f6:	68fb      	ldr	r3, [r7, #12]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bc80      	pop	{r7}
 8007500:	4770      	bx	lr

08007502 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007502:	b480      	push	{r7}
 8007504:	b085      	sub	sp, #20
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007514:	699b      	ldr	r3, [r3, #24]
 8007516:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800751e:	69db      	ldr	r3, [r3, #28]
 8007520:	68ba      	ldr	r2, [r7, #8]
 8007522:	4013      	ands	r3, r2
 8007524:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	0c1b      	lsrs	r3, r3, #16
}
 800752a:	4618      	mov	r0, r3
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	bc80      	pop	{r7}
 8007532:	4770      	bx	lr

08007534 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007534:	b480      	push	{r7}
 8007536:	b085      	sub	sp, #20
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007550:	69db      	ldr	r3, [r3, #28]
 8007552:	68ba      	ldr	r2, [r7, #8]
 8007554:	4013      	ands	r3, r2
 8007556:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	b29b      	uxth	r3, r3
}
 800755c:	4618      	mov	r0, r3
 800755e:	3714      	adds	r7, #20
 8007560:	46bd      	mov	sp, r7
 8007562:	bc80      	pop	{r7}
 8007564:	4770      	bx	lr

08007566 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007566:	b480      	push	{r7}
 8007568:	b085      	sub	sp, #20
 800756a:	af00      	add	r7, sp, #0
 800756c:	6078      	str	r0, [r7, #4]
 800756e:	460b      	mov	r3, r1
 8007570:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007576:	78fb      	ldrb	r3, [r7, #3]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	4413      	add	r3, r2
 800757e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	68ba      	ldr	r2, [r7, #8]
 8007590:	4013      	ands	r3, r2
 8007592:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007594:	68bb      	ldr	r3, [r7, #8]
}
 8007596:	4618      	mov	r0, r3
 8007598:	3714      	adds	r7, #20
 800759a:	46bd      	mov	sp, r7
 800759c:	bc80      	pop	{r7}
 800759e:	4770      	bx	lr

080075a0 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b087      	sub	sp, #28
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
 80075a8:	460b      	mov	r3, r1
 80075aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075c2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80075c4:	78fb      	ldrb	r3, [r7, #3]
 80075c6:	f003 030f 	and.w	r3, r3, #15
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	fa22 f303 	lsr.w	r3, r2, r3
 80075d0:	01db      	lsls	r3, r3, #7
 80075d2:	b2db      	uxtb	r3, r3
 80075d4:	693a      	ldr	r2, [r7, #16]
 80075d6:	4313      	orrs	r3, r2
 80075d8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80075da:	78fb      	ldrb	r3, [r7, #3]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	693a      	ldr	r2, [r7, #16]
 80075ea:	4013      	ands	r3, r2
 80075ec:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80075ee:	68bb      	ldr	r3, [r7, #8]
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	371c      	adds	r7, #28
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bc80      	pop	{r7}
 80075f8:	4770      	bx	lr

080075fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b083      	sub	sp, #12
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	f003 0301 	and.w	r3, r3, #1
}
 800760a:	4618      	mov	r0, r3
 800760c:	370c      	adds	r7, #12
 800760e:	46bd      	mov	sp, r7
 8007610:	bc80      	pop	{r7}
 8007612:	4770      	bx	lr

08007614 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800762e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007632:	f023 0307 	bic.w	r3, r3, #7
 8007636:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800764a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	bc80      	pop	{r7}
 8007656:	4770      	bx	lr

08007658 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007658:	b480      	push	{r7}
 800765a:	b087      	sub	sp, #28
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	460b      	mov	r3, r1
 8007662:	607a      	str	r2, [r7, #4]
 8007664:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	333c      	adds	r3, #60	; 0x3c
 800766e:	3304      	adds	r3, #4
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	4a25      	ldr	r2, [pc, #148]	; (800770c <USB_EP0_OutStart+0xb4>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d90a      	bls.n	8007692 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007688:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800768c:	d101      	bne.n	8007692 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800768e:	2300      	movs	r3, #0
 8007690:	e037      	b.n	8007702 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007698:	461a      	mov	r2, r3
 800769a:	2300      	movs	r3, #0
 800769c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80076b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	697a      	ldr	r2, [r7, #20]
 80076bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076c0:	f043 0318 	orr.w	r3, r3, #24
 80076c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	697a      	ldr	r2, [r7, #20]
 80076d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076d4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80076d8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80076da:	7afb      	ldrb	r3, [r7, #11]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d10f      	bne.n	8007700 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076e6:	461a      	mov	r2, r3
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80076fa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80076fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	371c      	adds	r7, #28
 8007706:	46bd      	mov	sp, r7
 8007708:	bc80      	pop	{r7}
 800770a:	4770      	bx	lr
 800770c:	4f54300a 	.word	0x4f54300a

08007710 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007718:	2300      	movs	r3, #0
 800771a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	3301      	adds	r3, #1
 8007720:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	4a12      	ldr	r2, [pc, #72]	; (8007770 <USB_CoreReset+0x60>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d901      	bls.n	800772e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800772a:	2303      	movs	r3, #3
 800772c:	e01b      	b.n	8007766 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	2b00      	cmp	r3, #0
 8007734:	daf2      	bge.n	800771c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007736:	2300      	movs	r3, #0
 8007738:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	691b      	ldr	r3, [r3, #16]
 800773e:	f043 0201 	orr.w	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	3301      	adds	r3, #1
 800774a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4a08      	ldr	r2, [pc, #32]	; (8007770 <USB_CoreReset+0x60>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d901      	bls.n	8007758 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e006      	b.n	8007766 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	f003 0301 	and.w	r3, r3, #1
 8007760:	2b01      	cmp	r3, #1
 8007762:	d0f0      	beq.n	8007746 <USB_CoreReset+0x36>

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3714      	adds	r7, #20
 800776a:	46bd      	mov	sp, r7
 800776c:	bc80      	pop	{r7}
 800776e:	4770      	bx	lr
 8007770:	00030d40 	.word	0x00030d40

08007774 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	460b      	mov	r3, r1
 800777e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007780:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007784:	f002 fd90 	bl	800a2a8 <USBD_static_malloc>
 8007788:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d109      	bne.n	80077a4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	32b0      	adds	r2, #176	; 0xb0
 800779a:	2100      	movs	r1, #0
 800779c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80077a0:	2302      	movs	r3, #2
 80077a2:	e0d4      	b.n	800794e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80077a4:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80077a8:	2100      	movs	r1, #0
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f002 fdf8 	bl	800a3a0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	32b0      	adds	r2, #176	; 0xb0
 80077ba:	68f9      	ldr	r1, [r7, #12]
 80077bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	32b0      	adds	r2, #176	; 0xb0
 80077ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	7c1b      	ldrb	r3, [r3, #16]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d138      	bne.n	800784e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80077dc:	4b5e      	ldr	r3, [pc, #376]	; (8007958 <USBD_CDC_Init+0x1e4>)
 80077de:	7819      	ldrb	r1, [r3, #0]
 80077e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077e4:	2202      	movs	r2, #2
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f002 fc3b 	bl	800a062 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80077ec:	4b5a      	ldr	r3, [pc, #360]	; (8007958 <USBD_CDC_Init+0x1e4>)
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	f003 020f 	and.w	r2, r3, #15
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	4613      	mov	r3, r2
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	4413      	add	r3, r2
 80077fc:	009b      	lsls	r3, r3, #2
 80077fe:	440b      	add	r3, r1
 8007800:	3324      	adds	r3, #36	; 0x24
 8007802:	2201      	movs	r2, #1
 8007804:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007806:	4b55      	ldr	r3, [pc, #340]	; (800795c <USBD_CDC_Init+0x1e8>)
 8007808:	7819      	ldrb	r1, [r3, #0]
 800780a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800780e:	2202      	movs	r2, #2
 8007810:	6878      	ldr	r0, [r7, #4]
 8007812:	f002 fc26 	bl	800a062 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007816:	4b51      	ldr	r3, [pc, #324]	; (800795c <USBD_CDC_Init+0x1e8>)
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	f003 020f 	and.w	r2, r3, #15
 800781e:	6879      	ldr	r1, [r7, #4]
 8007820:	4613      	mov	r3, r2
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	4413      	add	r3, r2
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	440b      	add	r3, r1
 800782a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800782e:	2201      	movs	r2, #1
 8007830:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007832:	4b4b      	ldr	r3, [pc, #300]	; (8007960 <USBD_CDC_Init+0x1ec>)
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	f003 020f 	and.w	r2, r3, #15
 800783a:	6879      	ldr	r1, [r7, #4]
 800783c:	4613      	mov	r3, r2
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	440b      	add	r3, r1
 8007846:	3326      	adds	r3, #38	; 0x26
 8007848:	2210      	movs	r2, #16
 800784a:	801a      	strh	r2, [r3, #0]
 800784c:	e035      	b.n	80078ba <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800784e:	4b42      	ldr	r3, [pc, #264]	; (8007958 <USBD_CDC_Init+0x1e4>)
 8007850:	7819      	ldrb	r1, [r3, #0]
 8007852:	2340      	movs	r3, #64	; 0x40
 8007854:	2202      	movs	r2, #2
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f002 fc03 	bl	800a062 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800785c:	4b3e      	ldr	r3, [pc, #248]	; (8007958 <USBD_CDC_Init+0x1e4>)
 800785e:	781b      	ldrb	r3, [r3, #0]
 8007860:	f003 020f 	and.w	r2, r3, #15
 8007864:	6879      	ldr	r1, [r7, #4]
 8007866:	4613      	mov	r3, r2
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	4413      	add	r3, r2
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	440b      	add	r3, r1
 8007870:	3324      	adds	r3, #36	; 0x24
 8007872:	2201      	movs	r2, #1
 8007874:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007876:	4b39      	ldr	r3, [pc, #228]	; (800795c <USBD_CDC_Init+0x1e8>)
 8007878:	7819      	ldrb	r1, [r3, #0]
 800787a:	2340      	movs	r3, #64	; 0x40
 800787c:	2202      	movs	r2, #2
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f002 fbef 	bl	800a062 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007884:	4b35      	ldr	r3, [pc, #212]	; (800795c <USBD_CDC_Init+0x1e8>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	f003 020f 	and.w	r2, r3, #15
 800788c:	6879      	ldr	r1, [r7, #4]
 800788e:	4613      	mov	r3, r2
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	4413      	add	r3, r2
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	440b      	add	r3, r1
 8007898:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800789c:	2201      	movs	r2, #1
 800789e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80078a0:	4b2f      	ldr	r3, [pc, #188]	; (8007960 <USBD_CDC_Init+0x1ec>)
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	f003 020f 	and.w	r2, r3, #15
 80078a8:	6879      	ldr	r1, [r7, #4]
 80078aa:	4613      	mov	r3, r2
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	440b      	add	r3, r1
 80078b4:	3326      	adds	r3, #38	; 0x26
 80078b6:	2210      	movs	r2, #16
 80078b8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80078ba:	4b29      	ldr	r3, [pc, #164]	; (8007960 <USBD_CDC_Init+0x1ec>)
 80078bc:	7819      	ldrb	r1, [r3, #0]
 80078be:	2308      	movs	r3, #8
 80078c0:	2203      	movs	r2, #3
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f002 fbcd 	bl	800a062 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80078c8:	4b25      	ldr	r3, [pc, #148]	; (8007960 <USBD_CDC_Init+0x1ec>)
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	f003 020f 	and.w	r2, r3, #15
 80078d0:	6879      	ldr	r1, [r7, #4]
 80078d2:	4613      	mov	r3, r2
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	4413      	add	r3, r2
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	440b      	add	r3, r1
 80078dc:	3324      	adds	r3, #36	; 0x24
 80078de:	2201      	movs	r2, #1
 80078e0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2200      	movs	r2, #0
 80078e6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80078f0:	687a      	ldr	r2, [r7, #4]
 80078f2:	33b0      	adds	r3, #176	; 0xb0
 80078f4:	009b      	lsls	r3, r3, #2
 80078f6:	4413      	add	r3, r2
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	2200      	movs	r2, #0
 8007902:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007914:	2b00      	cmp	r3, #0
 8007916:	d101      	bne.n	800791c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007918:	2302      	movs	r3, #2
 800791a:	e018      	b.n	800794e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	7c1b      	ldrb	r3, [r3, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10a      	bne.n	800793a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007924:	4b0d      	ldr	r3, [pc, #52]	; (800795c <USBD_CDC_Init+0x1e8>)
 8007926:	7819      	ldrb	r1, [r3, #0]
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800792e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f002 fc83 	bl	800a23e <USBD_LL_PrepareReceive>
 8007938:	e008      	b.n	800794c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800793a:	4b08      	ldr	r3, [pc, #32]	; (800795c <USBD_CDC_Init+0x1e8>)
 800793c:	7819      	ldrb	r1, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007944:	2340      	movs	r3, #64	; 0x40
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f002 fc79 	bl	800a23e <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	4618      	mov	r0, r3
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	200000d3 	.word	0x200000d3
 800795c:	200000d4 	.word	0x200000d4
 8007960:	200000d5 	.word	0x200000d5

08007964 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
 800796c:	460b      	mov	r3, r1
 800796e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007970:	4b3a      	ldr	r3, [pc, #232]	; (8007a5c <USBD_CDC_DeInit+0xf8>)
 8007972:	781b      	ldrb	r3, [r3, #0]
 8007974:	4619      	mov	r1, r3
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f002 fb99 	bl	800a0ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800797c:	4b37      	ldr	r3, [pc, #220]	; (8007a5c <USBD_CDC_DeInit+0xf8>)
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	f003 020f 	and.w	r2, r3, #15
 8007984:	6879      	ldr	r1, [r7, #4]
 8007986:	4613      	mov	r3, r2
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	4413      	add	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	440b      	add	r3, r1
 8007990:	3324      	adds	r3, #36	; 0x24
 8007992:	2200      	movs	r2, #0
 8007994:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007996:	4b32      	ldr	r3, [pc, #200]	; (8007a60 <USBD_CDC_DeInit+0xfc>)
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	4619      	mov	r1, r3
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f002 fb86 	bl	800a0ae <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80079a2:	4b2f      	ldr	r3, [pc, #188]	; (8007a60 <USBD_CDC_DeInit+0xfc>)
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	f003 020f 	and.w	r2, r3, #15
 80079aa:	6879      	ldr	r1, [r7, #4]
 80079ac:	4613      	mov	r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	4413      	add	r3, r2
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	440b      	add	r3, r1
 80079b6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80079ba:	2200      	movs	r2, #0
 80079bc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80079be:	4b29      	ldr	r3, [pc, #164]	; (8007a64 <USBD_CDC_DeInit+0x100>)
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	4619      	mov	r1, r3
 80079c4:	6878      	ldr	r0, [r7, #4]
 80079c6:	f002 fb72 	bl	800a0ae <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80079ca:	4b26      	ldr	r3, [pc, #152]	; (8007a64 <USBD_CDC_DeInit+0x100>)
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	f003 020f 	and.w	r2, r3, #15
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	4613      	mov	r3, r2
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	4413      	add	r3, r2
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	440b      	add	r3, r1
 80079de:	3324      	adds	r3, #36	; 0x24
 80079e0:	2200      	movs	r2, #0
 80079e2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80079e4:	4b1f      	ldr	r3, [pc, #124]	; (8007a64 <USBD_CDC_DeInit+0x100>)
 80079e6:	781b      	ldrb	r3, [r3, #0]
 80079e8:	f003 020f 	and.w	r2, r3, #15
 80079ec:	6879      	ldr	r1, [r7, #4]
 80079ee:	4613      	mov	r3, r2
 80079f0:	009b      	lsls	r3, r3, #2
 80079f2:	4413      	add	r3, r2
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	440b      	add	r3, r1
 80079f8:	3326      	adds	r3, #38	; 0x26
 80079fa:	2200      	movs	r2, #0
 80079fc:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	32b0      	adds	r2, #176	; 0xb0
 8007a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d01f      	beq.n	8007a50 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	33b0      	adds	r3, #176	; 0xb0
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4413      	add	r3, r2
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	32b0      	adds	r2, #176	; 0xb0
 8007a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a32:	4618      	mov	r0, r3
 8007a34:	f002 fc44 	bl	800a2c0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	32b0      	adds	r2, #176	; 0xb0
 8007a42:	2100      	movs	r1, #0
 8007a44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3708      	adds	r7, #8
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	200000d3 	.word	0x200000d3
 8007a60:	200000d4 	.word	0x200000d4
 8007a64:	200000d5 	.word	0x200000d5

08007a68 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b086      	sub	sp, #24
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	32b0      	adds	r2, #176	; 0xb0
 8007a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a80:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8007a86:	2300      	movs	r3, #0
 8007a88:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d101      	bne.n	8007a98 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e0bf      	b.n	8007c18 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d050      	beq.n	8007b46 <USBD_CDC_Setup+0xde>
 8007aa4:	2b20      	cmp	r3, #32
 8007aa6:	f040 80af 	bne.w	8007c08 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	88db      	ldrh	r3, [r3, #6]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d03a      	beq.n	8007b28 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	b25b      	sxtb	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	da1b      	bge.n	8007af4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	33b0      	adds	r3, #176	; 0xb0
 8007ac6:	009b      	lsls	r3, r3, #2
 8007ac8:	4413      	add	r3, r2
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007ad2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	88d2      	ldrh	r2, [r2, #6]
 8007ad8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	88db      	ldrh	r3, [r3, #6]
 8007ade:	2b07      	cmp	r3, #7
 8007ae0:	bf28      	it	cs
 8007ae2:	2307      	movcs	r3, #7
 8007ae4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	89fa      	ldrh	r2, [r7, #14]
 8007aea:	4619      	mov	r1, r3
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f001 fd7c 	bl	80095ea <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007af2:	e090      	b.n	8007c16 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	785a      	ldrb	r2, [r3, #1]
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	88db      	ldrh	r3, [r3, #6]
 8007b02:	2b3f      	cmp	r3, #63	; 0x3f
 8007b04:	d803      	bhi.n	8007b0e <USBD_CDC_Setup+0xa6>
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	88db      	ldrh	r3, [r3, #6]
 8007b0a:	b2da      	uxtb	r2, r3
 8007b0c:	e000      	b.n	8007b10 <USBD_CDC_Setup+0xa8>
 8007b0e:	2240      	movs	r2, #64	; 0x40
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007b16:	6939      	ldr	r1, [r7, #16]
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8007b1e:	461a      	mov	r2, r3
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f001 fd8e 	bl	8009642 <USBD_CtlPrepareRx>
      break;
 8007b26:	e076      	b.n	8007c16 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007b2e:	687a      	ldr	r2, [r7, #4]
 8007b30:	33b0      	adds	r3, #176	; 0xb0
 8007b32:	009b      	lsls	r3, r3, #2
 8007b34:	4413      	add	r3, r2
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	683a      	ldr	r2, [r7, #0]
 8007b3c:	7850      	ldrb	r0, [r2, #1]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	6839      	ldr	r1, [r7, #0]
 8007b42:	4798      	blx	r3
      break;
 8007b44:	e067      	b.n	8007c16 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	785b      	ldrb	r3, [r3, #1]
 8007b4a:	2b0b      	cmp	r3, #11
 8007b4c:	d851      	bhi.n	8007bf2 <USBD_CDC_Setup+0x18a>
 8007b4e:	a201      	add	r2, pc, #4	; (adr r2, 8007b54 <USBD_CDC_Setup+0xec>)
 8007b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b54:	08007b85 	.word	0x08007b85
 8007b58:	08007c01 	.word	0x08007c01
 8007b5c:	08007bf3 	.word	0x08007bf3
 8007b60:	08007bf3 	.word	0x08007bf3
 8007b64:	08007bf3 	.word	0x08007bf3
 8007b68:	08007bf3 	.word	0x08007bf3
 8007b6c:	08007bf3 	.word	0x08007bf3
 8007b70:	08007bf3 	.word	0x08007bf3
 8007b74:	08007bf3 	.word	0x08007bf3
 8007b78:	08007bf3 	.word	0x08007bf3
 8007b7c:	08007baf 	.word	0x08007baf
 8007b80:	08007bd9 	.word	0x08007bd9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b03      	cmp	r3, #3
 8007b8e:	d107      	bne.n	8007ba0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b90:	f107 030a 	add.w	r3, r7, #10
 8007b94:	2202      	movs	r2, #2
 8007b96:	4619      	mov	r1, r3
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f001 fd26 	bl	80095ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b9e:	e032      	b.n	8007c06 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007ba0:	6839      	ldr	r1, [r7, #0]
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f001 fcb1 	bl	800950a <USBD_CtlError>
            ret = USBD_FAIL;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	75fb      	strb	r3, [r7, #23]
          break;
 8007bac:	e02b      	b.n	8007c06 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bb4:	b2db      	uxtb	r3, r3
 8007bb6:	2b03      	cmp	r3, #3
 8007bb8:	d107      	bne.n	8007bca <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bba:	f107 030d 	add.w	r3, r7, #13
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f001 fd11 	bl	80095ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007bc8:	e01d      	b.n	8007c06 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007bca:	6839      	ldr	r1, [r7, #0]
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f001 fc9c 	bl	800950a <USBD_CtlError>
            ret = USBD_FAIL;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	75fb      	strb	r3, [r7, #23]
          break;
 8007bd6:	e016      	b.n	8007c06 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	2b03      	cmp	r3, #3
 8007be2:	d00f      	beq.n	8007c04 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007be4:	6839      	ldr	r1, [r7, #0]
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f001 fc8f 	bl	800950a <USBD_CtlError>
            ret = USBD_FAIL;
 8007bec:	2303      	movs	r3, #3
 8007bee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007bf0:	e008      	b.n	8007c04 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007bf2:	6839      	ldr	r1, [r7, #0]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f001 fc88 	bl	800950a <USBD_CtlError>
          ret = USBD_FAIL;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	75fb      	strb	r3, [r7, #23]
          break;
 8007bfe:	e002      	b.n	8007c06 <USBD_CDC_Setup+0x19e>
          break;
 8007c00:	bf00      	nop
 8007c02:	e008      	b.n	8007c16 <USBD_CDC_Setup+0x1ae>
          break;
 8007c04:	bf00      	nop
      }
      break;
 8007c06:	e006      	b.n	8007c16 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007c08:	6839      	ldr	r1, [r7, #0]
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f001 fc7d 	bl	800950a <USBD_CtlError>
      ret = USBD_FAIL;
 8007c10:	2303      	movs	r3, #3
 8007c12:	75fb      	strb	r3, [r7, #23]
      break;
 8007c14:	bf00      	nop
  }

  return (uint8_t)ret;
 8007c16:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3718      	adds	r7, #24
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007c32:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	32b0      	adds	r2, #176	; 0xb0
 8007c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e065      	b.n	8007d16 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	32b0      	adds	r2, #176	; 0xb0
 8007c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c58:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007c5a:	78fb      	ldrb	r3, [r7, #3]
 8007c5c:	f003 020f 	and.w	r2, r3, #15
 8007c60:	6879      	ldr	r1, [r7, #4]
 8007c62:	4613      	mov	r3, r2
 8007c64:	009b      	lsls	r3, r3, #2
 8007c66:	4413      	add	r3, r2
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	440b      	add	r3, r1
 8007c6c:	3318      	adds	r3, #24
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d02f      	beq.n	8007cd4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007c74:	78fb      	ldrb	r3, [r7, #3]
 8007c76:	f003 020f 	and.w	r2, r3, #15
 8007c7a:	6879      	ldr	r1, [r7, #4]
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	009b      	lsls	r3, r3, #2
 8007c80:	4413      	add	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	440b      	add	r3, r1
 8007c86:	3318      	adds	r3, #24
 8007c88:	681a      	ldr	r2, [r3, #0]
 8007c8a:	78fb      	ldrb	r3, [r7, #3]
 8007c8c:	f003 010f 	and.w	r1, r3, #15
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	460b      	mov	r3, r1
 8007c94:	00db      	lsls	r3, r3, #3
 8007c96:	440b      	add	r3, r1
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	4403      	add	r3, r0
 8007c9c:	3348      	adds	r3, #72	; 0x48
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	fbb2 f1f3 	udiv	r1, r2, r3
 8007ca4:	fb01 f303 	mul.w	r3, r1, r3
 8007ca8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d112      	bne.n	8007cd4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007cae:	78fb      	ldrb	r3, [r7, #3]
 8007cb0:	f003 020f 	and.w	r2, r3, #15
 8007cb4:	6879      	ldr	r1, [r7, #4]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	440b      	add	r3, r1
 8007cc0:	3318      	adds	r3, #24
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007cc6:	78f9      	ldrb	r1, [r7, #3]
 8007cc8:	2300      	movs	r3, #0
 8007cca:	2200      	movs	r2, #0
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f002 fa95 	bl	800a1fc <USBD_LL_Transmit>
 8007cd2:	e01f      	b.n	8007d14 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	33b0      	adds	r3, #176	; 0xb0
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	691b      	ldr	r3, [r3, #16]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d010      	beq.n	8007d14 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007cf8:	687a      	ldr	r2, [r7, #4]
 8007cfa:	33b0      	adds	r3, #176	; 0xb0
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	4413      	add	r3, r2
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	691b      	ldr	r3, [r3, #16]
 8007d04:	68ba      	ldr	r2, [r7, #8]
 8007d06:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007d0a:	68ba      	ldr	r2, [r7, #8]
 8007d0c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007d10:	78fa      	ldrb	r2, [r7, #3]
 8007d12:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3710      	adds	r7, #16
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b084      	sub	sp, #16
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	6078      	str	r0, [r7, #4]
 8007d26:	460b      	mov	r3, r1
 8007d28:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	32b0      	adds	r2, #176	; 0xb0
 8007d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d38:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	32b0      	adds	r2, #176	; 0xb0
 8007d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d101      	bne.n	8007d50 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007d4c:	2303      	movs	r3, #3
 8007d4e:	e01a      	b.n	8007d86 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d50:	78fb      	ldrb	r3, [r7, #3]
 8007d52:	4619      	mov	r1, r3
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f002 fa93 	bl	800a280 <USBD_LL_GetRxDataSize>
 8007d5a:	4602      	mov	r2, r0
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	33b0      	adds	r3, #176	; 0xb0
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	68fa      	ldr	r2, [r7, #12]
 8007d76:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007d80:	4611      	mov	r1, r2
 8007d82:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b084      	sub	sp, #16
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	32b0      	adds	r2, #176	; 0xb0
 8007da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007da4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d101      	bne.n	8007db0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007dac:	2303      	movs	r3, #3
 8007dae:	e025      	b.n	8007dfc <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	33b0      	adds	r3, #176	; 0xb0
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d01a      	beq.n	8007dfa <USBD_CDC_EP0_RxReady+0x6c>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007dca:	2bff      	cmp	r3, #255	; 0xff
 8007dcc:	d015      	beq.n	8007dfa <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	33b0      	adds	r3, #176	; 0xb0
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4413      	add	r3, r2
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8007de6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007dee:	b292      	uxth	r2, r2
 8007df0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	22ff      	movs	r2, #255	; 0xff
 8007df6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3710      	adds	r7, #16
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b086      	sub	sp, #24
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e0c:	2182      	movs	r1, #130	; 0x82
 8007e0e:	4818      	ldr	r0, [pc, #96]	; (8007e70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e10:	f000 fd44 	bl	800889c <USBD_GetEpDesc>
 8007e14:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e16:	2101      	movs	r1, #1
 8007e18:	4815      	ldr	r0, [pc, #84]	; (8007e70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e1a:	f000 fd3f 	bl	800889c <USBD_GetEpDesc>
 8007e1e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e20:	2181      	movs	r1, #129	; 0x81
 8007e22:	4813      	ldr	r0, [pc, #76]	; (8007e70 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007e24:	f000 fd3a 	bl	800889c <USBD_GetEpDesc>
 8007e28:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d002      	beq.n	8007e36 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2210      	movs	r2, #16
 8007e34:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d006      	beq.n	8007e4a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e44:	711a      	strb	r2, [r3, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d006      	beq.n	8007e5e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2200      	movs	r2, #0
 8007e54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e58:	711a      	strb	r2, [r3, #4]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2243      	movs	r2, #67	; 0x43
 8007e62:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007e64:	4b02      	ldr	r3, [pc, #8]	; (8007e70 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3718      	adds	r7, #24
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	20000090 	.word	0x20000090

08007e74 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e7c:	2182      	movs	r1, #130	; 0x82
 8007e7e:	4818      	ldr	r0, [pc, #96]	; (8007ee0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e80:	f000 fd0c 	bl	800889c <USBD_GetEpDesc>
 8007e84:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e86:	2101      	movs	r1, #1
 8007e88:	4815      	ldr	r0, [pc, #84]	; (8007ee0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e8a:	f000 fd07 	bl	800889c <USBD_GetEpDesc>
 8007e8e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e90:	2181      	movs	r1, #129	; 0x81
 8007e92:	4813      	ldr	r0, [pc, #76]	; (8007ee0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007e94:	f000 fd02 	bl	800889c <USBD_GetEpDesc>
 8007e98:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d002      	beq.n	8007ea6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	2210      	movs	r2, #16
 8007ea4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d006      	beq.n	8007eba <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	711a      	strb	r2, [r3, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f042 0202 	orr.w	r2, r2, #2
 8007eb8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d006      	beq.n	8007ece <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	711a      	strb	r2, [r3, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f042 0202 	orr.w	r2, r2, #2
 8007ecc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2243      	movs	r2, #67	; 0x43
 8007ed2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007ed4:	4b02      	ldr	r3, [pc, #8]	; (8007ee0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3718      	adds	r7, #24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	20000090 	.word	0x20000090

08007ee4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b086      	sub	sp, #24
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007eec:	2182      	movs	r1, #130	; 0x82
 8007eee:	4818      	ldr	r0, [pc, #96]	; (8007f50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007ef0:	f000 fcd4 	bl	800889c <USBD_GetEpDesc>
 8007ef4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	4815      	ldr	r0, [pc, #84]	; (8007f50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007efa:	f000 fccf 	bl	800889c <USBD_GetEpDesc>
 8007efe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007f00:	2181      	movs	r1, #129	; 0x81
 8007f02:	4813      	ldr	r0, [pc, #76]	; (8007f50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007f04:	f000 fcca 	bl	800889c <USBD_GetEpDesc>
 8007f08:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	2210      	movs	r2, #16
 8007f14:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d006      	beq.n	8007f2a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f24:	711a      	strb	r2, [r3, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d006      	beq.n	8007f3e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f38:	711a      	strb	r2, [r3, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2243      	movs	r2, #67	; 0x43
 8007f42:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007f44:	4b02      	ldr	r3, [pc, #8]	; (8007f50 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3718      	adds	r7, #24
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bd80      	pop	{r7, pc}
 8007f4e:	bf00      	nop
 8007f50:	20000090 	.word	0x20000090

08007f54 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	220a      	movs	r2, #10
 8007f60:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007f62:	4b03      	ldr	r3, [pc, #12]	; (8007f70 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	370c      	adds	r7, #12
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bc80      	pop	{r7}
 8007f6c:	4770      	bx	lr
 8007f6e:	bf00      	nop
 8007f70:	2000004c 	.word	0x2000004c

08007f74 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007f74:	b480      	push	{r7}
 8007f76:	b083      	sub	sp, #12
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d101      	bne.n	8007f88 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e009      	b.n	8007f9c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	33b0      	adds	r3, #176	; 0xb0
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bc80      	pop	{r7}
 8007fa4:	4770      	bx	lr

08007fa6 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007fa6:	b480      	push	{r7}
 8007fa8:	b087      	sub	sp, #28
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	60f8      	str	r0, [r7, #12]
 8007fae:	60b9      	str	r1, [r7, #8]
 8007fb0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	32b0      	adds	r2, #176	; 0xb0
 8007fbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fc0:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d101      	bne.n	8007fcc <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007fc8:	2303      	movs	r3, #3
 8007fca:	e008      	b.n	8007fde <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	68ba      	ldr	r2, [r7, #8]
 8007fd0:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	687a      	ldr	r2, [r7, #4]
 8007fd8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bc80      	pop	{r7}
 8007fe6:	4770      	bx	lr

08007fe8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	32b0      	adds	r2, #176	; 0xb0
 8007ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008000:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d101      	bne.n	800800c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008008:	2303      	movs	r3, #3
 800800a:	e004      	b.n	8008016 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	683a      	ldr	r2, [r7, #0]
 8008010:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3714      	adds	r7, #20
 800801a:	46bd      	mov	sp, r7
 800801c:	bc80      	pop	{r7}
 800801e:	4770      	bx	lr

08008020 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b084      	sub	sp, #16
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	32b0      	adds	r2, #176	; 0xb0
 8008032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008036:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008038:	2301      	movs	r3, #1
 800803a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	32b0      	adds	r2, #176	; 0xb0
 8008046:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d101      	bne.n	8008052 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800804e:	2303      	movs	r3, #3
 8008050:	e025      	b.n	800809e <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008058:	2b00      	cmp	r3, #0
 800805a:	d11f      	bne.n	800809c <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	2201      	movs	r2, #1
 8008060:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008064:	4b10      	ldr	r3, [pc, #64]	; (80080a8 <USBD_CDC_TransmitPacket+0x88>)
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	f003 020f 	and.w	r2, r3, #15
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	4613      	mov	r3, r2
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	4403      	add	r3, r0
 800807e:	3318      	adds	r3, #24
 8008080:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008082:	4b09      	ldr	r3, [pc, #36]	; (80080a8 <USBD_CDC_TransmitPacket+0x88>)
 8008084:	7819      	ldrb	r1, [r3, #0]
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f002 f8b2 	bl	800a1fc <USBD_LL_Transmit>

    ret = USBD_OK;
 8008098:	2300      	movs	r3, #0
 800809a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800809c:	7bfb      	ldrb	r3, [r7, #15]
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3710      	adds	r7, #16
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
 80080a6:	bf00      	nop
 80080a8:	200000d3 	.word	0x200000d3

080080ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	32b0      	adds	r2, #176	; 0xb0
 80080be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	32b0      	adds	r2, #176	; 0xb0
 80080ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d101      	bne.n	80080da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80080d6:	2303      	movs	r3, #3
 80080d8:	e018      	b.n	800810c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	7c1b      	ldrb	r3, [r3, #16]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d10a      	bne.n	80080f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80080e2:	4b0c      	ldr	r3, [pc, #48]	; (8008114 <USBD_CDC_ReceivePacket+0x68>)
 80080e4:	7819      	ldrb	r1, [r3, #0]
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80080ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f002 f8a4 	bl	800a23e <USBD_LL_PrepareReceive>
 80080f6:	e008      	b.n	800810a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80080f8:	4b06      	ldr	r3, [pc, #24]	; (8008114 <USBD_CDC_ReceivePacket+0x68>)
 80080fa:	7819      	ldrb	r1, [r3, #0]
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008102:	2340      	movs	r3, #64	; 0x40
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f002 f89a 	bl	800a23e <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3710      	adds	r7, #16
 8008110:	46bd      	mov	sp, r7
 8008112:	bd80      	pop	{r7, pc}
 8008114:	200000d4 	.word	0x200000d4

08008118 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	4613      	mov	r3, r2
 8008124:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800812c:	2303      	movs	r3, #3
 800812e:	e01f      	b.n	8008170 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2200      	movs	r2, #0
 800813c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d003      	beq.n	8008156 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2201      	movs	r2, #1
 800815a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	79fa      	ldrb	r2, [r7, #7]
 8008162:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f001 ff15 	bl	8009f94 <USBD_LL_Init>
 800816a:	4603      	mov	r3, r0
 800816c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800816e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3718      	adds	r7, #24
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d101      	bne.n	8008190 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800818c:	2303      	movs	r3, #3
 800818e:	e025      	b.n	80081dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	683a      	ldr	r2, [r7, #0]
 8008194:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	32ae      	adds	r2, #174	; 0xae
 80081a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00f      	beq.n	80081cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	32ae      	adds	r2, #174	; 0xae
 80081b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081bc:	f107 020e 	add.w	r2, r7, #14
 80081c0:	4610      	mov	r0, r2
 80081c2:	4798      	blx	r3
 80081c4:	4602      	mov	r2, r0
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80081d2:	1c5a      	adds	r2, r3, #1
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80081da:	2300      	movs	r3, #0
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f001 ff1d 	bl	800a02c <USBD_LL_Start>
 80081f2:	4603      	mov	r3, r0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3708      	adds	r7, #8
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b083      	sub	sp, #12
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008204:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008206:	4618      	mov	r0, r3
 8008208:	370c      	adds	r7, #12
 800820a:	46bd      	mov	sp, r7
 800820c:	bc80      	pop	{r7}
 800820e:	4770      	bx	lr

08008210 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b084      	sub	sp, #16
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
 8008218:	460b      	mov	r3, r1
 800821a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800821c:	2300      	movs	r3, #0
 800821e:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008226:	2b00      	cmp	r3, #0
 8008228:	d009      	beq.n	800823e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	78fa      	ldrb	r2, [r7, #3]
 8008234:	4611      	mov	r1, r2
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	4798      	blx	r3
 800823a:	4603      	mov	r3, r0
 800823c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800823e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008240:	4618      	mov	r0, r3
 8008242:	3710      	adds	r7, #16
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b084      	sub	sp, #16
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	460b      	mov	r3, r1
 8008252:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008254:	2300      	movs	r3, #0
 8008256:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	78fa      	ldrb	r2, [r7, #3]
 8008262:	4611      	mov	r1, r2
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	4798      	blx	r3
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d001      	beq.n	8008272 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800826e:	2303      	movs	r3, #3
 8008270:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008272:	7bfb      	ldrb	r3, [r7, #15]
}
 8008274:	4618      	mov	r0, r3
 8008276:	3710      	adds	r7, #16
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	4618      	mov	r0, r3
 8008290:	f001 f901 	bl	8009496 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80082a2:	461a      	mov	r2, r3
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80082b0:	f003 031f 	and.w	r3, r3, #31
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d01a      	beq.n	80082ee <USBD_LL_SetupStage+0x72>
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	d822      	bhi.n	8008302 <USBD_LL_SetupStage+0x86>
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d002      	beq.n	80082c6 <USBD_LL_SetupStage+0x4a>
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d00a      	beq.n	80082da <USBD_LL_SetupStage+0x5e>
 80082c4:	e01d      	b.n	8008302 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082cc:	4619      	mov	r1, r3
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 fb58 	bl	8008984 <USBD_StdDevReq>
 80082d4:	4603      	mov	r3, r0
 80082d6:	73fb      	strb	r3, [r7, #15]
      break;
 80082d8:	e020      	b.n	800831c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082e0:	4619      	mov	r1, r3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 fbc0 	bl	8008a68 <USBD_StdItfReq>
 80082e8:	4603      	mov	r3, r0
 80082ea:	73fb      	strb	r3, [r7, #15]
      break;
 80082ec:	e016      	b.n	800831c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80082f4:	4619      	mov	r1, r3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fc22 	bl	8008b40 <USBD_StdEPReq>
 80082fc:	4603      	mov	r3, r0
 80082fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008300:	e00c      	b.n	800831c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008308:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800830c:	b2db      	uxtb	r3, r3
 800830e:	4619      	mov	r1, r3
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f001 feeb 	bl	800a0ec <USBD_LL_StallEP>
 8008316:	4603      	mov	r3, r0
 8008318:	73fb      	strb	r3, [r7, #15]
      break;
 800831a:	bf00      	nop
  }

  return ret;
 800831c:	7bfb      	ldrb	r3, [r7, #15]
}
 800831e:	4618      	mov	r0, r3
 8008320:	3710      	adds	r7, #16
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}

08008326 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008326:	b580      	push	{r7, lr}
 8008328:	b086      	sub	sp, #24
 800832a:	af00      	add	r7, sp, #0
 800832c:	60f8      	str	r0, [r7, #12]
 800832e:	460b      	mov	r3, r1
 8008330:	607a      	str	r2, [r7, #4]
 8008332:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008334:	2300      	movs	r3, #0
 8008336:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008338:	7afb      	ldrb	r3, [r7, #11]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d16e      	bne.n	800841c <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008344:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800834c:	2b03      	cmp	r3, #3
 800834e:	f040 8098 	bne.w	8008482 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	689a      	ldr	r2, [r3, #8]
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	429a      	cmp	r2, r3
 800835c:	d913      	bls.n	8008386 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	689a      	ldr	r2, [r3, #8]
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	68db      	ldr	r3, [r3, #12]
 8008366:	1ad2      	subs	r2, r2, r3
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	68da      	ldr	r2, [r3, #12]
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	4293      	cmp	r3, r2
 8008376:	bf28      	it	cs
 8008378:	4613      	movcs	r3, r2
 800837a:	461a      	mov	r2, r3
 800837c:	6879      	ldr	r1, [r7, #4]
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f001 f97c 	bl	800967c <USBD_CtlContinueRx>
 8008384:	e07d      	b.n	8008482 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800838c:	f003 031f 	and.w	r3, r3, #31
 8008390:	2b02      	cmp	r3, #2
 8008392:	d014      	beq.n	80083be <USBD_LL_DataOutStage+0x98>
 8008394:	2b02      	cmp	r3, #2
 8008396:	d81d      	bhi.n	80083d4 <USBD_LL_DataOutStage+0xae>
 8008398:	2b00      	cmp	r3, #0
 800839a:	d002      	beq.n	80083a2 <USBD_LL_DataOutStage+0x7c>
 800839c:	2b01      	cmp	r3, #1
 800839e:	d003      	beq.n	80083a8 <USBD_LL_DataOutStage+0x82>
 80083a0:	e018      	b.n	80083d4 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80083a2:	2300      	movs	r3, #0
 80083a4:	75bb      	strb	r3, [r7, #22]
            break;
 80083a6:	e018      	b.n	80083da <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083ae:	b2db      	uxtb	r3, r3
 80083b0:	4619      	mov	r1, r3
 80083b2:	68f8      	ldr	r0, [r7, #12]
 80083b4:	f000 fa5a 	bl	800886c <USBD_CoreFindIF>
 80083b8:	4603      	mov	r3, r0
 80083ba:	75bb      	strb	r3, [r7, #22]
            break;
 80083bc:	e00d      	b.n	80083da <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	4619      	mov	r1, r3
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f000 fa5b 	bl	8008884 <USBD_CoreFindEP>
 80083ce:	4603      	mov	r3, r0
 80083d0:	75bb      	strb	r3, [r7, #22]
            break;
 80083d2:	e002      	b.n	80083da <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	75bb      	strb	r3, [r7, #22]
            break;
 80083d8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80083da:	7dbb      	ldrb	r3, [r7, #22]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d119      	bne.n	8008414 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b03      	cmp	r3, #3
 80083ea:	d113      	bne.n	8008414 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80083ec:	7dba      	ldrb	r2, [r7, #22]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	32ae      	adds	r2, #174	; 0xae
 80083f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00b      	beq.n	8008414 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80083fc:	7dba      	ldrb	r2, [r7, #22]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008404:	7dba      	ldrb	r2, [r7, #22]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	32ae      	adds	r2, #174	; 0xae
 800840a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800840e:	691b      	ldr	r3, [r3, #16]
 8008410:	68f8      	ldr	r0, [r7, #12]
 8008412:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008414:	68f8      	ldr	r0, [r7, #12]
 8008416:	f001 f942 	bl	800969e <USBD_CtlSendStatus>
 800841a:	e032      	b.n	8008482 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800841c:	7afb      	ldrb	r3, [r7, #11]
 800841e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008422:	b2db      	uxtb	r3, r3
 8008424:	4619      	mov	r1, r3
 8008426:	68f8      	ldr	r0, [r7, #12]
 8008428:	f000 fa2c 	bl	8008884 <USBD_CoreFindEP>
 800842c:	4603      	mov	r3, r0
 800842e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008430:	7dbb      	ldrb	r3, [r7, #22]
 8008432:	2bff      	cmp	r3, #255	; 0xff
 8008434:	d025      	beq.n	8008482 <USBD_LL_DataOutStage+0x15c>
 8008436:	7dbb      	ldrb	r3, [r7, #22]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d122      	bne.n	8008482 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008442:	b2db      	uxtb	r3, r3
 8008444:	2b03      	cmp	r3, #3
 8008446:	d117      	bne.n	8008478 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008448:	7dba      	ldrb	r2, [r7, #22]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	32ae      	adds	r2, #174	; 0xae
 800844e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008452:	699b      	ldr	r3, [r3, #24]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00f      	beq.n	8008478 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008458:	7dba      	ldrb	r2, [r7, #22]
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008460:	7dba      	ldrb	r2, [r7, #22]
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	32ae      	adds	r2, #174	; 0xae
 8008466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800846a:	699b      	ldr	r3, [r3, #24]
 800846c:	7afa      	ldrb	r2, [r7, #11]
 800846e:	4611      	mov	r1, r2
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	4798      	blx	r3
 8008474:	4603      	mov	r3, r0
 8008476:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008478:	7dfb      	ldrb	r3, [r7, #23]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800847e:	7dfb      	ldrb	r3, [r7, #23]
 8008480:	e000      	b.n	8008484 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008482:	2300      	movs	r3, #0
}
 8008484:	4618      	mov	r0, r3
 8008486:	3718      	adds	r7, #24
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b086      	sub	sp, #24
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	460b      	mov	r3, r1
 8008496:	607a      	str	r2, [r7, #4]
 8008498:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800849a:	7afb      	ldrb	r3, [r7, #11]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d16f      	bne.n	8008580 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	3314      	adds	r3, #20
 80084a4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084ac:	2b02      	cmp	r3, #2
 80084ae:	d15a      	bne.n	8008566 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	689a      	ldr	r2, [r3, #8]
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	68db      	ldr	r3, [r3, #12]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d914      	bls.n	80084e6 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084bc:	693b      	ldr	r3, [r7, #16]
 80084be:	689a      	ldr	r2, [r3, #8]
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	1ad2      	subs	r2, r2, r3
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	461a      	mov	r2, r3
 80084d0:	6879      	ldr	r1, [r7, #4]
 80084d2:	68f8      	ldr	r0, [r7, #12]
 80084d4:	f001 f8a4 	bl	8009620 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80084d8:	2300      	movs	r3, #0
 80084da:	2200      	movs	r2, #0
 80084dc:	2100      	movs	r1, #0
 80084de:	68f8      	ldr	r0, [r7, #12]
 80084e0:	f001 fead 	bl	800a23e <USBD_LL_PrepareReceive>
 80084e4:	e03f      	b.n	8008566 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	68da      	ldr	r2, [r3, #12]
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	689b      	ldr	r3, [r3, #8]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d11c      	bne.n	800852c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	685a      	ldr	r2, [r3, #4]
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d316      	bcc.n	800852c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	685a      	ldr	r2, [r3, #4]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008508:	429a      	cmp	r2, r3
 800850a:	d20f      	bcs.n	800852c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800850c:	2200      	movs	r2, #0
 800850e:	2100      	movs	r1, #0
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f001 f885 	bl	8009620 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800851e:	2300      	movs	r3, #0
 8008520:	2200      	movs	r2, #0
 8008522:	2100      	movs	r1, #0
 8008524:	68f8      	ldr	r0, [r7, #12]
 8008526:	f001 fe8a 	bl	800a23e <USBD_LL_PrepareReceive>
 800852a:	e01c      	b.n	8008566 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008532:	b2db      	uxtb	r3, r3
 8008534:	2b03      	cmp	r3, #3
 8008536:	d10f      	bne.n	8008558 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d009      	beq.n	8008558 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2200      	movs	r2, #0
 8008548:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	68f8      	ldr	r0, [r7, #12]
 8008556:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008558:	2180      	movs	r1, #128	; 0x80
 800855a:	68f8      	ldr	r0, [r7, #12]
 800855c:	f001 fdc6 	bl	800a0ec <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f001 f8af 	bl	80096c4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d03a      	beq.n	80085e6 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f7ff fe43 	bl	80081fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800857e:	e032      	b.n	80085e6 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008580:	7afb      	ldrb	r3, [r7, #11]
 8008582:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008586:	b2db      	uxtb	r3, r3
 8008588:	4619      	mov	r1, r3
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f000 f97a 	bl	8008884 <USBD_CoreFindEP>
 8008590:	4603      	mov	r3, r0
 8008592:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008594:	7dfb      	ldrb	r3, [r7, #23]
 8008596:	2bff      	cmp	r3, #255	; 0xff
 8008598:	d025      	beq.n	80085e6 <USBD_LL_DataInStage+0x15a>
 800859a:	7dfb      	ldrb	r3, [r7, #23]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d122      	bne.n	80085e6 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d11c      	bne.n	80085e6 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80085ac:	7dfa      	ldrb	r2, [r7, #23]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	32ae      	adds	r2, #174	; 0xae
 80085b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d014      	beq.n	80085e6 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80085bc:	7dfa      	ldrb	r2, [r7, #23]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80085c4:	7dfa      	ldrb	r2, [r7, #23]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	32ae      	adds	r2, #174	; 0xae
 80085ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085ce:	695b      	ldr	r3, [r3, #20]
 80085d0:	7afa      	ldrb	r2, [r7, #11]
 80085d2:	4611      	mov	r1, r2
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	4798      	blx	r3
 80085d8:	4603      	mov	r3, r0
 80085da:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80085dc:	7dbb      	ldrb	r3, [r7, #22]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d001      	beq.n	80085e6 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80085e2:	7dbb      	ldrb	r3, [r7, #22]
 80085e4:	e000      	b.n	80085e8 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80085e6:	2300      	movs	r3, #0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3718      	adds	r7, #24
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80085f8:	2300      	movs	r3, #0
 80085fa:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2201      	movs	r2, #1
 8008600:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2200      	movs	r2, #0
 8008608:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2200      	movs	r2, #0
 800861e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008628:	2b00      	cmp	r3, #0
 800862a:	d014      	beq.n	8008656 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d00e      	beq.n	8008656 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	6852      	ldr	r2, [r2, #4]
 8008644:	b2d2      	uxtb	r2, r2
 8008646:	4611      	mov	r1, r2
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	4798      	blx	r3
 800864c:	4603      	mov	r3, r0
 800864e:	2b00      	cmp	r3, #0
 8008650:	d001      	beq.n	8008656 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008652:	2303      	movs	r3, #3
 8008654:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008656:	2340      	movs	r3, #64	; 0x40
 8008658:	2200      	movs	r2, #0
 800865a:	2100      	movs	r1, #0
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f001 fd00 	bl	800a062 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2240      	movs	r2, #64	; 0x40
 800866e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008672:	2340      	movs	r3, #64	; 0x40
 8008674:	2200      	movs	r2, #0
 8008676:	2180      	movs	r1, #128	; 0x80
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f001 fcf2 	bl	800a062 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2240      	movs	r2, #64	; 0x40
 8008688:	621a      	str	r2, [r3, #32]

  return ret;
 800868a:	7bfb      	ldrb	r3, [r7, #15]
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008694:	b480      	push	{r7}
 8008696:	b083      	sub	sp, #12
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	78fa      	ldrb	r2, [r7, #3]
 80086a4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bc80      	pop	{r7}
 80086b0:	4770      	bx	lr

080086b2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80086b2:	b480      	push	{r7}
 80086b4:	b083      	sub	sp, #12
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086c0:	b2da      	uxtb	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2204      	movs	r2, #4
 80086cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80086d0:	2300      	movs	r3, #0
}
 80086d2:	4618      	mov	r0, r3
 80086d4:	370c      	adds	r7, #12
 80086d6:	46bd      	mov	sp, r7
 80086d8:	bc80      	pop	{r7}
 80086da:	4770      	bx	lr

080086dc <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80086dc:	b480      	push	{r7}
 80086de:	b083      	sub	sp, #12
 80086e0:	af00      	add	r7, sp, #0
 80086e2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	d106      	bne.n	80086fe <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80086f6:	b2da      	uxtb	r2, r3
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	bc80      	pop	{r7}
 8008708:	4770      	bx	lr

0800870a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800870a:	b580      	push	{r7, lr}
 800870c:	b082      	sub	sp, #8
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b03      	cmp	r3, #3
 800871c:	d110      	bne.n	8008740 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00b      	beq.n	8008740 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800872e:	69db      	ldr	r3, [r3, #28]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d005      	beq.n	8008740 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800873a:	69db      	ldr	r3, [r3, #28]
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3708      	adds	r7, #8
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b082      	sub	sp, #8
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	460b      	mov	r3, r1
 8008754:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	32ae      	adds	r2, #174	; 0xae
 8008760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d101      	bne.n	800876c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008768:	2303      	movs	r3, #3
 800876a:	e01c      	b.n	80087a6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008772:	b2db      	uxtb	r3, r3
 8008774:	2b03      	cmp	r3, #3
 8008776:	d115      	bne.n	80087a4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	32ae      	adds	r2, #174	; 0xae
 8008782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008786:	6a1b      	ldr	r3, [r3, #32]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d00b      	beq.n	80087a4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	32ae      	adds	r2, #174	; 0xae
 8008796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	78fa      	ldrb	r2, [r7, #3]
 800879e:	4611      	mov	r1, r2
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3708      	adds	r7, #8
 80087aa:	46bd      	mov	sp, r7
 80087ac:	bd80      	pop	{r7, pc}

080087ae <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087ae:	b580      	push	{r7, lr}
 80087b0:	b082      	sub	sp, #8
 80087b2:	af00      	add	r7, sp, #0
 80087b4:	6078      	str	r0, [r7, #4]
 80087b6:	460b      	mov	r3, r1
 80087b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	32ae      	adds	r2, #174	; 0xae
 80087c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d101      	bne.n	80087d0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80087cc:	2303      	movs	r3, #3
 80087ce:	e01c      	b.n	800880a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b03      	cmp	r3, #3
 80087da:	d115      	bne.n	8008808 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	32ae      	adds	r2, #174	; 0xae
 80087e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d00b      	beq.n	8008808 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	32ae      	adds	r2, #174	; 0xae
 80087fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008800:	78fa      	ldrb	r2, [r7, #3]
 8008802:	4611      	mov	r1, r2
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3708      	adds	r7, #8
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}

08008812 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008812:	b480      	push	{r7}
 8008814:	b083      	sub	sp, #12
 8008816:	af00      	add	r7, sp, #0
 8008818:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800881a:	2300      	movs	r3, #0
}
 800881c:	4618      	mov	r0, r3
 800881e:	370c      	adds	r7, #12
 8008820:	46bd      	mov	sp, r7
 8008822:	bc80      	pop	{r7}
 8008824:	4770      	bx	lr

08008826 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008826:	b580      	push	{r7, lr}
 8008828:	b084      	sub	sp, #16
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800882e:	2300      	movs	r3, #0
 8008830:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2201      	movs	r2, #1
 8008836:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00e      	beq.n	8008862 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	6852      	ldr	r2, [r2, #4]
 8008850:	b2d2      	uxtb	r2, r2
 8008852:	4611      	mov	r1, r2
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	4798      	blx	r3
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800885e:	2303      	movs	r3, #3
 8008860:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008862:	7bfb      	ldrb	r3, [r7, #15]
}
 8008864:	4618      	mov	r0, r3
 8008866:	3710      	adds	r7, #16
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800886c:	b480      	push	{r7}
 800886e:	b083      	sub	sp, #12
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	460b      	mov	r3, r1
 8008876:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008878:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800887a:	4618      	mov	r0, r3
 800887c:	370c      	adds	r7, #12
 800887e:	46bd      	mov	sp, r7
 8008880:	bc80      	pop	{r7}
 8008882:	4770      	bx	lr

08008884 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	460b      	mov	r3, r1
 800888e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008890:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008892:	4618      	mov	r0, r3
 8008894:	370c      	adds	r7, #12
 8008896:	46bd      	mov	sp, r7
 8008898:	bc80      	pop	{r7}
 800889a:	4770      	bx	lr

0800889c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	460b      	mov	r3, r1
 80088a6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80088b0:	2300      	movs	r3, #0
 80088b2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	885b      	ldrh	r3, [r3, #2]
 80088b8:	b29a      	uxth	r2, r3
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	b29b      	uxth	r3, r3
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d920      	bls.n	8008906 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80088cc:	e013      	b.n	80088f6 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80088ce:	f107 030a 	add.w	r3, r7, #10
 80088d2:	4619      	mov	r1, r3
 80088d4:	6978      	ldr	r0, [r7, #20]
 80088d6:	f000 f81b 	bl	8008910 <USBD_GetNextDesc>
 80088da:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	785b      	ldrb	r3, [r3, #1]
 80088e0:	2b05      	cmp	r3, #5
 80088e2:	d108      	bne.n	80088f6 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	789b      	ldrb	r3, [r3, #2]
 80088ec:	78fa      	ldrb	r2, [r7, #3]
 80088ee:	429a      	cmp	r2, r3
 80088f0:	d008      	beq.n	8008904 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80088f2:	2300      	movs	r3, #0
 80088f4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	885b      	ldrh	r3, [r3, #2]
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	897b      	ldrh	r3, [r7, #10]
 80088fe:	429a      	cmp	r2, r3
 8008900:	d8e5      	bhi.n	80088ce <USBD_GetEpDesc+0x32>
 8008902:	e000      	b.n	8008906 <USBD_GetEpDesc+0x6a>
          break;
 8008904:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008906:	693b      	ldr	r3, [r7, #16]
}
 8008908:	4618      	mov	r0, r3
 800890a:	3718      	adds	r7, #24
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}

08008910 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008910:	b480      	push	{r7}
 8008912:	b085      	sub	sp, #20
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
 8008918:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	881a      	ldrh	r2, [r3, #0]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	b29b      	uxth	r3, r3
 8008928:	4413      	add	r3, r2
 800892a:	b29a      	uxth	r2, r3
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	461a      	mov	r2, r3
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4413      	add	r3, r2
 800893a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800893c:	68fb      	ldr	r3, [r7, #12]
}
 800893e:	4618      	mov	r0, r3
 8008940:	3714      	adds	r7, #20
 8008942:	46bd      	mov	sp, r7
 8008944:	bc80      	pop	{r7}
 8008946:	4770      	bx	lr

08008948 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008948:	b480      	push	{r7}
 800894a:	b087      	sub	sp, #28
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	3301      	adds	r3, #1
 800895e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008966:	8a3b      	ldrh	r3, [r7, #16]
 8008968:	021b      	lsls	r3, r3, #8
 800896a:	b21a      	sxth	r2, r3
 800896c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008970:	4313      	orrs	r3, r2
 8008972:	b21b      	sxth	r3, r3
 8008974:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008976:	89fb      	ldrh	r3, [r7, #14]
}
 8008978:	4618      	mov	r0, r3
 800897a:	371c      	adds	r7, #28
 800897c:	46bd      	mov	sp, r7
 800897e:	bc80      	pop	{r7}
 8008980:	4770      	bx	lr
	...

08008984 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b084      	sub	sp, #16
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800898e:	2300      	movs	r3, #0
 8008990:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	781b      	ldrb	r3, [r3, #0]
 8008996:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800899a:	2b40      	cmp	r3, #64	; 0x40
 800899c:	d005      	beq.n	80089aa <USBD_StdDevReq+0x26>
 800899e:	2b40      	cmp	r3, #64	; 0x40
 80089a0:	d857      	bhi.n	8008a52 <USBD_StdDevReq+0xce>
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d00f      	beq.n	80089c6 <USBD_StdDevReq+0x42>
 80089a6:	2b20      	cmp	r3, #32
 80089a8:	d153      	bne.n	8008a52 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	32ae      	adds	r2, #174	; 0xae
 80089b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	6839      	ldr	r1, [r7, #0]
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	4798      	blx	r3
 80089c0:	4603      	mov	r3, r0
 80089c2:	73fb      	strb	r3, [r7, #15]
      break;
 80089c4:	e04a      	b.n	8008a5c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	785b      	ldrb	r3, [r3, #1]
 80089ca:	2b09      	cmp	r3, #9
 80089cc:	d83b      	bhi.n	8008a46 <USBD_StdDevReq+0xc2>
 80089ce:	a201      	add	r2, pc, #4	; (adr r2, 80089d4 <USBD_StdDevReq+0x50>)
 80089d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d4:	08008a29 	.word	0x08008a29
 80089d8:	08008a3d 	.word	0x08008a3d
 80089dc:	08008a47 	.word	0x08008a47
 80089e0:	08008a33 	.word	0x08008a33
 80089e4:	08008a47 	.word	0x08008a47
 80089e8:	08008a07 	.word	0x08008a07
 80089ec:	080089fd 	.word	0x080089fd
 80089f0:	08008a47 	.word	0x08008a47
 80089f4:	08008a1f 	.word	0x08008a1f
 80089f8:	08008a11 	.word	0x08008a11
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80089fc:	6839      	ldr	r1, [r7, #0]
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 fa3c 	bl	8008e7c <USBD_GetDescriptor>
          break;
 8008a04:	e024      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008a06:	6839      	ldr	r1, [r7, #0]
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fba1 	bl	8009150 <USBD_SetAddress>
          break;
 8008a0e:	e01f      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 fbe0 	bl	80091d8 <USBD_SetConfig>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	73fb      	strb	r3, [r7, #15]
          break;
 8008a1c:	e018      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008a1e:	6839      	ldr	r1, [r7, #0]
 8008a20:	6878      	ldr	r0, [r7, #4]
 8008a22:	f000 fc83 	bl	800932c <USBD_GetConfig>
          break;
 8008a26:	e013      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008a28:	6839      	ldr	r1, [r7, #0]
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f000 fcb4 	bl	8009398 <USBD_GetStatus>
          break;
 8008a30:	e00e      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008a32:	6839      	ldr	r1, [r7, #0]
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f000 fce3 	bl	8009400 <USBD_SetFeature>
          break;
 8008a3a:	e009      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008a3c:	6839      	ldr	r1, [r7, #0]
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f000 fd07 	bl	8009452 <USBD_ClrFeature>
          break;
 8008a44:	e004      	b.n	8008a50 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008a46:	6839      	ldr	r1, [r7, #0]
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f000 fd5e 	bl	800950a <USBD_CtlError>
          break;
 8008a4e:	bf00      	nop
      }
      break;
 8008a50:	e004      	b.n	8008a5c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008a52:	6839      	ldr	r1, [r7, #0]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 fd58 	bl	800950a <USBD_CtlError>
      break;
 8008a5a:	bf00      	nop
  }

  return ret;
 8008a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3710      	adds	r7, #16
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}
 8008a66:	bf00      	nop

08008a68 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a72:	2300      	movs	r3, #0
 8008a74:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a7e:	2b40      	cmp	r3, #64	; 0x40
 8008a80:	d005      	beq.n	8008a8e <USBD_StdItfReq+0x26>
 8008a82:	2b40      	cmp	r3, #64	; 0x40
 8008a84:	d852      	bhi.n	8008b2c <USBD_StdItfReq+0xc4>
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d001      	beq.n	8008a8e <USBD_StdItfReq+0x26>
 8008a8a:	2b20      	cmp	r3, #32
 8008a8c:	d14e      	bne.n	8008b2c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	3b01      	subs	r3, #1
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	d840      	bhi.n	8008b1e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	889b      	ldrh	r3, [r3, #4]
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d836      	bhi.n	8008b14 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	889b      	ldrh	r3, [r3, #4]
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	4619      	mov	r1, r3
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f7ff fedc 	bl	800886c <USBD_CoreFindIF>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008ab8:	7bbb      	ldrb	r3, [r7, #14]
 8008aba:	2bff      	cmp	r3, #255	; 0xff
 8008abc:	d01d      	beq.n	8008afa <USBD_StdItfReq+0x92>
 8008abe:	7bbb      	ldrb	r3, [r7, #14]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d11a      	bne.n	8008afa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008ac4:	7bba      	ldrb	r2, [r7, #14]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	32ae      	adds	r2, #174	; 0xae
 8008aca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ace:	689b      	ldr	r3, [r3, #8]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d00f      	beq.n	8008af4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008ad4:	7bba      	ldrb	r2, [r7, #14]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008adc:	7bba      	ldrb	r2, [r7, #14]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	32ae      	adds	r2, #174	; 0xae
 8008ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	6839      	ldr	r1, [r7, #0]
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	4798      	blx	r3
 8008aee:	4603      	mov	r3, r0
 8008af0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008af2:	e004      	b.n	8008afe <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008af4:	2303      	movs	r3, #3
 8008af6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008af8:	e001      	b.n	8008afe <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008afa:	2303      	movs	r3, #3
 8008afc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	88db      	ldrh	r3, [r3, #6]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d110      	bne.n	8008b28 <USBD_StdItfReq+0xc0>
 8008b06:	7bfb      	ldrb	r3, [r7, #15]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d10d      	bne.n	8008b28 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 fdc6 	bl	800969e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008b12:	e009      	b.n	8008b28 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 fcf7 	bl	800950a <USBD_CtlError>
          break;
 8008b1c:	e004      	b.n	8008b28 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 fcf2 	bl	800950a <USBD_CtlError>
          break;
 8008b26:	e000      	b.n	8008b2a <USBD_StdItfReq+0xc2>
          break;
 8008b28:	bf00      	nop
      }
      break;
 8008b2a:	e004      	b.n	8008b36 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fceb 	bl	800950a <USBD_CtlError>
      break;
 8008b34:	bf00      	nop
  }

  return ret;
 8008b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	889b      	ldrh	r3, [r3, #4]
 8008b52:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b5c:	2b40      	cmp	r3, #64	; 0x40
 8008b5e:	d007      	beq.n	8008b70 <USBD_StdEPReq+0x30>
 8008b60:	2b40      	cmp	r3, #64	; 0x40
 8008b62:	f200 817f 	bhi.w	8008e64 <USBD_StdEPReq+0x324>
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d02a      	beq.n	8008bc0 <USBD_StdEPReq+0x80>
 8008b6a:	2b20      	cmp	r3, #32
 8008b6c:	f040 817a 	bne.w	8008e64 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008b70:	7bbb      	ldrb	r3, [r7, #14]
 8008b72:	4619      	mov	r1, r3
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7ff fe85 	bl	8008884 <USBD_CoreFindEP>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008b7e:	7b7b      	ldrb	r3, [r7, #13]
 8008b80:	2bff      	cmp	r3, #255	; 0xff
 8008b82:	f000 8174 	beq.w	8008e6e <USBD_StdEPReq+0x32e>
 8008b86:	7b7b      	ldrb	r3, [r7, #13]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	f040 8170 	bne.w	8008e6e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008b8e:	7b7a      	ldrb	r2, [r7, #13]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008b96:	7b7a      	ldrb	r2, [r7, #13]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	32ae      	adds	r2, #174	; 0xae
 8008b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f000 8163 	beq.w	8008e6e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008ba8:	7b7a      	ldrb	r2, [r7, #13]
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	32ae      	adds	r2, #174	; 0xae
 8008bae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	6839      	ldr	r1, [r7, #0]
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	4798      	blx	r3
 8008bba:	4603      	mov	r3, r0
 8008bbc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008bbe:	e156      	b.n	8008e6e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	785b      	ldrb	r3, [r3, #1]
 8008bc4:	2b03      	cmp	r3, #3
 8008bc6:	d008      	beq.n	8008bda <USBD_StdEPReq+0x9a>
 8008bc8:	2b03      	cmp	r3, #3
 8008bca:	f300 8145 	bgt.w	8008e58 <USBD_StdEPReq+0x318>
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f000 809b 	beq.w	8008d0a <USBD_StdEPReq+0x1ca>
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d03c      	beq.n	8008c52 <USBD_StdEPReq+0x112>
 8008bd8:	e13e      	b.n	8008e58 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008be0:	b2db      	uxtb	r3, r3
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d002      	beq.n	8008bec <USBD_StdEPReq+0xac>
 8008be6:	2b03      	cmp	r3, #3
 8008be8:	d016      	beq.n	8008c18 <USBD_StdEPReq+0xd8>
 8008bea:	e02c      	b.n	8008c46 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bec:	7bbb      	ldrb	r3, [r7, #14]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d00d      	beq.n	8008c0e <USBD_StdEPReq+0xce>
 8008bf2:	7bbb      	ldrb	r3, [r7, #14]
 8008bf4:	2b80      	cmp	r3, #128	; 0x80
 8008bf6:	d00a      	beq.n	8008c0e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bf8:	7bbb      	ldrb	r3, [r7, #14]
 8008bfa:	4619      	mov	r1, r3
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 fa75 	bl	800a0ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c02:	2180      	movs	r1, #128	; 0x80
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f001 fa71 	bl	800a0ec <USBD_LL_StallEP>
 8008c0a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c0c:	e020      	b.n	8008c50 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008c0e:	6839      	ldr	r1, [r7, #0]
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f000 fc7a 	bl	800950a <USBD_CtlError>
              break;
 8008c16:	e01b      	b.n	8008c50 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	885b      	ldrh	r3, [r3, #2]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d10e      	bne.n	8008c3e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d00b      	beq.n	8008c3e <USBD_StdEPReq+0xfe>
 8008c26:	7bbb      	ldrb	r3, [r7, #14]
 8008c28:	2b80      	cmp	r3, #128	; 0x80
 8008c2a:	d008      	beq.n	8008c3e <USBD_StdEPReq+0xfe>
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	88db      	ldrh	r3, [r3, #6]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d104      	bne.n	8008c3e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c34:	7bbb      	ldrb	r3, [r7, #14]
 8008c36:	4619      	mov	r1, r3
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f001 fa57 	bl	800a0ec <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 fd2d 	bl	800969e <USBD_CtlSendStatus>

              break;
 8008c44:	e004      	b.n	8008c50 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008c46:	6839      	ldr	r1, [r7, #0]
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 fc5e 	bl	800950a <USBD_CtlError>
              break;
 8008c4e:	bf00      	nop
          }
          break;
 8008c50:	e107      	b.n	8008e62 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d002      	beq.n	8008c64 <USBD_StdEPReq+0x124>
 8008c5e:	2b03      	cmp	r3, #3
 8008c60:	d016      	beq.n	8008c90 <USBD_StdEPReq+0x150>
 8008c62:	e04b      	b.n	8008cfc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c64:	7bbb      	ldrb	r3, [r7, #14]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00d      	beq.n	8008c86 <USBD_StdEPReq+0x146>
 8008c6a:	7bbb      	ldrb	r3, [r7, #14]
 8008c6c:	2b80      	cmp	r3, #128	; 0x80
 8008c6e:	d00a      	beq.n	8008c86 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c70:	7bbb      	ldrb	r3, [r7, #14]
 8008c72:	4619      	mov	r1, r3
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f001 fa39 	bl	800a0ec <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c7a:	2180      	movs	r1, #128	; 0x80
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f001 fa35 	bl	800a0ec <USBD_LL_StallEP>
 8008c82:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008c84:	e040      	b.n	8008d08 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008c86:	6839      	ldr	r1, [r7, #0]
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 fc3e 	bl	800950a <USBD_CtlError>
              break;
 8008c8e:	e03b      	b.n	8008d08 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	885b      	ldrh	r3, [r3, #2]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d136      	bne.n	8008d06 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008c98:	7bbb      	ldrb	r3, [r7, #14]
 8008c9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d004      	beq.n	8008cac <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008ca2:	7bbb      	ldrb	r3, [r7, #14]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f001 fa3f 	bl	800a12a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 fcf6 	bl	800969e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008cb2:	7bbb      	ldrb	r3, [r7, #14]
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7ff fde4 	bl	8008884 <USBD_CoreFindEP>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008cc0:	7b7b      	ldrb	r3, [r7, #13]
 8008cc2:	2bff      	cmp	r3, #255	; 0xff
 8008cc4:	d01f      	beq.n	8008d06 <USBD_StdEPReq+0x1c6>
 8008cc6:	7b7b      	ldrb	r3, [r7, #13]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d11c      	bne.n	8008d06 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008ccc:	7b7a      	ldrb	r2, [r7, #13]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008cd4:	7b7a      	ldrb	r2, [r7, #13]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	32ae      	adds	r2, #174	; 0xae
 8008cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d010      	beq.n	8008d06 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ce4:	7b7a      	ldrb	r2, [r7, #13]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	32ae      	adds	r2, #174	; 0xae
 8008cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	6839      	ldr	r1, [r7, #0]
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	4798      	blx	r3
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8008cfa:	e004      	b.n	8008d06 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008cfc:	6839      	ldr	r1, [r7, #0]
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 fc03 	bl	800950a <USBD_CtlError>
              break;
 8008d04:	e000      	b.n	8008d08 <USBD_StdEPReq+0x1c8>
              break;
 8008d06:	bf00      	nop
          }
          break;
 8008d08:	e0ab      	b.n	8008e62 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d002      	beq.n	8008d1c <USBD_StdEPReq+0x1dc>
 8008d16:	2b03      	cmp	r3, #3
 8008d18:	d032      	beq.n	8008d80 <USBD_StdEPReq+0x240>
 8008d1a:	e097      	b.n	8008e4c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008d1c:	7bbb      	ldrb	r3, [r7, #14]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d007      	beq.n	8008d32 <USBD_StdEPReq+0x1f2>
 8008d22:	7bbb      	ldrb	r3, [r7, #14]
 8008d24:	2b80      	cmp	r3, #128	; 0x80
 8008d26:	d004      	beq.n	8008d32 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008d28:	6839      	ldr	r1, [r7, #0]
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 fbed 	bl	800950a <USBD_CtlError>
                break;
 8008d30:	e091      	b.n	8008e56 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	da0b      	bge.n	8008d52 <USBD_StdEPReq+0x212>
 8008d3a:	7bbb      	ldrb	r3, [r7, #14]
 8008d3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d40:	4613      	mov	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	4413      	add	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	3310      	adds	r3, #16
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	3304      	adds	r3, #4
 8008d50:	e00b      	b.n	8008d6a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008d52:	7bbb      	ldrb	r3, [r7, #14]
 8008d54:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d58:	4613      	mov	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	4413      	add	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	4413      	add	r3, r2
 8008d68:	3304      	adds	r3, #4
 8008d6a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	2202      	movs	r2, #2
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f000 fc36 	bl	80095ea <USBD_CtlSendData>
              break;
 8008d7e:	e06a      	b.n	8008e56 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008d80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	da11      	bge.n	8008dac <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d88:	7bbb      	ldrb	r3, [r7, #14]
 8008d8a:	f003 020f 	and.w	r2, r3, #15
 8008d8e:	6879      	ldr	r1, [r7, #4]
 8008d90:	4613      	mov	r3, r2
 8008d92:	009b      	lsls	r3, r3, #2
 8008d94:	4413      	add	r3, r2
 8008d96:	009b      	lsls	r3, r3, #2
 8008d98:	440b      	add	r3, r1
 8008d9a:	3324      	adds	r3, #36	; 0x24
 8008d9c:	881b      	ldrh	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d117      	bne.n	8008dd2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008da2:	6839      	ldr	r1, [r7, #0]
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 fbb0 	bl	800950a <USBD_CtlError>
                  break;
 8008daa:	e054      	b.n	8008e56 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008dac:	7bbb      	ldrb	r3, [r7, #14]
 8008dae:	f003 020f 	and.w	r2, r3, #15
 8008db2:	6879      	ldr	r1, [r7, #4]
 8008db4:	4613      	mov	r3, r2
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	4413      	add	r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	440b      	add	r3, r1
 8008dbe:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008dc2:	881b      	ldrh	r3, [r3, #0]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d104      	bne.n	8008dd2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008dc8:	6839      	ldr	r1, [r7, #0]
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 fb9d 	bl	800950a <USBD_CtlError>
                  break;
 8008dd0:	e041      	b.n	8008e56 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008dd2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	da0b      	bge.n	8008df2 <USBD_StdEPReq+0x2b2>
 8008dda:	7bbb      	ldrb	r3, [r7, #14]
 8008ddc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008de0:	4613      	mov	r3, r2
 8008de2:	009b      	lsls	r3, r3, #2
 8008de4:	4413      	add	r3, r2
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	3310      	adds	r3, #16
 8008dea:	687a      	ldr	r2, [r7, #4]
 8008dec:	4413      	add	r3, r2
 8008dee:	3304      	adds	r3, #4
 8008df0:	e00b      	b.n	8008e0a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008df2:	7bbb      	ldrb	r3, [r7, #14]
 8008df4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008df8:	4613      	mov	r3, r2
 8008dfa:	009b      	lsls	r3, r3, #2
 8008dfc:	4413      	add	r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008e04:	687a      	ldr	r2, [r7, #4]
 8008e06:	4413      	add	r3, r2
 8008e08:	3304      	adds	r3, #4
 8008e0a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008e0c:	7bbb      	ldrb	r3, [r7, #14]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d002      	beq.n	8008e18 <USBD_StdEPReq+0x2d8>
 8008e12:	7bbb      	ldrb	r3, [r7, #14]
 8008e14:	2b80      	cmp	r3, #128	; 0x80
 8008e16:	d103      	bne.n	8008e20 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	601a      	str	r2, [r3, #0]
 8008e1e:	e00e      	b.n	8008e3e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008e20:	7bbb      	ldrb	r3, [r7, #14]
 8008e22:	4619      	mov	r1, r3
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	f001 f99f 	bl	800a168 <USBD_LL_IsStallEP>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d003      	beq.n	8008e38 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	2201      	movs	r2, #1
 8008e34:	601a      	str	r2, [r3, #0]
 8008e36:	e002      	b.n	8008e3e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	2202      	movs	r2, #2
 8008e42:	4619      	mov	r1, r3
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fbd0 	bl	80095ea <USBD_CtlSendData>
              break;
 8008e4a:	e004      	b.n	8008e56 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008e4c:	6839      	ldr	r1, [r7, #0]
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fb5b 	bl	800950a <USBD_CtlError>
              break;
 8008e54:	bf00      	nop
          }
          break;
 8008e56:	e004      	b.n	8008e62 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008e58:	6839      	ldr	r1, [r7, #0]
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fb55 	bl	800950a <USBD_CtlError>
          break;
 8008e60:	bf00      	nop
      }
      break;
 8008e62:	e005      	b.n	8008e70 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f000 fb4f 	bl	800950a <USBD_CtlError>
      break;
 8008e6c:	e000      	b.n	8008e70 <USBD_StdEPReq+0x330>
      break;
 8008e6e:	bf00      	nop
  }

  return ret;
 8008e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3710      	adds	r7, #16
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}
	...

08008e7c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	885b      	ldrh	r3, [r3, #2]
 8008e96:	0a1b      	lsrs	r3, r3, #8
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	2b06      	cmp	r3, #6
 8008e9e:	f200 8128 	bhi.w	80090f2 <USBD_GetDescriptor+0x276>
 8008ea2:	a201      	add	r2, pc, #4	; (adr r2, 8008ea8 <USBD_GetDescriptor+0x2c>)
 8008ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea8:	08008ec5 	.word	0x08008ec5
 8008eac:	08008edd 	.word	0x08008edd
 8008eb0:	08008f1d 	.word	0x08008f1d
 8008eb4:	080090f3 	.word	0x080090f3
 8008eb8:	080090f3 	.word	0x080090f3
 8008ebc:	08009093 	.word	0x08009093
 8008ec0:	080090bf 	.word	0x080090bf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	687a      	ldr	r2, [r7, #4]
 8008ece:	7c12      	ldrb	r2, [r2, #16]
 8008ed0:	f107 0108 	add.w	r1, r7, #8
 8008ed4:	4610      	mov	r0, r2
 8008ed6:	4798      	blx	r3
 8008ed8:	60f8      	str	r0, [r7, #12]
      break;
 8008eda:	e112      	b.n	8009102 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	7c1b      	ldrb	r3, [r3, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d10d      	bne.n	8008f00 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eec:	f107 0208 	add.w	r2, r7, #8
 8008ef0:	4610      	mov	r0, r2
 8008ef2:	4798      	blx	r3
 8008ef4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	2202      	movs	r2, #2
 8008efc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008efe:	e100      	b.n	8009102 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f08:	f107 0208 	add.w	r2, r7, #8
 8008f0c:	4610      	mov	r0, r2
 8008f0e:	4798      	blx	r3
 8008f10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	3301      	adds	r3, #1
 8008f16:	2202      	movs	r2, #2
 8008f18:	701a      	strb	r2, [r3, #0]
      break;
 8008f1a:	e0f2      	b.n	8009102 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	885b      	ldrh	r3, [r3, #2]
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	2b05      	cmp	r3, #5
 8008f24:	f200 80ac 	bhi.w	8009080 <USBD_GetDescriptor+0x204>
 8008f28:	a201      	add	r2, pc, #4	; (adr r2, 8008f30 <USBD_GetDescriptor+0xb4>)
 8008f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f2e:	bf00      	nop
 8008f30:	08008f49 	.word	0x08008f49
 8008f34:	08008f7d 	.word	0x08008f7d
 8008f38:	08008fb1 	.word	0x08008fb1
 8008f3c:	08008fe5 	.word	0x08008fe5
 8008f40:	08009019 	.word	0x08009019
 8008f44:	0800904d 	.word	0x0800904d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d00b      	beq.n	8008f6c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f5a:	685b      	ldr	r3, [r3, #4]
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	7c12      	ldrb	r2, [r2, #16]
 8008f60:	f107 0108 	add.w	r1, r7, #8
 8008f64:	4610      	mov	r0, r2
 8008f66:	4798      	blx	r3
 8008f68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f6a:	e091      	b.n	8009090 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f6c:	6839      	ldr	r1, [r7, #0]
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f000 facb 	bl	800950a <USBD_CtlError>
            err++;
 8008f74:	7afb      	ldrb	r3, [r7, #11]
 8008f76:	3301      	adds	r3, #1
 8008f78:	72fb      	strb	r3, [r7, #11]
          break;
 8008f7a:	e089      	b.n	8009090 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d00b      	beq.n	8008fa0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	7c12      	ldrb	r2, [r2, #16]
 8008f94:	f107 0108 	add.w	r1, r7, #8
 8008f98:	4610      	mov	r0, r2
 8008f9a:	4798      	blx	r3
 8008f9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f9e:	e077      	b.n	8009090 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fa0:	6839      	ldr	r1, [r7, #0]
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	f000 fab1 	bl	800950a <USBD_CtlError>
            err++;
 8008fa8:	7afb      	ldrb	r3, [r7, #11]
 8008faa:	3301      	adds	r3, #1
 8008fac:	72fb      	strb	r3, [r7, #11]
          break;
 8008fae:	e06f      	b.n	8009090 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d00b      	beq.n	8008fd4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	7c12      	ldrb	r2, [r2, #16]
 8008fc8:	f107 0108 	add.w	r1, r7, #8
 8008fcc:	4610      	mov	r0, r2
 8008fce:	4798      	blx	r3
 8008fd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008fd2:	e05d      	b.n	8009090 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008fd4:	6839      	ldr	r1, [r7, #0]
 8008fd6:	6878      	ldr	r0, [r7, #4]
 8008fd8:	f000 fa97 	bl	800950a <USBD_CtlError>
            err++;
 8008fdc:	7afb      	ldrb	r3, [r7, #11]
 8008fde:	3301      	adds	r3, #1
 8008fe0:	72fb      	strb	r3, [r7, #11]
          break;
 8008fe2:	e055      	b.n	8009090 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fea:	691b      	ldr	r3, [r3, #16]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00b      	beq.n	8009008 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ff6:	691b      	ldr	r3, [r3, #16]
 8008ff8:	687a      	ldr	r2, [r7, #4]
 8008ffa:	7c12      	ldrb	r2, [r2, #16]
 8008ffc:	f107 0108 	add.w	r1, r7, #8
 8009000:	4610      	mov	r0, r2
 8009002:	4798      	blx	r3
 8009004:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009006:	e043      	b.n	8009090 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009008:	6839      	ldr	r1, [r7, #0]
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	f000 fa7d 	bl	800950a <USBD_CtlError>
            err++;
 8009010:	7afb      	ldrb	r3, [r7, #11]
 8009012:	3301      	adds	r3, #1
 8009014:	72fb      	strb	r3, [r7, #11]
          break;
 8009016:	e03b      	b.n	8009090 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800901e:	695b      	ldr	r3, [r3, #20]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d00b      	beq.n	800903c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800902a:	695b      	ldr	r3, [r3, #20]
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	7c12      	ldrb	r2, [r2, #16]
 8009030:	f107 0108 	add.w	r1, r7, #8
 8009034:	4610      	mov	r0, r2
 8009036:	4798      	blx	r3
 8009038:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800903a:	e029      	b.n	8009090 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800903c:	6839      	ldr	r1, [r7, #0]
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f000 fa63 	bl	800950a <USBD_CtlError>
            err++;
 8009044:	7afb      	ldrb	r3, [r7, #11]
 8009046:	3301      	adds	r3, #1
 8009048:	72fb      	strb	r3, [r7, #11]
          break;
 800904a:	e021      	b.n	8009090 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009052:	699b      	ldr	r3, [r3, #24]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d00b      	beq.n	8009070 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800905e:	699b      	ldr	r3, [r3, #24]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	7c12      	ldrb	r2, [r2, #16]
 8009064:	f107 0108 	add.w	r1, r7, #8
 8009068:	4610      	mov	r0, r2
 800906a:	4798      	blx	r3
 800906c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800906e:	e00f      	b.n	8009090 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009070:	6839      	ldr	r1, [r7, #0]
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f000 fa49 	bl	800950a <USBD_CtlError>
            err++;
 8009078:	7afb      	ldrb	r3, [r7, #11]
 800907a:	3301      	adds	r3, #1
 800907c:	72fb      	strb	r3, [r7, #11]
          break;
 800907e:	e007      	b.n	8009090 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009080:	6839      	ldr	r1, [r7, #0]
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f000 fa41 	bl	800950a <USBD_CtlError>
          err++;
 8009088:	7afb      	ldrb	r3, [r7, #11]
 800908a:	3301      	adds	r3, #1
 800908c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800908e:	bf00      	nop
      }
      break;
 8009090:	e037      	b.n	8009102 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	7c1b      	ldrb	r3, [r3, #16]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d109      	bne.n	80090ae <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090a2:	f107 0208 	add.w	r2, r7, #8
 80090a6:	4610      	mov	r0, r2
 80090a8:	4798      	blx	r3
 80090aa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090ac:	e029      	b.n	8009102 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090ae:	6839      	ldr	r1, [r7, #0]
 80090b0:	6878      	ldr	r0, [r7, #4]
 80090b2:	f000 fa2a 	bl	800950a <USBD_CtlError>
        err++;
 80090b6:	7afb      	ldrb	r3, [r7, #11]
 80090b8:	3301      	adds	r3, #1
 80090ba:	72fb      	strb	r3, [r7, #11]
      break;
 80090bc:	e021      	b.n	8009102 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	7c1b      	ldrb	r3, [r3, #16]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d10d      	bne.n	80090e2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ce:	f107 0208 	add.w	r2, r7, #8
 80090d2:	4610      	mov	r0, r2
 80090d4:	4798      	blx	r3
 80090d6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	3301      	adds	r3, #1
 80090dc:	2207      	movs	r2, #7
 80090de:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80090e0:	e00f      	b.n	8009102 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80090e2:	6839      	ldr	r1, [r7, #0]
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fa10 	bl	800950a <USBD_CtlError>
        err++;
 80090ea:	7afb      	ldrb	r3, [r7, #11]
 80090ec:	3301      	adds	r3, #1
 80090ee:	72fb      	strb	r3, [r7, #11]
      break;
 80090f0:	e007      	b.n	8009102 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80090f2:	6839      	ldr	r1, [r7, #0]
 80090f4:	6878      	ldr	r0, [r7, #4]
 80090f6:	f000 fa08 	bl	800950a <USBD_CtlError>
      err++;
 80090fa:	7afb      	ldrb	r3, [r7, #11]
 80090fc:	3301      	adds	r3, #1
 80090fe:	72fb      	strb	r3, [r7, #11]
      break;
 8009100:	bf00      	nop
  }

  if (err != 0U)
 8009102:	7afb      	ldrb	r3, [r7, #11]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d11e      	bne.n	8009146 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	88db      	ldrh	r3, [r3, #6]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d016      	beq.n	800913e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009110:	893b      	ldrh	r3, [r7, #8]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d00e      	beq.n	8009134 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	88da      	ldrh	r2, [r3, #6]
 800911a:	893b      	ldrh	r3, [r7, #8]
 800911c:	4293      	cmp	r3, r2
 800911e:	bf28      	it	cs
 8009120:	4613      	movcs	r3, r2
 8009122:	b29b      	uxth	r3, r3
 8009124:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009126:	893b      	ldrh	r3, [r7, #8]
 8009128:	461a      	mov	r2, r3
 800912a:	68f9      	ldr	r1, [r7, #12]
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 fa5c 	bl	80095ea <USBD_CtlSendData>
 8009132:	e009      	b.n	8009148 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009134:	6839      	ldr	r1, [r7, #0]
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f000 f9e7 	bl	800950a <USBD_CtlError>
 800913c:	e004      	b.n	8009148 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 faad 	bl	800969e <USBD_CtlSendStatus>
 8009144:	e000      	b.n	8009148 <USBD_GetDescriptor+0x2cc>
    return;
 8009146:	bf00      	nop
  }
}
 8009148:	3710      	adds	r7, #16
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop

08009150 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b084      	sub	sp, #16
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
 8009158:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	889b      	ldrh	r3, [r3, #4]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d131      	bne.n	80091c6 <USBD_SetAddress+0x76>
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	88db      	ldrh	r3, [r3, #6]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d12d      	bne.n	80091c6 <USBD_SetAddress+0x76>
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	885b      	ldrh	r3, [r3, #2]
 800916e:	2b7f      	cmp	r3, #127	; 0x7f
 8009170:	d829      	bhi.n	80091c6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	885b      	ldrh	r3, [r3, #2]
 8009176:	b2db      	uxtb	r3, r3
 8009178:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800917c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009184:	b2db      	uxtb	r3, r3
 8009186:	2b03      	cmp	r3, #3
 8009188:	d104      	bne.n	8009194 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800918a:	6839      	ldr	r1, [r7, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 f9bc 	bl	800950a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009192:	e01d      	b.n	80091d0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	7bfa      	ldrb	r2, [r7, #15]
 8009198:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800919c:	7bfb      	ldrb	r3, [r7, #15]
 800919e:	4619      	mov	r1, r3
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f001 f80c 	bl	800a1be <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 fa79 	bl	800969e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80091ac:	7bfb      	ldrb	r3, [r7, #15]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d004      	beq.n	80091bc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2202      	movs	r2, #2
 80091b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ba:	e009      	b.n	80091d0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091c4:	e004      	b.n	80091d0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80091c6:	6839      	ldr	r1, [r7, #0]
 80091c8:	6878      	ldr	r0, [r7, #4]
 80091ca:	f000 f99e 	bl	800950a <USBD_CtlError>
  }
}
 80091ce:	bf00      	nop
 80091d0:	bf00      	nop
 80091d2:	3710      	adds	r7, #16
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}

080091d8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
 80091e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	885b      	ldrh	r3, [r3, #2]
 80091ea:	b2da      	uxtb	r2, r3
 80091ec:	4b4e      	ldr	r3, [pc, #312]	; (8009328 <USBD_SetConfig+0x150>)
 80091ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80091f0:	4b4d      	ldr	r3, [pc, #308]	; (8009328 <USBD_SetConfig+0x150>)
 80091f2:	781b      	ldrb	r3, [r3, #0]
 80091f4:	2b01      	cmp	r3, #1
 80091f6:	d905      	bls.n	8009204 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80091f8:	6839      	ldr	r1, [r7, #0]
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 f985 	bl	800950a <USBD_CtlError>
    return USBD_FAIL;
 8009200:	2303      	movs	r3, #3
 8009202:	e08c      	b.n	800931e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2b02      	cmp	r3, #2
 800920e:	d002      	beq.n	8009216 <USBD_SetConfig+0x3e>
 8009210:	2b03      	cmp	r3, #3
 8009212:	d029      	beq.n	8009268 <USBD_SetConfig+0x90>
 8009214:	e075      	b.n	8009302 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009216:	4b44      	ldr	r3, [pc, #272]	; (8009328 <USBD_SetConfig+0x150>)
 8009218:	781b      	ldrb	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d020      	beq.n	8009260 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800921e:	4b42      	ldr	r3, [pc, #264]	; (8009328 <USBD_SetConfig+0x150>)
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	461a      	mov	r2, r3
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009228:	4b3f      	ldr	r3, [pc, #252]	; (8009328 <USBD_SetConfig+0x150>)
 800922a:	781b      	ldrb	r3, [r3, #0]
 800922c:	4619      	mov	r1, r3
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f7fe ffee 	bl	8008210 <USBD_SetClassConfig>
 8009234:	4603      	mov	r3, r0
 8009236:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009238:	7bfb      	ldrb	r3, [r7, #15]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d008      	beq.n	8009250 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800923e:	6839      	ldr	r1, [r7, #0]
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f962 	bl	800950a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2202      	movs	r2, #2
 800924a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800924e:	e065      	b.n	800931c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 fa24 	bl	800969e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2203      	movs	r2, #3
 800925a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800925e:	e05d      	b.n	800931c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f000 fa1c 	bl	800969e <USBD_CtlSendStatus>
      break;
 8009266:	e059      	b.n	800931c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009268:	4b2f      	ldr	r3, [pc, #188]	; (8009328 <USBD_SetConfig+0x150>)
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d112      	bne.n	8009296 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2202      	movs	r2, #2
 8009274:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009278:	4b2b      	ldr	r3, [pc, #172]	; (8009328 <USBD_SetConfig+0x150>)
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	461a      	mov	r2, r3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009282:	4b29      	ldr	r3, [pc, #164]	; (8009328 <USBD_SetConfig+0x150>)
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	4619      	mov	r1, r3
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f7fe ffdd 	bl	8008248 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 fa05 	bl	800969e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009294:	e042      	b.n	800931c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009296:	4b24      	ldr	r3, [pc, #144]	; (8009328 <USBD_SetConfig+0x150>)
 8009298:	781b      	ldrb	r3, [r3, #0]
 800929a:	461a      	mov	r2, r3
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d02a      	beq.n	80092fa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	4619      	mov	r1, r3
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7fe ffcb 	bl	8008248 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80092b2:	4b1d      	ldr	r3, [pc, #116]	; (8009328 <USBD_SetConfig+0x150>)
 80092b4:	781b      	ldrb	r3, [r3, #0]
 80092b6:	461a      	mov	r2, r3
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80092bc:	4b1a      	ldr	r3, [pc, #104]	; (8009328 <USBD_SetConfig+0x150>)
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	4619      	mov	r1, r3
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f7fe ffa4 	bl	8008210 <USBD_SetClassConfig>
 80092c8:	4603      	mov	r3, r0
 80092ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80092cc:	7bfb      	ldrb	r3, [r7, #15]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00f      	beq.n	80092f2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80092d2:	6839      	ldr	r1, [r7, #0]
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f000 f918 	bl	800950a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	4619      	mov	r1, r3
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7fe ffb0 	bl	8008248 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2202      	movs	r2, #2
 80092ec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80092f0:	e014      	b.n	800931c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80092f2:	6878      	ldr	r0, [r7, #4]
 80092f4:	f000 f9d3 	bl	800969e <USBD_CtlSendStatus>
      break;
 80092f8:	e010      	b.n	800931c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 f9cf 	bl	800969e <USBD_CtlSendStatus>
      break;
 8009300:	e00c      	b.n	800931c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009302:	6839      	ldr	r1, [r7, #0]
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f000 f900 	bl	800950a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800930a:	4b07      	ldr	r3, [pc, #28]	; (8009328 <USBD_SetConfig+0x150>)
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	4619      	mov	r1, r3
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f7fe ff99 	bl	8008248 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009316:	2303      	movs	r3, #3
 8009318:	73fb      	strb	r3, [r7, #15]
      break;
 800931a:	bf00      	nop
  }

  return ret;
 800931c:	7bfb      	ldrb	r3, [r7, #15]
}
 800931e:	4618      	mov	r0, r3
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	20000914 	.word	0x20000914

0800932c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b082      	sub	sp, #8
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
 8009334:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	88db      	ldrh	r3, [r3, #6]
 800933a:	2b01      	cmp	r3, #1
 800933c:	d004      	beq.n	8009348 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800933e:	6839      	ldr	r1, [r7, #0]
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 f8e2 	bl	800950a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009346:	e023      	b.n	8009390 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800934e:	b2db      	uxtb	r3, r3
 8009350:	2b02      	cmp	r3, #2
 8009352:	dc02      	bgt.n	800935a <USBD_GetConfig+0x2e>
 8009354:	2b00      	cmp	r3, #0
 8009356:	dc03      	bgt.n	8009360 <USBD_GetConfig+0x34>
 8009358:	e015      	b.n	8009386 <USBD_GetConfig+0x5a>
 800935a:	2b03      	cmp	r3, #3
 800935c:	d00b      	beq.n	8009376 <USBD_GetConfig+0x4a>
 800935e:	e012      	b.n	8009386 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	3308      	adds	r3, #8
 800936a:	2201      	movs	r2, #1
 800936c:	4619      	mov	r1, r3
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f93b 	bl	80095ea <USBD_CtlSendData>
        break;
 8009374:	e00c      	b.n	8009390 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	3304      	adds	r3, #4
 800937a:	2201      	movs	r2, #1
 800937c:	4619      	mov	r1, r3
 800937e:	6878      	ldr	r0, [r7, #4]
 8009380:	f000 f933 	bl	80095ea <USBD_CtlSendData>
        break;
 8009384:	e004      	b.n	8009390 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009386:	6839      	ldr	r1, [r7, #0]
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 f8be 	bl	800950a <USBD_CtlError>
        break;
 800938e:	bf00      	nop
}
 8009390:	bf00      	nop
 8009392:	3708      	adds	r7, #8
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	3b01      	subs	r3, #1
 80093ac:	2b02      	cmp	r3, #2
 80093ae:	d81e      	bhi.n	80093ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	88db      	ldrh	r3, [r3, #6]
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d004      	beq.n	80093c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80093b8:	6839      	ldr	r1, [r7, #0]
 80093ba:	6878      	ldr	r0, [r7, #4]
 80093bc:	f000 f8a5 	bl	800950a <USBD_CtlError>
        break;
 80093c0:	e01a      	b.n	80093f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2201      	movs	r2, #1
 80093c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d005      	beq.n	80093de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	68db      	ldr	r3, [r3, #12]
 80093d6:	f043 0202 	orr.w	r2, r3, #2
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	330c      	adds	r3, #12
 80093e2:	2202      	movs	r2, #2
 80093e4:	4619      	mov	r1, r3
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f8ff 	bl	80095ea <USBD_CtlSendData>
      break;
 80093ec:	e004      	b.n	80093f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80093ee:	6839      	ldr	r1, [r7, #0]
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f88a 	bl	800950a <USBD_CtlError>
      break;
 80093f6:	bf00      	nop
  }
}
 80093f8:	bf00      	nop
 80093fa:	3708      	adds	r7, #8
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b082      	sub	sp, #8
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	885b      	ldrh	r3, [r3, #2]
 800940e:	2b01      	cmp	r3, #1
 8009410:	d107      	bne.n	8009422 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f000 f93f 	bl	800969e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009420:	e013      	b.n	800944a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	885b      	ldrh	r3, [r3, #2]
 8009426:	2b02      	cmp	r3, #2
 8009428:	d10b      	bne.n	8009442 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800942a:	683b      	ldr	r3, [r7, #0]
 800942c:	889b      	ldrh	r3, [r3, #4]
 800942e:	0a1b      	lsrs	r3, r3, #8
 8009430:	b29b      	uxth	r3, r3
 8009432:	b2da      	uxtb	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f000 f92f 	bl	800969e <USBD_CtlSendStatus>
}
 8009440:	e003      	b.n	800944a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009442:	6839      	ldr	r1, [r7, #0]
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 f860 	bl	800950a <USBD_CtlError>
}
 800944a:	bf00      	nop
 800944c:	3708      	adds	r7, #8
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009452:	b580      	push	{r7, lr}
 8009454:	b082      	sub	sp, #8
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
 800945a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009462:	b2db      	uxtb	r3, r3
 8009464:	3b01      	subs	r3, #1
 8009466:	2b02      	cmp	r3, #2
 8009468:	d80b      	bhi.n	8009482 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	885b      	ldrh	r3, [r3, #2]
 800946e:	2b01      	cmp	r3, #1
 8009470:	d10c      	bne.n	800948c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f90f 	bl	800969e <USBD_CtlSendStatus>
      }
      break;
 8009480:	e004      	b.n	800948c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009482:	6839      	ldr	r1, [r7, #0]
 8009484:	6878      	ldr	r0, [r7, #4]
 8009486:	f000 f840 	bl	800950a <USBD_CtlError>
      break;
 800948a:	e000      	b.n	800948e <USBD_ClrFeature+0x3c>
      break;
 800948c:	bf00      	nop
  }
}
 800948e:	bf00      	nop
 8009490:	3708      	adds	r7, #8
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b084      	sub	sp, #16
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
 800949e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	781a      	ldrb	r2, [r3, #0]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	3301      	adds	r3, #1
 80094b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	781a      	ldrb	r2, [r3, #0]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3301      	adds	r3, #1
 80094be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80094c0:	68f8      	ldr	r0, [r7, #12]
 80094c2:	f7ff fa41 	bl	8008948 <SWAPBYTE>
 80094c6:	4603      	mov	r3, r0
 80094c8:	461a      	mov	r2, r3
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	3301      	adds	r3, #1
 80094d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	3301      	adds	r3, #1
 80094d8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f7ff fa34 	bl	8008948 <SWAPBYTE>
 80094e0:	4603      	mov	r3, r0
 80094e2:	461a      	mov	r2, r3
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	3301      	adds	r3, #1
 80094ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	3301      	adds	r3, #1
 80094f2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80094f4:	68f8      	ldr	r0, [r7, #12]
 80094f6:	f7ff fa27 	bl	8008948 <SWAPBYTE>
 80094fa:	4603      	mov	r3, r0
 80094fc:	461a      	mov	r2, r3
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	80da      	strh	r2, [r3, #6]
}
 8009502:	bf00      	nop
 8009504:	3710      	adds	r7, #16
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b082      	sub	sp, #8
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
 8009512:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009514:	2180      	movs	r1, #128	; 0x80
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f000 fde8 	bl	800a0ec <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800951c:	2100      	movs	r1, #0
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f000 fde4 	bl	800a0ec <USBD_LL_StallEP>
}
 8009524:	bf00      	nop
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b086      	sub	sp, #24
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009538:	2300      	movs	r3, #0
 800953a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d036      	beq.n	80095b0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009546:	6938      	ldr	r0, [r7, #16]
 8009548:	f000 f836 	bl	80095b8 <USBD_GetLen>
 800954c:	4603      	mov	r3, r0
 800954e:	3301      	adds	r3, #1
 8009550:	b29b      	uxth	r3, r3
 8009552:	005b      	lsls	r3, r3, #1
 8009554:	b29a      	uxth	r2, r3
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800955a:	7dfb      	ldrb	r3, [r7, #23]
 800955c:	68ba      	ldr	r2, [r7, #8]
 800955e:	4413      	add	r3, r2
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	7812      	ldrb	r2, [r2, #0]
 8009564:	701a      	strb	r2, [r3, #0]
  idx++;
 8009566:	7dfb      	ldrb	r3, [r7, #23]
 8009568:	3301      	adds	r3, #1
 800956a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800956c:	7dfb      	ldrb	r3, [r7, #23]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	4413      	add	r3, r2
 8009572:	2203      	movs	r2, #3
 8009574:	701a      	strb	r2, [r3, #0]
  idx++;
 8009576:	7dfb      	ldrb	r3, [r7, #23]
 8009578:	3301      	adds	r3, #1
 800957a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800957c:	e013      	b.n	80095a6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800957e:	7dfb      	ldrb	r3, [r7, #23]
 8009580:	68ba      	ldr	r2, [r7, #8]
 8009582:	4413      	add	r3, r2
 8009584:	693a      	ldr	r2, [r7, #16]
 8009586:	7812      	ldrb	r2, [r2, #0]
 8009588:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	3301      	adds	r3, #1
 800958e:	613b      	str	r3, [r7, #16]
    idx++;
 8009590:	7dfb      	ldrb	r3, [r7, #23]
 8009592:	3301      	adds	r3, #1
 8009594:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009596:	7dfb      	ldrb	r3, [r7, #23]
 8009598:	68ba      	ldr	r2, [r7, #8]
 800959a:	4413      	add	r3, r2
 800959c:	2200      	movs	r2, #0
 800959e:	701a      	strb	r2, [r3, #0]
    idx++;
 80095a0:	7dfb      	ldrb	r3, [r7, #23]
 80095a2:	3301      	adds	r3, #1
 80095a4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	781b      	ldrb	r3, [r3, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1e7      	bne.n	800957e <USBD_GetString+0x52>
 80095ae:	e000      	b.n	80095b2 <USBD_GetString+0x86>
    return;
 80095b0:	bf00      	nop
  }
}
 80095b2:	3718      	adds	r7, #24
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}

080095b8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b085      	sub	sp, #20
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80095c0:	2300      	movs	r3, #0
 80095c2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80095c8:	e005      	b.n	80095d6 <USBD_GetLen+0x1e>
  {
    len++;
 80095ca:	7bfb      	ldrb	r3, [r7, #15]
 80095cc:	3301      	adds	r3, #1
 80095ce:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	3301      	adds	r3, #1
 80095d4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d1f5      	bne.n	80095ca <USBD_GetLen+0x12>
  }

  return len;
 80095de:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3714      	adds	r7, #20
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bc80      	pop	{r7}
 80095e8:	4770      	bx	lr

080095ea <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b084      	sub	sp, #16
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	60f8      	str	r0, [r7, #12]
 80095f2:	60b9      	str	r1, [r7, #8]
 80095f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2202      	movs	r2, #2
 80095fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	687a      	ldr	r2, [r7, #4]
 8009608:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	68ba      	ldr	r2, [r7, #8]
 800960e:	2100      	movs	r1, #0
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 fdf3 	bl	800a1fc <USBD_LL_Transmit>

  return USBD_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	60f8      	str	r0, [r7, #12]
 8009628:	60b9      	str	r1, [r7, #8]
 800962a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68ba      	ldr	r2, [r7, #8]
 8009630:	2100      	movs	r1, #0
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f000 fde2 	bl	800a1fc <USBD_LL_Transmit>

  return USBD_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3710      	adds	r7, #16
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b084      	sub	sp, #16
 8009646:	af00      	add	r7, sp, #0
 8009648:	60f8      	str	r0, [r7, #12]
 800964a:	60b9      	str	r1, [r7, #8]
 800964c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	2203      	movs	r2, #3
 8009652:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	687a      	ldr	r2, [r7, #4]
 800965a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	687a      	ldr	r2, [r7, #4]
 8009662:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	68ba      	ldr	r2, [r7, #8]
 800966a:	2100      	movs	r1, #0
 800966c:	68f8      	ldr	r0, [r7, #12]
 800966e:	f000 fde6 	bl	800a23e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	68ba      	ldr	r2, [r7, #8]
 800968c:	2100      	movs	r1, #0
 800968e:	68f8      	ldr	r0, [r7, #12]
 8009690:	f000 fdd5 	bl	800a23e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009694:	2300      	movs	r3, #0
}
 8009696:	4618      	mov	r0, r3
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800969e:	b580      	push	{r7, lr}
 80096a0:	b082      	sub	sp, #8
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2204      	movs	r2, #4
 80096aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80096ae:	2300      	movs	r3, #0
 80096b0:	2200      	movs	r2, #0
 80096b2:	2100      	movs	r1, #0
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fda1 	bl	800a1fc <USBD_LL_Transmit>

  return USBD_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3708      	adds	r7, #8
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b082      	sub	sp, #8
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2205      	movs	r2, #5
 80096d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80096d4:	2300      	movs	r3, #0
 80096d6:	2200      	movs	r2, #0
 80096d8:	2100      	movs	r1, #0
 80096da:	6878      	ldr	r0, [r7, #4]
 80096dc:	f000 fdaf 	bl	800a23e <USBD_LL_PrepareReceive>

  return USBD_OK;
 80096e0:	2300      	movs	r3, #0
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3708      	adds	r7, #8
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
	...

080096ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80096f0:	2200      	movs	r2, #0
 80096f2:	4912      	ldr	r1, [pc, #72]	; (800973c <MX_USB_DEVICE_Init+0x50>)
 80096f4:	4812      	ldr	r0, [pc, #72]	; (8009740 <MX_USB_DEVICE_Init+0x54>)
 80096f6:	f7fe fd0f 	bl	8008118 <USBD_Init>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009700:	f7f8 f98c 	bl	8001a1c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009704:	490f      	ldr	r1, [pc, #60]	; (8009744 <MX_USB_DEVICE_Init+0x58>)
 8009706:	480e      	ldr	r0, [pc, #56]	; (8009740 <MX_USB_DEVICE_Init+0x54>)
 8009708:	f7fe fd36 	bl	8008178 <USBD_RegisterClass>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d001      	beq.n	8009716 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009712:	f7f8 f983 	bl	8001a1c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009716:	490c      	ldr	r1, [pc, #48]	; (8009748 <MX_USB_DEVICE_Init+0x5c>)
 8009718:	4809      	ldr	r0, [pc, #36]	; (8009740 <MX_USB_DEVICE_Init+0x54>)
 800971a:	f7fe fc2b 	bl	8007f74 <USBD_CDC_RegisterInterface>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d001      	beq.n	8009728 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009724:	f7f8 f97a 	bl	8001a1c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009728:	4805      	ldr	r0, [pc, #20]	; (8009740 <MX_USB_DEVICE_Init+0x54>)
 800972a:	f7fe fd5b 	bl	80081e4 <USBD_Start>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d001      	beq.n	8009738 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009734:	f7f8 f972 	bl	8001a1c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009738:	bf00      	nop
 800973a:	bd80      	pop	{r7, pc}
 800973c:	200000f8 	.word	0x200000f8
 8009740:	20000918 	.word	0x20000918
 8009744:	20000058 	.word	0x20000058
 8009748:	200000e4 	.word	0x200000e4

0800974c <cdcAvailable>:

/**
 *  @ usb ?? 버퍼? ???? ??? ?? ??
 */
uint32_t cdcAvailable(void)
{
 800974c:	b480      	push	{r7}
 800974e:	b083      	sub	sp, #12
 8009750:	af00      	add	r7, sp, #0
  uint32_t ret;

  ret = (ptr_in - ptr_out) % rx_len;
 8009752:	4b09      	ldr	r3, [pc, #36]	; (8009778 <cdcAvailable+0x2c>)
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	4b09      	ldr	r3, [pc, #36]	; (800977c <cdcAvailable+0x30>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	1ad3      	subs	r3, r2, r3
 800975c:	4a08      	ldr	r2, [pc, #32]	; (8009780 <cdcAvailable+0x34>)
 800975e:	6812      	ldr	r2, [r2, #0]
 8009760:	fbb3 f1f2 	udiv	r1, r3, r2
 8009764:	fb01 f202 	mul.w	r2, r1, r2
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	607b      	str	r3, [r7, #4]

  return ret;
 800976c:	687b      	ldr	r3, [r7, #4]
}
 800976e:	4618      	mov	r0, r3
 8009770:	370c      	adds	r7, #12
 8009772:	46bd      	mov	sp, r7
 8009774:	bc80      	pop	{r7}
 8009776:	4770      	bx	lr
 8009778:	20000bf4 	.word	0x20000bf4
 800977c:	20000bf8 	.word	0x20000bf8
 8009780:	200000e0 	.word	0x200000e0

08009784 <cdcRead>:
/*
 * @ ??버퍼?? ???? ???.
 * ??? ??? ? 출력 ??? 1 증????.
 * */
uint8_t cdcRead(void)
{
 8009784:	b480      	push	{r7}
 8009786:	b083      	sub	sp, #12
 8009788:	af00      	add	r7, sp, #0
  uint8_t ret;

  ret = rx_buf[ptr_out];
 800978a:	4b0e      	ldr	r3, [pc, #56]	; (80097c4 <cdcRead+0x40>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a0e      	ldr	r2, [pc, #56]	; (80097c8 <cdcRead+0x44>)
 8009790:	5cd3      	ldrb	r3, [r2, r3]
 8009792:	71fb      	strb	r3, [r7, #7]

  if(ptr_out != ptr_in)
 8009794:	4b0b      	ldr	r3, [pc, #44]	; (80097c4 <cdcRead+0x40>)
 8009796:	681a      	ldr	r2, [r3, #0]
 8009798:	4b0c      	ldr	r3, [pc, #48]	; (80097cc <cdcRead+0x48>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	429a      	cmp	r2, r3
 800979e:	d00b      	beq.n	80097b8 <cdcRead+0x34>
  {
    ptr_out = (ptr_out + 1) % rx_len;
 80097a0:	4b08      	ldr	r3, [pc, #32]	; (80097c4 <cdcRead+0x40>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3301      	adds	r3, #1
 80097a6:	4a0a      	ldr	r2, [pc, #40]	; (80097d0 <cdcRead+0x4c>)
 80097a8:	6812      	ldr	r2, [r2, #0]
 80097aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80097ae:	fb01 f202 	mul.w	r2, r1, r2
 80097b2:	1a9b      	subs	r3, r3, r2
 80097b4:	4a03      	ldr	r2, [pc, #12]	; (80097c4 <cdcRead+0x40>)
 80097b6:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80097b8:	79fb      	ldrb	r3, [r7, #7]
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	370c      	adds	r7, #12
 80097be:	46bd      	mov	sp, r7
 80097c0:	bc80      	pop	{r7}
 80097c2:	4770      	bx	lr
 80097c4:	20000bf8 	.word	0x20000bf8
 80097c8:	20000bfc 	.word	0x20000bfc
 80097cc:	20000bf4 	.word	0x20000bf4
 80097d0:	200000e0 	.word	0x200000e0

080097d4 <cdcDataIn>:
/*
 * @ ??버퍼? ???? write??.
 * ??? write ?? ?? ??? 1 증????.
 * */
void cdcDataIn(uint8_t rx_data)
{
 80097d4:	b480      	push	{r7}
 80097d6:	b085      	sub	sp, #20
 80097d8:	af00      	add	r7, sp, #0
 80097da:	4603      	mov	r3, r0
 80097dc:	71fb      	strb	r3, [r7, #7]
  uint32_t next_ptr_in;

  rx_buf[ptr_in] = rx_data;   //????? ??버퍼? ??
 80097de:	4b0e      	ldr	r3, [pc, #56]	; (8009818 <cdcDataIn+0x44>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	490e      	ldr	r1, [pc, #56]	; (800981c <cdcDataIn+0x48>)
 80097e4:	79fa      	ldrb	r2, [r7, #7]
 80097e6:	54ca      	strb	r2, [r1, r3]

  //next_ptr_in?? ?? ?? ???? ?? ???? ?미함
  next_ptr_in = (ptr_in + 1) % rx_len;
 80097e8:	4b0b      	ldr	r3, [pc, #44]	; (8009818 <cdcDataIn+0x44>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	3301      	adds	r3, #1
 80097ee:	4a0c      	ldr	r2, [pc, #48]	; (8009820 <cdcDataIn+0x4c>)
 80097f0:	6812      	ldr	r2, [r2, #0]
 80097f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80097f6:	fb01 f202 	mul.w	r2, r1, r2
 80097fa:	1a9b      	subs	r3, r3, r2
 80097fc:	60fb      	str	r3, [r7, #12]

  //??? ?? ?? ???? 출력 ????? ?르면
  //(같으? 버퍼 full ???)
  if(next_ptr_in != ptr_out)
 80097fe:	4b09      	ldr	r3, [pc, #36]	; (8009824 <cdcDataIn+0x50>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68fa      	ldr	r2, [r7, #12]
 8009804:	429a      	cmp	r2, r3
 8009806:	d002      	beq.n	800980e <cdcDataIn+0x3a>
  {
    //?????? 1 증????.
    ptr_in = next_ptr_in;
 8009808:	4a03      	ldr	r2, [pc, #12]	; (8009818 <cdcDataIn+0x44>)
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6013      	str	r3, [r2, #0]
  }
}
 800980e:	bf00      	nop
 8009810:	3714      	adds	r7, #20
 8009812:	46bd      	mov	sp, r7
 8009814:	bc80      	pop	{r7}
 8009816:	4770      	bx	lr
 8009818:	20000bf4 	.word	0x20000bf4
 800981c:	20000bfc 	.word	0x20000bfc
 8009820:	200000e0 	.word	0x200000e0
 8009824:	20000bf8 	.word	0x20000bf8

08009828 <cdcWrite>:

/*
 * @ ??? ???? 길이만큼 usb? ????.
 * */
uint32_t cdcWrite(uint8_t *p_data, uint32_t length)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b084      	sub	sp, #16
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  uint32_t pre_time;  //????? 처리? ??
  uint8_t state;

  //?? ???? 카운? 값을 ???
  pre_time = millis();
 8009832:	f7f6 ffce 	bl	80007d2 <millis>
 8009836:	60f8      	str	r0, [r7, #12]

  while(1)
  {
    //usb? ??? ?? ? 결과? ??? ???
    state =CDC_Transmit_FS(p_data, length);
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	b29b      	uxth	r3, r3
 800983c:	4619      	mov	r1, r3
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 f91e 	bl	8009a80 <CDC_Transmit_FS>
 8009844:	4603      	mov	r3, r0
 8009846:	72fb      	strb	r3, [r7, #11]

    if(state == USBD_OK)
 8009848:	7afb      	ldrb	r3, [r7, #11]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d101      	bne.n	8009852 <cdcWrite+0x2a>
    {
      //?? ?? ? 길이 리턴
      return length;
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	e00e      	b.n	8009870 <cdcWrite+0x48>
    }
    else if(state == USBD_FAIL)
 8009852:	7afb      	ldrb	r3, [r7, #11]
 8009854:	2b03      	cmp	r3, #3
 8009856:	d101      	bne.n	800985c <cdcWrite+0x34>
    {
      //???? ? 리턴
      return 0;
 8009858:	2300      	movs	r3, #0
 800985a:	e009      	b.n	8009870 <cdcWrite+0x48>
    }
    if(millis() - pre_time >= 100)
 800985c:	f7f6 ffb9 	bl	80007d2 <millis>
 8009860:	4602      	mov	r2, r0
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	1ad3      	subs	r3, r2, r3
 8009866:	2b63      	cmp	r3, #99	; 0x63
 8009868:	d800      	bhi.n	800986c <cdcWrite+0x44>
    state =CDC_Transmit_FS(p_data, length);
 800986a:	e7e5      	b.n	8009838 <cdcWrite+0x10>
    {
      //????? 발생 ? 루프??
      break;
 800986c:	bf00      	nop
    }
  }

  return 0;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <cdcGetBaud>:

/**
 * @ ?? baudrate? ???? ??
 */
uint32_t cdcGetBaud(void)
{
 8009878:	b480      	push	{r7}
 800987a:	af00      	add	r7, sp, #0
  return LineCoding.bitrate;
 800987c:	4b02      	ldr	r3, [pc, #8]	; (8009888 <cdcGetBaud+0x10>)
 800987e:	681b      	ldr	r3, [r3, #0]
}
 8009880:	4618      	mov	r0, r3
 8009882:	46bd      	mov	sp, r7
 8009884:	bc80      	pop	{r7}
 8009886:	4770      	bx	lr
 8009888:	200000d8 	.word	0x200000d8

0800988c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009890:	2200      	movs	r2, #0
 8009892:	4905      	ldr	r1, [pc, #20]	; (80098a8 <CDC_Init_FS+0x1c>)
 8009894:	4805      	ldr	r0, [pc, #20]	; (80098ac <CDC_Init_FS+0x20>)
 8009896:	f7fe fb86 	bl	8007fa6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800989a:	4905      	ldr	r1, [pc, #20]	; (80098b0 <CDC_Init_FS+0x24>)
 800989c:	4803      	ldr	r0, [pc, #12]	; (80098ac <CDC_Init_FS+0x20>)
 800989e:	f7fe fba3 	bl	8007fe8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80098a2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	bd80      	pop	{r7, pc}
 80098a8:	200015fc 	.word	0x200015fc
 80098ac:	20000918 	.word	0x20000918
 80098b0:	20000dfc 	.word	0x20000dfc

080098b4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80098b4:	b480      	push	{r7}
 80098b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80098b8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	46bd      	mov	sp, r7
 80098be:	bc80      	pop	{r7}
 80098c0:	4770      	bx	lr
	...

080098c4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b083      	sub	sp, #12
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	4603      	mov	r3, r0
 80098cc:	6039      	str	r1, [r7, #0]
 80098ce:	71fb      	strb	r3, [r7, #7]
 80098d0:	4613      	mov	r3, r2
 80098d2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80098d4:	79fb      	ldrb	r3, [r7, #7]
 80098d6:	2b23      	cmp	r3, #35	; 0x23
 80098d8:	f200 80a3 	bhi.w	8009a22 <CDC_Control_FS+0x15e>
 80098dc:	a201      	add	r2, pc, #4	; (adr r2, 80098e4 <CDC_Control_FS+0x20>)
 80098de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e2:	bf00      	nop
 80098e4:	08009a23 	.word	0x08009a23
 80098e8:	08009a23 	.word	0x08009a23
 80098ec:	08009a23 	.word	0x08009a23
 80098f0:	08009a23 	.word	0x08009a23
 80098f4:	08009a23 	.word	0x08009a23
 80098f8:	08009a23 	.word	0x08009a23
 80098fc:	08009a23 	.word	0x08009a23
 8009900:	08009a23 	.word	0x08009a23
 8009904:	08009a23 	.word	0x08009a23
 8009908:	08009a23 	.word	0x08009a23
 800990c:	08009a23 	.word	0x08009a23
 8009910:	08009a23 	.word	0x08009a23
 8009914:	08009a23 	.word	0x08009a23
 8009918:	08009a23 	.word	0x08009a23
 800991c:	08009a23 	.word	0x08009a23
 8009920:	08009a23 	.word	0x08009a23
 8009924:	08009a23 	.word	0x08009a23
 8009928:	08009a23 	.word	0x08009a23
 800992c:	08009a23 	.word	0x08009a23
 8009930:	08009a23 	.word	0x08009a23
 8009934:	08009a23 	.word	0x08009a23
 8009938:	08009a23 	.word	0x08009a23
 800993c:	08009a23 	.word	0x08009a23
 8009940:	08009a23 	.word	0x08009a23
 8009944:	08009a23 	.word	0x08009a23
 8009948:	08009a23 	.word	0x08009a23
 800994c:	08009a23 	.word	0x08009a23
 8009950:	08009a23 	.word	0x08009a23
 8009954:	08009a23 	.word	0x08009a23
 8009958:	08009a23 	.word	0x08009a23
 800995c:	08009a23 	.word	0x08009a23
 8009960:	08009a23 	.word	0x08009a23
 8009964:	08009975 	.word	0x08009975
 8009968:	080099cf 	.word	0x080099cf
 800996c:	08009a23 	.word	0x08009a23
 8009970:	08009a23 	.word	0x08009a23
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      //???? ??? ?? ??미터? 구조? ??? ?????.
      LineCoding.bitrate     = (uint32_t)(pbuf[0] << 0);
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	461a      	mov	r2, r3
 800997a:	4b2d      	ldr	r3, [pc, #180]	; (8009a30 <CDC_Control_FS+0x16c>)
 800997c:	601a      	str	r2, [r3, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[1] << 8);
 800997e:	4b2c      	ldr	r3, [pc, #176]	; (8009a30 <CDC_Control_FS+0x16c>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	683a      	ldr	r2, [r7, #0]
 8009984:	3201      	adds	r2, #1
 8009986:	7812      	ldrb	r2, [r2, #0]
 8009988:	0212      	lsls	r2, r2, #8
 800998a:	4313      	orrs	r3, r2
 800998c:	4a28      	ldr	r2, [pc, #160]	; (8009a30 <CDC_Control_FS+0x16c>)
 800998e:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[2] << 16);
 8009990:	4b27      	ldr	r3, [pc, #156]	; (8009a30 <CDC_Control_FS+0x16c>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	683a      	ldr	r2, [r7, #0]
 8009996:	3202      	adds	r2, #2
 8009998:	7812      	ldrb	r2, [r2, #0]
 800999a:	0412      	lsls	r2, r2, #16
 800999c:	4313      	orrs	r3, r2
 800999e:	4a24      	ldr	r2, [pc, #144]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099a0:	6013      	str	r3, [r2, #0]
      LineCoding.bitrate    |= (uint32_t)(pbuf[3] << 24);
 80099a2:	4b23      	ldr	r3, [pc, #140]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	683a      	ldr	r2, [r7, #0]
 80099a8:	3203      	adds	r2, #3
 80099aa:	7812      	ldrb	r2, [r2, #0]
 80099ac:	0612      	lsls	r2, r2, #24
 80099ae:	4313      	orrs	r3, r2
 80099b0:	4a1f      	ldr	r2, [pc, #124]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099b2:	6013      	str	r3, [r2, #0]
      LineCoding.format     = pbuf[4];
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	791a      	ldrb	r2, [r3, #4]
 80099b8:	4b1d      	ldr	r3, [pc, #116]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099ba:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	795a      	ldrb	r2, [r3, #5]
 80099c0:	4b1b      	ldr	r3, [pc, #108]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099c2:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype   = pbuf[6];
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	799a      	ldrb	r2, [r3, #6]
 80099c8:	4b19      	ldr	r3, [pc, #100]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099ca:	719a      	strb	r2, [r3, #6]

    break;
 80099cc:	e02a      	b.n	8009a24 <CDC_Control_FS+0x160>

    case CDC_GET_LINE_CODING:
      //LineCoding 구조? ??? ?? ???? ????미터값을 불러??.
      //-------> baudrate
      pbuf[0] = (uint8_t)(LineCoding.bitrate >> 0 & 0x000000FF);
 80099ce:	4b18      	ldr	r3, [pc, #96]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	b2da      	uxtb	r2, r3
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8 & 0x000000FF);
 80099d8:	4b15      	ldr	r3, [pc, #84]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	0a1a      	lsrs	r2, r3, #8
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	3301      	adds	r3, #1
 80099e2:	b2d2      	uxtb	r2, r2
 80099e4:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16 & 0x000000FF);
 80099e6:	4b12      	ldr	r3, [pc, #72]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	0c1a      	lsrs	r2, r3, #16
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	3302      	adds	r3, #2
 80099f0:	b2d2      	uxtb	r2, r2
 80099f2:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24 & 0x000000FF);
 80099f4:	4b0e      	ldr	r3, [pc, #56]	; (8009a30 <CDC_Control_FS+0x16c>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	0e1a      	lsrs	r2, r3, #24
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	3303      	adds	r3, #3
 80099fe:	b2d2      	uxtb	r2, r2
 8009a00:	701a      	strb	r2, [r3, #0]
      //-------> Stop bits
      pbuf[4] = (uint8_t)(LineCoding.format & 0xFF);
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	3304      	adds	r3, #4
 8009a06:	4a0a      	ldr	r2, [pc, #40]	; (8009a30 <CDC_Control_FS+0x16c>)
 8009a08:	7912      	ldrb	r2, [r2, #4]
 8009a0a:	701a      	strb	r2, [r3, #0]
      //-------> Parity
      pbuf[5] = (uint8_t)(LineCoding.paritytype & 0xFF);
 8009a0c:	683b      	ldr	r3, [r7, #0]
 8009a0e:	3305      	adds	r3, #5
 8009a10:	4a07      	ldr	r2, [pc, #28]	; (8009a30 <CDC_Control_FS+0x16c>)
 8009a12:	7952      	ldrb	r2, [r2, #5]
 8009a14:	701a      	strb	r2, [r3, #0]
      //-------> Number Data bits
      pbuf[6] = (uint8_t)(LineCoding.datatype & 0xFF);
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	3306      	adds	r3, #6
 8009a1a:	4a05      	ldr	r2, [pc, #20]	; (8009a30 <CDC_Control_FS+0x16c>)
 8009a1c:	7992      	ldrb	r2, [r2, #6]
 8009a1e:	701a      	strb	r2, [r3, #0]

    break;
 8009a20:	e000      	b.n	8009a24 <CDC_Control_FS+0x160>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009a22:	bf00      	nop
  }

  return (USBD_OK);
 8009a24:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	370c      	adds	r7, #12
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bc80      	pop	{r7}
 8009a2e:	4770      	bx	lr
 8009a30:	200000d8 	.word	0x200000d8

08009a34 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009a3e:	6879      	ldr	r1, [r7, #4]
 8009a40:	480e      	ldr	r0, [pc, #56]	; (8009a7c <CDC_Receive_FS+0x48>)
 8009a42:	f7fe fad1 	bl	8007fe8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009a46:	480d      	ldr	r0, [pc, #52]	; (8009a7c <CDC_Receive_FS+0x48>)
 8009a48:	f7fe fb30 	bl	80080ac <USBD_CDC_ReceivePacket>

  //usb ?? ??? ?? ??? 길이만큼 ??버퍼? ???
  for(int i=0;i<*Len;i++)
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	60fb      	str	r3, [r7, #12]
 8009a50:	e009      	b.n	8009a66 <CDC_Receive_FS+0x32>
  {
    cdcDataIn(Buf[i]);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	687a      	ldr	r2, [r7, #4]
 8009a56:	4413      	add	r3, r2
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7ff feba 	bl	80097d4 <cdcDataIn>
  for(int i=0;i<*Len;i++)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	3301      	adds	r3, #1
 8009a64:	60fb      	str	r3, [r7, #12]
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	681a      	ldr	r2, [r3, #0]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d8f0      	bhi.n	8009a52 <CDC_Receive_FS+0x1e>
  }

  return (USBD_OK);
 8009a70:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3710      	adds	r7, #16
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop
 8009a7c:	20000918 	.word	0x20000918

08009a80 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b084      	sub	sp, #16
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	460b      	mov	r3, r1
 8009a8a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009a90:	4b0d      	ldr	r3, [pc, #52]	; (8009ac8 <CDC_Transmit_FS+0x48>)
 8009a92:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a96:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d001      	beq.n	8009aa6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	e00b      	b.n	8009abe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009aa6:	887b      	ldrh	r3, [r7, #2]
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	6879      	ldr	r1, [r7, #4]
 8009aac:	4806      	ldr	r0, [pc, #24]	; (8009ac8 <CDC_Transmit_FS+0x48>)
 8009aae:	f7fe fa7a 	bl	8007fa6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009ab2:	4805      	ldr	r0, [pc, #20]	; (8009ac8 <CDC_Transmit_FS+0x48>)
 8009ab4:	f7fe fab4 	bl	8008020 <USBD_CDC_TransmitPacket>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8009abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	20000918 	.word	0x20000918

08009acc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b087      	sub	sp, #28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8009ada:	2300      	movs	r3, #0
 8009adc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009ade:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	371c      	adds	r7, #28
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bc80      	pop	{r7}
 8009aea:	4770      	bx	lr

08009aec <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b083      	sub	sp, #12
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	4603      	mov	r3, r0
 8009af4:	6039      	str	r1, [r7, #0]
 8009af6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	2212      	movs	r2, #18
 8009afc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009afe:	4b03      	ldr	r3, [pc, #12]	; (8009b0c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	370c      	adds	r7, #12
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bc80      	pop	{r7}
 8009b08:	4770      	bx	lr
 8009b0a:	bf00      	nop
 8009b0c:	20000114 	.word	0x20000114

08009b10 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	4603      	mov	r3, r0
 8009b18:	6039      	str	r1, [r7, #0]
 8009b1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	2204      	movs	r2, #4
 8009b20:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009b22:	4b03      	ldr	r3, [pc, #12]	; (8009b30 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	370c      	adds	r7, #12
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bc80      	pop	{r7}
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	20000128 	.word	0x20000128

08009b34 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b082      	sub	sp, #8
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	6039      	str	r1, [r7, #0]
 8009b3e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009b40:	79fb      	ldrb	r3, [r7, #7]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d105      	bne.n	8009b52 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b46:	683a      	ldr	r2, [r7, #0]
 8009b48:	4907      	ldr	r1, [pc, #28]	; (8009b68 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b4a:	4808      	ldr	r0, [pc, #32]	; (8009b6c <USBD_FS_ProductStrDescriptor+0x38>)
 8009b4c:	f7ff fcee 	bl	800952c <USBD_GetString>
 8009b50:	e004      	b.n	8009b5c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009b52:	683a      	ldr	r2, [r7, #0]
 8009b54:	4904      	ldr	r1, [pc, #16]	; (8009b68 <USBD_FS_ProductStrDescriptor+0x34>)
 8009b56:	4805      	ldr	r0, [pc, #20]	; (8009b6c <USBD_FS_ProductStrDescriptor+0x38>)
 8009b58:	f7ff fce8 	bl	800952c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009b5c:	4b02      	ldr	r3, [pc, #8]	; (8009b68 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3708      	adds	r7, #8
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	20001dfc 	.word	0x20001dfc
 8009b6c:	0800adb4 	.word	0x0800adb4

08009b70 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	4603      	mov	r3, r0
 8009b78:	6039      	str	r1, [r7, #0]
 8009b7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009b7c:	683a      	ldr	r2, [r7, #0]
 8009b7e:	4904      	ldr	r1, [pc, #16]	; (8009b90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009b80:	4804      	ldr	r0, [pc, #16]	; (8009b94 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009b82:	f7ff fcd3 	bl	800952c <USBD_GetString>
  return USBD_StrDesc;
 8009b86:	4b02      	ldr	r3, [pc, #8]	; (8009b90 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3708      	adds	r7, #8
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}
 8009b90:	20001dfc 	.word	0x20001dfc
 8009b94:	0800adcc 	.word	0x0800adcc

08009b98 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	6039      	str	r1, [r7, #0]
 8009ba2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	221a      	movs	r2, #26
 8009ba8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009baa:	f000 f843 	bl	8009c34 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009bae:	4b02      	ldr	r3, [pc, #8]	; (8009bb8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3708      	adds	r7, #8
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	2000012c 	.word	0x2000012c

08009bbc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b082      	sub	sp, #8
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	6039      	str	r1, [r7, #0]
 8009bc6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009bc8:	79fb      	ldrb	r3, [r7, #7]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d105      	bne.n	8009bda <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bce:	683a      	ldr	r2, [r7, #0]
 8009bd0:	4907      	ldr	r1, [pc, #28]	; (8009bf0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009bd2:	4808      	ldr	r0, [pc, #32]	; (8009bf4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009bd4:	f7ff fcaa 	bl	800952c <USBD_GetString>
 8009bd8:	e004      	b.n	8009be4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009bda:	683a      	ldr	r2, [r7, #0]
 8009bdc:	4904      	ldr	r1, [pc, #16]	; (8009bf0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009bde:	4805      	ldr	r0, [pc, #20]	; (8009bf4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009be0:	f7ff fca4 	bl	800952c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009be4:	4b02      	ldr	r3, [pc, #8]	; (8009bf0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3708      	adds	r7, #8
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
 8009bee:	bf00      	nop
 8009bf0:	20001dfc 	.word	0x20001dfc
 8009bf4:	0800ade0 	.word	0x0800ade0

08009bf8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b082      	sub	sp, #8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	4603      	mov	r3, r0
 8009c00:	6039      	str	r1, [r7, #0]
 8009c02:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009c04:	79fb      	ldrb	r3, [r7, #7]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d105      	bne.n	8009c16 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c0a:	683a      	ldr	r2, [r7, #0]
 8009c0c:	4907      	ldr	r1, [pc, #28]	; (8009c2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c0e:	4808      	ldr	r0, [pc, #32]	; (8009c30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c10:	f7ff fc8c 	bl	800952c <USBD_GetString>
 8009c14:	e004      	b.n	8009c20 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009c16:	683a      	ldr	r2, [r7, #0]
 8009c18:	4904      	ldr	r1, [pc, #16]	; (8009c2c <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009c1a:	4805      	ldr	r0, [pc, #20]	; (8009c30 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009c1c:	f7ff fc86 	bl	800952c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009c20:	4b02      	ldr	r3, [pc, #8]	; (8009c2c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3708      	adds	r7, #8
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}
 8009c2a:	bf00      	nop
 8009c2c:	20001dfc 	.word	0x20001dfc
 8009c30:	0800adec 	.word	0x0800adec

08009c34 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009c3a:	4b0f      	ldr	r3, [pc, #60]	; (8009c78 <Get_SerialNum+0x44>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009c40:	4b0e      	ldr	r3, [pc, #56]	; (8009c7c <Get_SerialNum+0x48>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009c46:	4b0e      	ldr	r3, [pc, #56]	; (8009c80 <Get_SerialNum+0x4c>)
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009c4c:	68fa      	ldr	r2, [r7, #12]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	4413      	add	r3, r2
 8009c52:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d009      	beq.n	8009c6e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009c5a:	2208      	movs	r2, #8
 8009c5c:	4909      	ldr	r1, [pc, #36]	; (8009c84 <Get_SerialNum+0x50>)
 8009c5e:	68f8      	ldr	r0, [r7, #12]
 8009c60:	f000 f814 	bl	8009c8c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009c64:	2204      	movs	r2, #4
 8009c66:	4908      	ldr	r1, [pc, #32]	; (8009c88 <Get_SerialNum+0x54>)
 8009c68:	68b8      	ldr	r0, [r7, #8]
 8009c6a:	f000 f80f 	bl	8009c8c <IntToUnicode>
  }
}
 8009c6e:	bf00      	nop
 8009c70:	3710      	adds	r7, #16
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	1fff7a10 	.word	0x1fff7a10
 8009c7c:	1fff7a14 	.word	0x1fff7a14
 8009c80:	1fff7a18 	.word	0x1fff7a18
 8009c84:	2000012e 	.word	0x2000012e
 8009c88:	2000013e 	.word	0x2000013e

08009c8c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b087      	sub	sp, #28
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	60b9      	str	r1, [r7, #8]
 8009c96:	4613      	mov	r3, r2
 8009c98:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	75fb      	strb	r3, [r7, #23]
 8009ca2:	e027      	b.n	8009cf4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	0f1b      	lsrs	r3, r3, #28
 8009ca8:	2b09      	cmp	r3, #9
 8009caa:	d80b      	bhi.n	8009cc4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	0f1b      	lsrs	r3, r3, #28
 8009cb0:	b2da      	uxtb	r2, r3
 8009cb2:	7dfb      	ldrb	r3, [r7, #23]
 8009cb4:	005b      	lsls	r3, r3, #1
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	440b      	add	r3, r1
 8009cbc:	3230      	adds	r2, #48	; 0x30
 8009cbe:	b2d2      	uxtb	r2, r2
 8009cc0:	701a      	strb	r2, [r3, #0]
 8009cc2:	e00a      	b.n	8009cda <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	0f1b      	lsrs	r3, r3, #28
 8009cc8:	b2da      	uxtb	r2, r3
 8009cca:	7dfb      	ldrb	r3, [r7, #23]
 8009ccc:	005b      	lsls	r3, r3, #1
 8009cce:	4619      	mov	r1, r3
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	440b      	add	r3, r1
 8009cd4:	3237      	adds	r2, #55	; 0x37
 8009cd6:	b2d2      	uxtb	r2, r2
 8009cd8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	011b      	lsls	r3, r3, #4
 8009cde:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009ce0:	7dfb      	ldrb	r3, [r7, #23]
 8009ce2:	005b      	lsls	r3, r3, #1
 8009ce4:	3301      	adds	r3, #1
 8009ce6:	68ba      	ldr	r2, [r7, #8]
 8009ce8:	4413      	add	r3, r2
 8009cea:	2200      	movs	r2, #0
 8009cec:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009cee:	7dfb      	ldrb	r3, [r7, #23]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	75fb      	strb	r3, [r7, #23]
 8009cf4:	7dfa      	ldrb	r2, [r7, #23]
 8009cf6:	79fb      	ldrb	r3, [r7, #7]
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d3d3      	bcc.n	8009ca4 <IntToUnicode+0x18>
  }
}
 8009cfc:	bf00      	nop
 8009cfe:	bf00      	nop
 8009d00:	371c      	adds	r7, #28
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bc80      	pop	{r7}
 8009d06:	4770      	bx	lr

08009d08 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b08a      	sub	sp, #40	; 0x28
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009d10:	f107 0314 	add.w	r3, r7, #20
 8009d14:	2200      	movs	r2, #0
 8009d16:	601a      	str	r2, [r3, #0]
 8009d18:	605a      	str	r2, [r3, #4]
 8009d1a:	609a      	str	r2, [r3, #8]
 8009d1c:	60da      	str	r2, [r3, #12]
 8009d1e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009d28:	d13a      	bne.n	8009da0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	613b      	str	r3, [r7, #16]
 8009d2e:	4b1e      	ldr	r3, [pc, #120]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d32:	4a1d      	ldr	r2, [pc, #116]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d34:	f043 0301 	orr.w	r3, r3, #1
 8009d38:	6313      	str	r3, [r2, #48]	; 0x30
 8009d3a:	4b1b      	ldr	r3, [pc, #108]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	613b      	str	r3, [r7, #16]
 8009d44:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA8     ------> USB_OTG_FS_SOF
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8009d46:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8009d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009d4c:	2302      	movs	r3, #2
 8009d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009d50:	2300      	movs	r3, #0
 8009d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009d54:	2303      	movs	r3, #3
 8009d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009d58:	230a      	movs	r3, #10
 8009d5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009d5c:	f107 0314 	add.w	r3, r7, #20
 8009d60:	4619      	mov	r1, r3
 8009d62:	4812      	ldr	r0, [pc, #72]	; (8009dac <HAL_PCD_MspInit+0xa4>)
 8009d64:	f7f8 fc9c 	bl	80026a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009d68:	4b0f      	ldr	r3, [pc, #60]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d6c:	4a0e      	ldr	r2, [pc, #56]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d72:	6353      	str	r3, [r2, #52]	; 0x34
 8009d74:	2300      	movs	r3, #0
 8009d76:	60fb      	str	r3, [r7, #12]
 8009d78:	4b0b      	ldr	r3, [pc, #44]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d7c:	4a0a      	ldr	r2, [pc, #40]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009d82:	6453      	str	r3, [r2, #68]	; 0x44
 8009d84:	4b08      	ldr	r3, [pc, #32]	; (8009da8 <HAL_PCD_MspInit+0xa0>)
 8009d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d8c:	60fb      	str	r3, [r7, #12]
 8009d8e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009d90:	2200      	movs	r2, #0
 8009d92:	2100      	movs	r1, #0
 8009d94:	2043      	movs	r0, #67	; 0x43
 8009d96:	f7f7 ffe2 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009d9a:	2043      	movs	r0, #67	; 0x43
 8009d9c:	f7f7 fffb 	bl	8001d96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009da0:	bf00      	nop
 8009da2:	3728      	adds	r7, #40	; 0x28
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	40023800 	.word	0x40023800
 8009dac:	40020000 	.word	0x40020000

08009db0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b082      	sub	sp, #8
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009dc4:	4619      	mov	r1, r3
 8009dc6:	4610      	mov	r0, r2
 8009dc8:	f7fe fa58 	bl	800827c <USBD_LL_SetupStage>
}
 8009dcc:	bf00      	nop
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	460b      	mov	r3, r1
 8009dde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009de6:	78fa      	ldrb	r2, [r7, #3]
 8009de8:	6879      	ldr	r1, [r7, #4]
 8009dea:	4613      	mov	r3, r2
 8009dec:	00db      	lsls	r3, r3, #3
 8009dee:	4413      	add	r3, r2
 8009df0:	009b      	lsls	r3, r3, #2
 8009df2:	440b      	add	r3, r1
 8009df4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	78fb      	ldrb	r3, [r7, #3]
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	f7fe fa92 	bl	8008326 <USBD_LL_DataOutStage>
}
 8009e02:	bf00      	nop
 8009e04:	3708      	adds	r7, #8
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}

08009e0a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	b082      	sub	sp, #8
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	6078      	str	r0, [r7, #4]
 8009e12:	460b      	mov	r3, r1
 8009e14:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009e1c:	78fa      	ldrb	r2, [r7, #3]
 8009e1e:	6879      	ldr	r1, [r7, #4]
 8009e20:	4613      	mov	r3, r2
 8009e22:	00db      	lsls	r3, r3, #3
 8009e24:	4413      	add	r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	440b      	add	r3, r1
 8009e2a:	334c      	adds	r3, #76	; 0x4c
 8009e2c:	681a      	ldr	r2, [r3, #0]
 8009e2e:	78fb      	ldrb	r3, [r7, #3]
 8009e30:	4619      	mov	r1, r3
 8009e32:	f7fe fb2b 	bl	800848c <USBD_LL_DataInStage>
}
 8009e36:	bf00      	nop
 8009e38:	3708      	adds	r7, #8
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}

08009e3e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e3e:	b580      	push	{r7, lr}
 8009e40:	b082      	sub	sp, #8
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f7fe fc5c 	bl	800870a <USBD_LL_SOF>
}
 8009e52:	bf00      	nop
 8009e54:	3708      	adds	r7, #8
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}

08009e5a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009e5a:	b580      	push	{r7, lr}
 8009e5c:	b084      	sub	sp, #16
 8009e5e:	af00      	add	r7, sp, #0
 8009e60:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009e62:	2301      	movs	r3, #1
 8009e64:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	68db      	ldr	r3, [r3, #12]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d102      	bne.n	8009e74 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	73fb      	strb	r3, [r7, #15]
 8009e72:	e008      	b.n	8009e86 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	2b02      	cmp	r3, #2
 8009e7a:	d102      	bne.n	8009e82 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	73fb      	strb	r3, [r7, #15]
 8009e80:	e001      	b.n	8009e86 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009e82:	f7f7 fdcb 	bl	8001a1c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009e8c:	7bfa      	ldrb	r2, [r7, #15]
 8009e8e:	4611      	mov	r1, r2
 8009e90:	4618      	mov	r0, r3
 8009e92:	f7fe fbff 	bl	8008694 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	f7fe fba7 	bl	80085f0 <USBD_LL_Reset>
}
 8009ea2:	bf00      	nop
 8009ea4:	3710      	adds	r7, #16
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
	...

08009eac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7fe fbf9 	bl	80086b2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	6812      	ldr	r2, [r2, #0]
 8009ece:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009ed2:	f043 0301 	orr.w	r3, r3, #1
 8009ed6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6a1b      	ldr	r3, [r3, #32]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d005      	beq.n	8009eec <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009ee0:	4b04      	ldr	r3, [pc, #16]	; (8009ef4 <HAL_PCD_SuspendCallback+0x48>)
 8009ee2:	691b      	ldr	r3, [r3, #16]
 8009ee4:	4a03      	ldr	r2, [pc, #12]	; (8009ef4 <HAL_PCD_SuspendCallback+0x48>)
 8009ee6:	f043 0306 	orr.w	r3, r3, #6
 8009eea:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009eec:	bf00      	nop
 8009eee:	3708      	adds	r7, #8
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	e000ed00 	.word	0xe000ed00

08009ef8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f06:	4618      	mov	r0, r3
 8009f08:	f7fe fbe8 	bl	80086dc <USBD_LL_Resume>
}
 8009f0c:	bf00      	nop
 8009f0e:	3708      	adds	r7, #8
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f26:	78fa      	ldrb	r2, [r7, #3]
 8009f28:	4611      	mov	r1, r2
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fe fc3f 	bl	80087ae <USBD_LL_IsoOUTIncomplete>
}
 8009f30:	bf00      	nop
 8009f32:	3708      	adds	r7, #8
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b082      	sub	sp, #8
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	460b      	mov	r3, r1
 8009f42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f4a:	78fa      	ldrb	r2, [r7, #3]
 8009f4c:	4611      	mov	r1, r2
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f7fe fbfb 	bl	800874a <USBD_LL_IsoINIncomplete>
}
 8009f54:	bf00      	nop
 8009f56:	3708      	adds	r7, #8
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f7fe fc51 	bl	8008812 <USBD_LL_DevConnected>
}
 8009f70:	bf00      	nop
 8009f72:	3708      	adds	r7, #8
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009f86:	4618      	mov	r0, r3
 8009f88:	f7fe fc4d 	bl	8008826 <USBD_LL_DevDisconnected>
}
 8009f8c:	bf00      	nop
 8009f8e:	3708      	adds	r7, #8
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b082      	sub	sp, #8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d13c      	bne.n	800a01e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009fa4:	4a20      	ldr	r2, [pc, #128]	; (800a028 <USBD_LL_Init+0x94>)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	4a1e      	ldr	r2, [pc, #120]	; (800a028 <USBD_LL_Init+0x94>)
 8009fb0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009fb4:	4b1c      	ldr	r3, [pc, #112]	; (800a028 <USBD_LL_Init+0x94>)
 8009fb6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009fba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009fbc:	4b1a      	ldr	r3, [pc, #104]	; (800a028 <USBD_LL_Init+0x94>)
 8009fbe:	2204      	movs	r2, #4
 8009fc0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009fc2:	4b19      	ldr	r3, [pc, #100]	; (800a028 <USBD_LL_Init+0x94>)
 8009fc4:	2202      	movs	r2, #2
 8009fc6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009fc8:	4b17      	ldr	r3, [pc, #92]	; (800a028 <USBD_LL_Init+0x94>)
 8009fca:	2200      	movs	r2, #0
 8009fcc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009fce:	4b16      	ldr	r3, [pc, #88]	; (800a028 <USBD_LL_Init+0x94>)
 8009fd0:	2202      	movs	r2, #2
 8009fd2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8009fd4:	4b14      	ldr	r3, [pc, #80]	; (800a028 <USBD_LL_Init+0x94>)
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009fda:	4b13      	ldr	r3, [pc, #76]	; (800a028 <USBD_LL_Init+0x94>)
 8009fdc:	2200      	movs	r2, #0
 8009fde:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009fe0:	4b11      	ldr	r3, [pc, #68]	; (800a028 <USBD_LL_Init+0x94>)
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009fe6:	4b10      	ldr	r3, [pc, #64]	; (800a028 <USBD_LL_Init+0x94>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009fec:	4b0e      	ldr	r3, [pc, #56]	; (800a028 <USBD_LL_Init+0x94>)
 8009fee:	2200      	movs	r2, #0
 8009ff0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009ff2:	480d      	ldr	r0, [pc, #52]	; (800a028 <USBD_LL_Init+0x94>)
 8009ff4:	f7f8 fe19 	bl	8002c2a <HAL_PCD_Init>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d001      	beq.n	800a002 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009ffe:	f7f7 fd0d 	bl	8001a1c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a002:	2180      	movs	r1, #128	; 0x80
 800a004:	4808      	ldr	r0, [pc, #32]	; (800a028 <USBD_LL_Init+0x94>)
 800a006:	f7fa f86f 	bl	80040e8 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a00a:	2240      	movs	r2, #64	; 0x40
 800a00c:	2100      	movs	r1, #0
 800a00e:	4806      	ldr	r0, [pc, #24]	; (800a028 <USBD_LL_Init+0x94>)
 800a010:	f7fa f824 	bl	800405c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a014:	2280      	movs	r2, #128	; 0x80
 800a016:	2101      	movs	r1, #1
 800a018:	4803      	ldr	r0, [pc, #12]	; (800a028 <USBD_LL_Init+0x94>)
 800a01a:	f7fa f81f 	bl	800405c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	20001ffc 	.word	0x20001ffc

0800a02c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a034:	2300      	movs	r3, #0
 800a036:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a038:	2300      	movs	r3, #0
 800a03a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a042:	4618      	mov	r0, r3
 800a044:	f7f8 ff0e 	bl	8002e64 <HAL_PCD_Start>
 800a048:	4603      	mov	r3, r0
 800a04a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a04c:	7bfb      	ldrb	r3, [r7, #15]
 800a04e:	4618      	mov	r0, r3
 800a050:	f000 f940 	bl	800a2d4 <USBD_Get_USB_Status>
 800a054:	4603      	mov	r3, r0
 800a056:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a058:	7bbb      	ldrb	r3, [r7, #14]
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}

0800a062 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a062:	b580      	push	{r7, lr}
 800a064:	b084      	sub	sp, #16
 800a066:	af00      	add	r7, sp, #0
 800a068:	6078      	str	r0, [r7, #4]
 800a06a:	4608      	mov	r0, r1
 800a06c:	4611      	mov	r1, r2
 800a06e:	461a      	mov	r2, r3
 800a070:	4603      	mov	r3, r0
 800a072:	70fb      	strb	r3, [r7, #3]
 800a074:	460b      	mov	r3, r1
 800a076:	70bb      	strb	r3, [r7, #2]
 800a078:	4613      	mov	r3, r2
 800a07a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a07c:	2300      	movs	r3, #0
 800a07e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a080:	2300      	movs	r3, #0
 800a082:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a08a:	78bb      	ldrb	r3, [r7, #2]
 800a08c:	883a      	ldrh	r2, [r7, #0]
 800a08e:	78f9      	ldrb	r1, [r7, #3]
 800a090:	f7f9 fbdf 	bl	8003852 <HAL_PCD_EP_Open>
 800a094:	4603      	mov	r3, r0
 800a096:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a098:	7bfb      	ldrb	r3, [r7, #15]
 800a09a:	4618      	mov	r0, r3
 800a09c:	f000 f91a 	bl	800a2d4 <USBD_Get_USB_Status>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3710      	adds	r7, #16
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b084      	sub	sp, #16
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
 800a0b6:	460b      	mov	r3, r1
 800a0b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a0c8:	78fa      	ldrb	r2, [r7, #3]
 800a0ca:	4611      	mov	r1, r2
 800a0cc:	4618      	mov	r0, r3
 800a0ce:	f7f9 fc28 	bl	8003922 <HAL_PCD_EP_Close>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a0d6:	7bfb      	ldrb	r3, [r7, #15]
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f000 f8fb 	bl	800a2d4 <USBD_Get_USB_Status>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a0e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3710      	adds	r7, #16
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	bd80      	pop	{r7, pc}

0800a0ec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a106:	78fa      	ldrb	r2, [r7, #3]
 800a108:	4611      	mov	r1, r2
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7f9 fcff 	bl	8003b0e <HAL_PCD_EP_SetStall>
 800a110:	4603      	mov	r3, r0
 800a112:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a114:	7bfb      	ldrb	r3, [r7, #15]
 800a116:	4618      	mov	r0, r3
 800a118:	f000 f8dc 	bl	800a2d4 <USBD_Get_USB_Status>
 800a11c:	4603      	mov	r3, r0
 800a11e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a120:	7bbb      	ldrb	r3, [r7, #14]
}
 800a122:	4618      	mov	r0, r3
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b084      	sub	sp, #16
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
 800a132:	460b      	mov	r3, r1
 800a134:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a136:	2300      	movs	r3, #0
 800a138:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a144:	78fa      	ldrb	r2, [r7, #3]
 800a146:	4611      	mov	r1, r2
 800a148:	4618      	mov	r0, r3
 800a14a:	f7f9 fd44 	bl	8003bd6 <HAL_PCD_EP_ClrStall>
 800a14e:	4603      	mov	r3, r0
 800a150:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a152:	7bfb      	ldrb	r3, [r7, #15]
 800a154:	4618      	mov	r0, r3
 800a156:	f000 f8bd 	bl	800a2d4 <USBD_Get_USB_Status>
 800a15a:	4603      	mov	r3, r0
 800a15c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a15e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a168:	b480      	push	{r7}
 800a16a:	b085      	sub	sp, #20
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	460b      	mov	r3, r1
 800a172:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a17a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a17c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a180:	2b00      	cmp	r3, #0
 800a182:	da0b      	bge.n	800a19c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a184:	78fb      	ldrb	r3, [r7, #3]
 800a186:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a18a:	68f9      	ldr	r1, [r7, #12]
 800a18c:	4613      	mov	r3, r2
 800a18e:	00db      	lsls	r3, r3, #3
 800a190:	4413      	add	r3, r2
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	440b      	add	r3, r1
 800a196:	333e      	adds	r3, #62	; 0x3e
 800a198:	781b      	ldrb	r3, [r3, #0]
 800a19a:	e00b      	b.n	800a1b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a19c:	78fb      	ldrb	r3, [r7, #3]
 800a19e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a1a2:	68f9      	ldr	r1, [r7, #12]
 800a1a4:	4613      	mov	r3, r2
 800a1a6:	00db      	lsls	r3, r3, #3
 800a1a8:	4413      	add	r3, r2
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	440b      	add	r3, r1
 800a1ae:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800a1b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3714      	adds	r7, #20
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bc80      	pop	{r7}
 800a1bc:	4770      	bx	lr

0800a1be <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b084      	sub	sp, #16
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
 800a1c6:	460b      	mov	r3, r1
 800a1c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a1d8:	78fa      	ldrb	r2, [r7, #3]
 800a1da:	4611      	mov	r1, r2
 800a1dc:	4618      	mov	r0, r3
 800a1de:	f7f9 fb13 	bl	8003808 <HAL_PCD_SetAddress>
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a1e6:	7bfb      	ldrb	r3, [r7, #15]
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f000 f873 	bl	800a2d4 <USBD_Get_USB_Status>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a1f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b086      	sub	sp, #24
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	607a      	str	r2, [r7, #4]
 800a206:	603b      	str	r3, [r7, #0]
 800a208:	460b      	mov	r3, r1
 800a20a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a210:	2300      	movs	r3, #0
 800a212:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a21a:	7af9      	ldrb	r1, [r7, #11]
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	687a      	ldr	r2, [r7, #4]
 800a220:	f7f9 fc2b 	bl	8003a7a <HAL_PCD_EP_Transmit>
 800a224:	4603      	mov	r3, r0
 800a226:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a228:	7dfb      	ldrb	r3, [r7, #23]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f000 f852 	bl	800a2d4 <USBD_Get_USB_Status>
 800a230:	4603      	mov	r3, r0
 800a232:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a234:	7dbb      	ldrb	r3, [r7, #22]
}
 800a236:	4618      	mov	r0, r3
 800a238:	3718      	adds	r7, #24
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a23e:	b580      	push	{r7, lr}
 800a240:	b086      	sub	sp, #24
 800a242:	af00      	add	r7, sp, #0
 800a244:	60f8      	str	r0, [r7, #12]
 800a246:	607a      	str	r2, [r7, #4]
 800a248:	603b      	str	r3, [r7, #0]
 800a24a:	460b      	mov	r3, r1
 800a24c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a24e:	2300      	movs	r3, #0
 800a250:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a252:	2300      	movs	r3, #0
 800a254:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800a25c:	7af9      	ldrb	r1, [r7, #11]
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	f7f9 fba8 	bl	80039b6 <HAL_PCD_EP_Receive>
 800a266:	4603      	mov	r3, r0
 800a268:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a26a:	7dfb      	ldrb	r3, [r7, #23]
 800a26c:	4618      	mov	r0, r3
 800a26e:	f000 f831 	bl	800a2d4 <USBD_Get_USB_Status>
 800a272:	4603      	mov	r3, r0
 800a274:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a276:	7dbb      	ldrb	r3, [r7, #22]
}
 800a278:	4618      	mov	r0, r3
 800a27a:	3718      	adds	r7, #24
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
 800a288:	460b      	mov	r3, r1
 800a28a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a292:	78fa      	ldrb	r2, [r7, #3]
 800a294:	4611      	mov	r1, r2
 800a296:	4618      	mov	r0, r3
 800a298:	f7f9 fbd8 	bl	8003a4c <HAL_PCD_EP_GetRxCount>
 800a29c:	4603      	mov	r3, r0
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3708      	adds	r7, #8
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
	...

0800a2a8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a2a8:	b480      	push	{r7}
 800a2aa:	b083      	sub	sp, #12
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a2b0:	4b02      	ldr	r3, [pc, #8]	; (800a2bc <USBD_static_malloc+0x14>)
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	370c      	adds	r7, #12
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bc80      	pop	{r7}
 800a2ba:	4770      	bx	lr
 800a2bc:	20002508 	.word	0x20002508

0800a2c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b083      	sub	sp, #12
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]

}
 800a2c8:	bf00      	nop
 800a2ca:	370c      	adds	r7, #12
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bc80      	pop	{r7}
 800a2d0:	4770      	bx	lr
	...

0800a2d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a2d4:	b480      	push	{r7}
 800a2d6:	b085      	sub	sp, #20
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	4603      	mov	r3, r0
 800a2dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a2e2:	79fb      	ldrb	r3, [r7, #7]
 800a2e4:	2b03      	cmp	r3, #3
 800a2e6:	d817      	bhi.n	800a318 <USBD_Get_USB_Status+0x44>
 800a2e8:	a201      	add	r2, pc, #4	; (adr r2, 800a2f0 <USBD_Get_USB_Status+0x1c>)
 800a2ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ee:	bf00      	nop
 800a2f0:	0800a301 	.word	0x0800a301
 800a2f4:	0800a307 	.word	0x0800a307
 800a2f8:	0800a30d 	.word	0x0800a30d
 800a2fc:	0800a313 	.word	0x0800a313
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a300:	2300      	movs	r3, #0
 800a302:	73fb      	strb	r3, [r7, #15]
    break;
 800a304:	e00b      	b.n	800a31e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a306:	2303      	movs	r3, #3
 800a308:	73fb      	strb	r3, [r7, #15]
    break;
 800a30a:	e008      	b.n	800a31e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a30c:	2301      	movs	r3, #1
 800a30e:	73fb      	strb	r3, [r7, #15]
    break;
 800a310:	e005      	b.n	800a31e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a312:	2303      	movs	r3, #3
 800a314:	73fb      	strb	r3, [r7, #15]
    break;
 800a316:	e002      	b.n	800a31e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a318:	2303      	movs	r3, #3
 800a31a:	73fb      	strb	r3, [r7, #15]
    break;
 800a31c:	bf00      	nop
  }
  return usb_status;
 800a31e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a320:	4618      	mov	r0, r3
 800a322:	3714      	adds	r7, #20
 800a324:	46bd      	mov	sp, r7
 800a326:	bc80      	pop	{r7}
 800a328:	4770      	bx	lr
 800a32a:	bf00      	nop

0800a32c <main>:




int main(void)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
  int ret = 0;
 800a332:	2300      	movs	r3, #0
 800a334:	607b      	str	r3, [r7, #4]


  hwInit();
 800a336:	f7f7 fb76 	bl	8001a26 <hwInit>
  apInit();
 800a33a:	f7f6 f91b 	bl	8000574 <apInit>

  apMain();
 800a33e:	f7f6 f949 	bl	80005d4 <apMain>


  return ret;
 800a342:	687b      	ldr	r3, [r7, #4]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3708      	adds	r7, #8
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <__errno>:
 800a34c:	4b01      	ldr	r3, [pc, #4]	; (800a354 <__errno+0x8>)
 800a34e:	6818      	ldr	r0, [r3, #0]
 800a350:	4770      	bx	lr
 800a352:	bf00      	nop
 800a354:	20000148 	.word	0x20000148

0800a358 <__libc_init_array>:
 800a358:	b570      	push	{r4, r5, r6, lr}
 800a35a:	4d0d      	ldr	r5, [pc, #52]	; (800a390 <__libc_init_array+0x38>)
 800a35c:	4c0d      	ldr	r4, [pc, #52]	; (800a394 <__libc_init_array+0x3c>)
 800a35e:	1b64      	subs	r4, r4, r5
 800a360:	10a4      	asrs	r4, r4, #2
 800a362:	2600      	movs	r6, #0
 800a364:	42a6      	cmp	r6, r4
 800a366:	d109      	bne.n	800a37c <__libc_init_array+0x24>
 800a368:	4d0b      	ldr	r5, [pc, #44]	; (800a398 <__libc_init_array+0x40>)
 800a36a:	4c0c      	ldr	r4, [pc, #48]	; (800a39c <__libc_init_array+0x44>)
 800a36c:	f000 fca6 	bl	800acbc <_init>
 800a370:	1b64      	subs	r4, r4, r5
 800a372:	10a4      	asrs	r4, r4, #2
 800a374:	2600      	movs	r6, #0
 800a376:	42a6      	cmp	r6, r4
 800a378:	d105      	bne.n	800a386 <__libc_init_array+0x2e>
 800a37a:	bd70      	pop	{r4, r5, r6, pc}
 800a37c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a380:	4798      	blx	r3
 800a382:	3601      	adds	r6, #1
 800a384:	e7ee      	b.n	800a364 <__libc_init_array+0xc>
 800a386:	f855 3b04 	ldr.w	r3, [r5], #4
 800a38a:	4798      	blx	r3
 800a38c:	3601      	adds	r6, #1
 800a38e:	e7f2      	b.n	800a376 <__libc_init_array+0x1e>
 800a390:	0800ae58 	.word	0x0800ae58
 800a394:	0800ae58 	.word	0x0800ae58
 800a398:	0800ae58 	.word	0x0800ae58
 800a39c:	0800ae5c 	.word	0x0800ae5c

0800a3a0 <memset>:
 800a3a0:	4402      	add	r2, r0
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d100      	bne.n	800a3aa <memset+0xa>
 800a3a8:	4770      	bx	lr
 800a3aa:	f803 1b01 	strb.w	r1, [r3], #1
 800a3ae:	e7f9      	b.n	800a3a4 <memset+0x4>

0800a3b0 <_vsniprintf_r>:
 800a3b0:	b530      	push	{r4, r5, lr}
 800a3b2:	4614      	mov	r4, r2
 800a3b4:	2c00      	cmp	r4, #0
 800a3b6:	b09b      	sub	sp, #108	; 0x6c
 800a3b8:	4605      	mov	r5, r0
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	da05      	bge.n	800a3ca <_vsniprintf_r+0x1a>
 800a3be:	238b      	movs	r3, #139	; 0x8b
 800a3c0:	6003      	str	r3, [r0, #0]
 800a3c2:	f04f 30ff 	mov.w	r0, #4294967295
 800a3c6:	b01b      	add	sp, #108	; 0x6c
 800a3c8:	bd30      	pop	{r4, r5, pc}
 800a3ca:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a3ce:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a3d2:	bf14      	ite	ne
 800a3d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a3d8:	4623      	moveq	r3, r4
 800a3da:	9302      	str	r3, [sp, #8]
 800a3dc:	9305      	str	r3, [sp, #20]
 800a3de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a3e2:	9100      	str	r1, [sp, #0]
 800a3e4:	9104      	str	r1, [sp, #16]
 800a3e6:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a3ea:	4669      	mov	r1, sp
 800a3ec:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a3ee:	f000 f875 	bl	800a4dc <_svfiprintf_r>
 800a3f2:	1c43      	adds	r3, r0, #1
 800a3f4:	bfbc      	itt	lt
 800a3f6:	238b      	movlt	r3, #139	; 0x8b
 800a3f8:	602b      	strlt	r3, [r5, #0]
 800a3fa:	2c00      	cmp	r4, #0
 800a3fc:	d0e3      	beq.n	800a3c6 <_vsniprintf_r+0x16>
 800a3fe:	9b00      	ldr	r3, [sp, #0]
 800a400:	2200      	movs	r2, #0
 800a402:	701a      	strb	r2, [r3, #0]
 800a404:	e7df      	b.n	800a3c6 <_vsniprintf_r+0x16>
	...

0800a408 <vsniprintf>:
 800a408:	b507      	push	{r0, r1, r2, lr}
 800a40a:	9300      	str	r3, [sp, #0]
 800a40c:	4613      	mov	r3, r2
 800a40e:	460a      	mov	r2, r1
 800a410:	4601      	mov	r1, r0
 800a412:	4803      	ldr	r0, [pc, #12]	; (800a420 <vsniprintf+0x18>)
 800a414:	6800      	ldr	r0, [r0, #0]
 800a416:	f7ff ffcb 	bl	800a3b0 <_vsniprintf_r>
 800a41a:	b003      	add	sp, #12
 800a41c:	f85d fb04 	ldr.w	pc, [sp], #4
 800a420:	20000148 	.word	0x20000148

0800a424 <__ssputs_r>:
 800a424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a428:	688e      	ldr	r6, [r1, #8]
 800a42a:	429e      	cmp	r6, r3
 800a42c:	4682      	mov	sl, r0
 800a42e:	460c      	mov	r4, r1
 800a430:	4690      	mov	r8, r2
 800a432:	461f      	mov	r7, r3
 800a434:	d838      	bhi.n	800a4a8 <__ssputs_r+0x84>
 800a436:	898a      	ldrh	r2, [r1, #12]
 800a438:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a43c:	d032      	beq.n	800a4a4 <__ssputs_r+0x80>
 800a43e:	6825      	ldr	r5, [r4, #0]
 800a440:	6909      	ldr	r1, [r1, #16]
 800a442:	eba5 0901 	sub.w	r9, r5, r1
 800a446:	6965      	ldr	r5, [r4, #20]
 800a448:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a44c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a450:	3301      	adds	r3, #1
 800a452:	444b      	add	r3, r9
 800a454:	106d      	asrs	r5, r5, #1
 800a456:	429d      	cmp	r5, r3
 800a458:	bf38      	it	cc
 800a45a:	461d      	movcc	r5, r3
 800a45c:	0553      	lsls	r3, r2, #21
 800a45e:	d531      	bpl.n	800a4c4 <__ssputs_r+0xa0>
 800a460:	4629      	mov	r1, r5
 800a462:	f000 fb61 	bl	800ab28 <_malloc_r>
 800a466:	4606      	mov	r6, r0
 800a468:	b950      	cbnz	r0, 800a480 <__ssputs_r+0x5c>
 800a46a:	230c      	movs	r3, #12
 800a46c:	f8ca 3000 	str.w	r3, [sl]
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a476:	81a3      	strh	r3, [r4, #12]
 800a478:	f04f 30ff 	mov.w	r0, #4294967295
 800a47c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a480:	6921      	ldr	r1, [r4, #16]
 800a482:	464a      	mov	r2, r9
 800a484:	f000 fabe 	bl	800aa04 <memcpy>
 800a488:	89a3      	ldrh	r3, [r4, #12]
 800a48a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a48e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a492:	81a3      	strh	r3, [r4, #12]
 800a494:	6126      	str	r6, [r4, #16]
 800a496:	6165      	str	r5, [r4, #20]
 800a498:	444e      	add	r6, r9
 800a49a:	eba5 0509 	sub.w	r5, r5, r9
 800a49e:	6026      	str	r6, [r4, #0]
 800a4a0:	60a5      	str	r5, [r4, #8]
 800a4a2:	463e      	mov	r6, r7
 800a4a4:	42be      	cmp	r6, r7
 800a4a6:	d900      	bls.n	800a4aa <__ssputs_r+0x86>
 800a4a8:	463e      	mov	r6, r7
 800a4aa:	6820      	ldr	r0, [r4, #0]
 800a4ac:	4632      	mov	r2, r6
 800a4ae:	4641      	mov	r1, r8
 800a4b0:	f000 fab6 	bl	800aa20 <memmove>
 800a4b4:	68a3      	ldr	r3, [r4, #8]
 800a4b6:	1b9b      	subs	r3, r3, r6
 800a4b8:	60a3      	str	r3, [r4, #8]
 800a4ba:	6823      	ldr	r3, [r4, #0]
 800a4bc:	4433      	add	r3, r6
 800a4be:	6023      	str	r3, [r4, #0]
 800a4c0:	2000      	movs	r0, #0
 800a4c2:	e7db      	b.n	800a47c <__ssputs_r+0x58>
 800a4c4:	462a      	mov	r2, r5
 800a4c6:	f000 fba3 	bl	800ac10 <_realloc_r>
 800a4ca:	4606      	mov	r6, r0
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	d1e1      	bne.n	800a494 <__ssputs_r+0x70>
 800a4d0:	6921      	ldr	r1, [r4, #16]
 800a4d2:	4650      	mov	r0, sl
 800a4d4:	f000 fabe 	bl	800aa54 <_free_r>
 800a4d8:	e7c7      	b.n	800a46a <__ssputs_r+0x46>
	...

0800a4dc <_svfiprintf_r>:
 800a4dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e0:	4698      	mov	r8, r3
 800a4e2:	898b      	ldrh	r3, [r1, #12]
 800a4e4:	061b      	lsls	r3, r3, #24
 800a4e6:	b09d      	sub	sp, #116	; 0x74
 800a4e8:	4607      	mov	r7, r0
 800a4ea:	460d      	mov	r5, r1
 800a4ec:	4614      	mov	r4, r2
 800a4ee:	d50e      	bpl.n	800a50e <_svfiprintf_r+0x32>
 800a4f0:	690b      	ldr	r3, [r1, #16]
 800a4f2:	b963      	cbnz	r3, 800a50e <_svfiprintf_r+0x32>
 800a4f4:	2140      	movs	r1, #64	; 0x40
 800a4f6:	f000 fb17 	bl	800ab28 <_malloc_r>
 800a4fa:	6028      	str	r0, [r5, #0]
 800a4fc:	6128      	str	r0, [r5, #16]
 800a4fe:	b920      	cbnz	r0, 800a50a <_svfiprintf_r+0x2e>
 800a500:	230c      	movs	r3, #12
 800a502:	603b      	str	r3, [r7, #0]
 800a504:	f04f 30ff 	mov.w	r0, #4294967295
 800a508:	e0d1      	b.n	800a6ae <_svfiprintf_r+0x1d2>
 800a50a:	2340      	movs	r3, #64	; 0x40
 800a50c:	616b      	str	r3, [r5, #20]
 800a50e:	2300      	movs	r3, #0
 800a510:	9309      	str	r3, [sp, #36]	; 0x24
 800a512:	2320      	movs	r3, #32
 800a514:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a518:	f8cd 800c 	str.w	r8, [sp, #12]
 800a51c:	2330      	movs	r3, #48	; 0x30
 800a51e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a6c8 <_svfiprintf_r+0x1ec>
 800a522:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a526:	f04f 0901 	mov.w	r9, #1
 800a52a:	4623      	mov	r3, r4
 800a52c:	469a      	mov	sl, r3
 800a52e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a532:	b10a      	cbz	r2, 800a538 <_svfiprintf_r+0x5c>
 800a534:	2a25      	cmp	r2, #37	; 0x25
 800a536:	d1f9      	bne.n	800a52c <_svfiprintf_r+0x50>
 800a538:	ebba 0b04 	subs.w	fp, sl, r4
 800a53c:	d00b      	beq.n	800a556 <_svfiprintf_r+0x7a>
 800a53e:	465b      	mov	r3, fp
 800a540:	4622      	mov	r2, r4
 800a542:	4629      	mov	r1, r5
 800a544:	4638      	mov	r0, r7
 800a546:	f7ff ff6d 	bl	800a424 <__ssputs_r>
 800a54a:	3001      	adds	r0, #1
 800a54c:	f000 80aa 	beq.w	800a6a4 <_svfiprintf_r+0x1c8>
 800a550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a552:	445a      	add	r2, fp
 800a554:	9209      	str	r2, [sp, #36]	; 0x24
 800a556:	f89a 3000 	ldrb.w	r3, [sl]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	f000 80a2 	beq.w	800a6a4 <_svfiprintf_r+0x1c8>
 800a560:	2300      	movs	r3, #0
 800a562:	f04f 32ff 	mov.w	r2, #4294967295
 800a566:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a56a:	f10a 0a01 	add.w	sl, sl, #1
 800a56e:	9304      	str	r3, [sp, #16]
 800a570:	9307      	str	r3, [sp, #28]
 800a572:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a576:	931a      	str	r3, [sp, #104]	; 0x68
 800a578:	4654      	mov	r4, sl
 800a57a:	2205      	movs	r2, #5
 800a57c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a580:	4851      	ldr	r0, [pc, #324]	; (800a6c8 <_svfiprintf_r+0x1ec>)
 800a582:	f7f5 fe25 	bl	80001d0 <memchr>
 800a586:	9a04      	ldr	r2, [sp, #16]
 800a588:	b9d8      	cbnz	r0, 800a5c2 <_svfiprintf_r+0xe6>
 800a58a:	06d0      	lsls	r0, r2, #27
 800a58c:	bf44      	itt	mi
 800a58e:	2320      	movmi	r3, #32
 800a590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a594:	0711      	lsls	r1, r2, #28
 800a596:	bf44      	itt	mi
 800a598:	232b      	movmi	r3, #43	; 0x2b
 800a59a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a59e:	f89a 3000 	ldrb.w	r3, [sl]
 800a5a2:	2b2a      	cmp	r3, #42	; 0x2a
 800a5a4:	d015      	beq.n	800a5d2 <_svfiprintf_r+0xf6>
 800a5a6:	9a07      	ldr	r2, [sp, #28]
 800a5a8:	4654      	mov	r4, sl
 800a5aa:	2000      	movs	r0, #0
 800a5ac:	f04f 0c0a 	mov.w	ip, #10
 800a5b0:	4621      	mov	r1, r4
 800a5b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5b6:	3b30      	subs	r3, #48	; 0x30
 800a5b8:	2b09      	cmp	r3, #9
 800a5ba:	d94e      	bls.n	800a65a <_svfiprintf_r+0x17e>
 800a5bc:	b1b0      	cbz	r0, 800a5ec <_svfiprintf_r+0x110>
 800a5be:	9207      	str	r2, [sp, #28]
 800a5c0:	e014      	b.n	800a5ec <_svfiprintf_r+0x110>
 800a5c2:	eba0 0308 	sub.w	r3, r0, r8
 800a5c6:	fa09 f303 	lsl.w	r3, r9, r3
 800a5ca:	4313      	orrs	r3, r2
 800a5cc:	9304      	str	r3, [sp, #16]
 800a5ce:	46a2      	mov	sl, r4
 800a5d0:	e7d2      	b.n	800a578 <_svfiprintf_r+0x9c>
 800a5d2:	9b03      	ldr	r3, [sp, #12]
 800a5d4:	1d19      	adds	r1, r3, #4
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	9103      	str	r1, [sp, #12]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	bfbb      	ittet	lt
 800a5de:	425b      	neglt	r3, r3
 800a5e0:	f042 0202 	orrlt.w	r2, r2, #2
 800a5e4:	9307      	strge	r3, [sp, #28]
 800a5e6:	9307      	strlt	r3, [sp, #28]
 800a5e8:	bfb8      	it	lt
 800a5ea:	9204      	strlt	r2, [sp, #16]
 800a5ec:	7823      	ldrb	r3, [r4, #0]
 800a5ee:	2b2e      	cmp	r3, #46	; 0x2e
 800a5f0:	d10c      	bne.n	800a60c <_svfiprintf_r+0x130>
 800a5f2:	7863      	ldrb	r3, [r4, #1]
 800a5f4:	2b2a      	cmp	r3, #42	; 0x2a
 800a5f6:	d135      	bne.n	800a664 <_svfiprintf_r+0x188>
 800a5f8:	9b03      	ldr	r3, [sp, #12]
 800a5fa:	1d1a      	adds	r2, r3, #4
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	9203      	str	r2, [sp, #12]
 800a600:	2b00      	cmp	r3, #0
 800a602:	bfb8      	it	lt
 800a604:	f04f 33ff 	movlt.w	r3, #4294967295
 800a608:	3402      	adds	r4, #2
 800a60a:	9305      	str	r3, [sp, #20]
 800a60c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a6cc <_svfiprintf_r+0x1f0>
 800a610:	7821      	ldrb	r1, [r4, #0]
 800a612:	2203      	movs	r2, #3
 800a614:	4650      	mov	r0, sl
 800a616:	f7f5 fddb 	bl	80001d0 <memchr>
 800a61a:	b140      	cbz	r0, 800a62e <_svfiprintf_r+0x152>
 800a61c:	2340      	movs	r3, #64	; 0x40
 800a61e:	eba0 000a 	sub.w	r0, r0, sl
 800a622:	fa03 f000 	lsl.w	r0, r3, r0
 800a626:	9b04      	ldr	r3, [sp, #16]
 800a628:	4303      	orrs	r3, r0
 800a62a:	3401      	adds	r4, #1
 800a62c:	9304      	str	r3, [sp, #16]
 800a62e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a632:	4827      	ldr	r0, [pc, #156]	; (800a6d0 <_svfiprintf_r+0x1f4>)
 800a634:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a638:	2206      	movs	r2, #6
 800a63a:	f7f5 fdc9 	bl	80001d0 <memchr>
 800a63e:	2800      	cmp	r0, #0
 800a640:	d038      	beq.n	800a6b4 <_svfiprintf_r+0x1d8>
 800a642:	4b24      	ldr	r3, [pc, #144]	; (800a6d4 <_svfiprintf_r+0x1f8>)
 800a644:	bb1b      	cbnz	r3, 800a68e <_svfiprintf_r+0x1b2>
 800a646:	9b03      	ldr	r3, [sp, #12]
 800a648:	3307      	adds	r3, #7
 800a64a:	f023 0307 	bic.w	r3, r3, #7
 800a64e:	3308      	adds	r3, #8
 800a650:	9303      	str	r3, [sp, #12]
 800a652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a654:	4433      	add	r3, r6
 800a656:	9309      	str	r3, [sp, #36]	; 0x24
 800a658:	e767      	b.n	800a52a <_svfiprintf_r+0x4e>
 800a65a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a65e:	460c      	mov	r4, r1
 800a660:	2001      	movs	r0, #1
 800a662:	e7a5      	b.n	800a5b0 <_svfiprintf_r+0xd4>
 800a664:	2300      	movs	r3, #0
 800a666:	3401      	adds	r4, #1
 800a668:	9305      	str	r3, [sp, #20]
 800a66a:	4619      	mov	r1, r3
 800a66c:	f04f 0c0a 	mov.w	ip, #10
 800a670:	4620      	mov	r0, r4
 800a672:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a676:	3a30      	subs	r2, #48	; 0x30
 800a678:	2a09      	cmp	r2, #9
 800a67a:	d903      	bls.n	800a684 <_svfiprintf_r+0x1a8>
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d0c5      	beq.n	800a60c <_svfiprintf_r+0x130>
 800a680:	9105      	str	r1, [sp, #20]
 800a682:	e7c3      	b.n	800a60c <_svfiprintf_r+0x130>
 800a684:	fb0c 2101 	mla	r1, ip, r1, r2
 800a688:	4604      	mov	r4, r0
 800a68a:	2301      	movs	r3, #1
 800a68c:	e7f0      	b.n	800a670 <_svfiprintf_r+0x194>
 800a68e:	ab03      	add	r3, sp, #12
 800a690:	9300      	str	r3, [sp, #0]
 800a692:	462a      	mov	r2, r5
 800a694:	4b10      	ldr	r3, [pc, #64]	; (800a6d8 <_svfiprintf_r+0x1fc>)
 800a696:	a904      	add	r1, sp, #16
 800a698:	4638      	mov	r0, r7
 800a69a:	f3af 8000 	nop.w
 800a69e:	1c42      	adds	r2, r0, #1
 800a6a0:	4606      	mov	r6, r0
 800a6a2:	d1d6      	bne.n	800a652 <_svfiprintf_r+0x176>
 800a6a4:	89ab      	ldrh	r3, [r5, #12]
 800a6a6:	065b      	lsls	r3, r3, #25
 800a6a8:	f53f af2c 	bmi.w	800a504 <_svfiprintf_r+0x28>
 800a6ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6ae:	b01d      	add	sp, #116	; 0x74
 800a6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6b4:	ab03      	add	r3, sp, #12
 800a6b6:	9300      	str	r3, [sp, #0]
 800a6b8:	462a      	mov	r2, r5
 800a6ba:	4b07      	ldr	r3, [pc, #28]	; (800a6d8 <_svfiprintf_r+0x1fc>)
 800a6bc:	a904      	add	r1, sp, #16
 800a6be:	4638      	mov	r0, r7
 800a6c0:	f000 f87a 	bl	800a7b8 <_printf_i>
 800a6c4:	e7eb      	b.n	800a69e <_svfiprintf_r+0x1c2>
 800a6c6:	bf00      	nop
 800a6c8:	0800ae1c 	.word	0x0800ae1c
 800a6cc:	0800ae22 	.word	0x0800ae22
 800a6d0:	0800ae26 	.word	0x0800ae26
 800a6d4:	00000000 	.word	0x00000000
 800a6d8:	0800a425 	.word	0x0800a425

0800a6dc <_printf_common>:
 800a6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e0:	4616      	mov	r6, r2
 800a6e2:	4699      	mov	r9, r3
 800a6e4:	688a      	ldr	r2, [r1, #8]
 800a6e6:	690b      	ldr	r3, [r1, #16]
 800a6e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a6ec:	4293      	cmp	r3, r2
 800a6ee:	bfb8      	it	lt
 800a6f0:	4613      	movlt	r3, r2
 800a6f2:	6033      	str	r3, [r6, #0]
 800a6f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a6f8:	4607      	mov	r7, r0
 800a6fa:	460c      	mov	r4, r1
 800a6fc:	b10a      	cbz	r2, 800a702 <_printf_common+0x26>
 800a6fe:	3301      	adds	r3, #1
 800a700:	6033      	str	r3, [r6, #0]
 800a702:	6823      	ldr	r3, [r4, #0]
 800a704:	0699      	lsls	r1, r3, #26
 800a706:	bf42      	ittt	mi
 800a708:	6833      	ldrmi	r3, [r6, #0]
 800a70a:	3302      	addmi	r3, #2
 800a70c:	6033      	strmi	r3, [r6, #0]
 800a70e:	6825      	ldr	r5, [r4, #0]
 800a710:	f015 0506 	ands.w	r5, r5, #6
 800a714:	d106      	bne.n	800a724 <_printf_common+0x48>
 800a716:	f104 0a19 	add.w	sl, r4, #25
 800a71a:	68e3      	ldr	r3, [r4, #12]
 800a71c:	6832      	ldr	r2, [r6, #0]
 800a71e:	1a9b      	subs	r3, r3, r2
 800a720:	42ab      	cmp	r3, r5
 800a722:	dc26      	bgt.n	800a772 <_printf_common+0x96>
 800a724:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a728:	1e13      	subs	r3, r2, #0
 800a72a:	6822      	ldr	r2, [r4, #0]
 800a72c:	bf18      	it	ne
 800a72e:	2301      	movne	r3, #1
 800a730:	0692      	lsls	r2, r2, #26
 800a732:	d42b      	bmi.n	800a78c <_printf_common+0xb0>
 800a734:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a738:	4649      	mov	r1, r9
 800a73a:	4638      	mov	r0, r7
 800a73c:	47c0      	blx	r8
 800a73e:	3001      	adds	r0, #1
 800a740:	d01e      	beq.n	800a780 <_printf_common+0xa4>
 800a742:	6823      	ldr	r3, [r4, #0]
 800a744:	68e5      	ldr	r5, [r4, #12]
 800a746:	6832      	ldr	r2, [r6, #0]
 800a748:	f003 0306 	and.w	r3, r3, #6
 800a74c:	2b04      	cmp	r3, #4
 800a74e:	bf08      	it	eq
 800a750:	1aad      	subeq	r5, r5, r2
 800a752:	68a3      	ldr	r3, [r4, #8]
 800a754:	6922      	ldr	r2, [r4, #16]
 800a756:	bf0c      	ite	eq
 800a758:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a75c:	2500      	movne	r5, #0
 800a75e:	4293      	cmp	r3, r2
 800a760:	bfc4      	itt	gt
 800a762:	1a9b      	subgt	r3, r3, r2
 800a764:	18ed      	addgt	r5, r5, r3
 800a766:	2600      	movs	r6, #0
 800a768:	341a      	adds	r4, #26
 800a76a:	42b5      	cmp	r5, r6
 800a76c:	d11a      	bne.n	800a7a4 <_printf_common+0xc8>
 800a76e:	2000      	movs	r0, #0
 800a770:	e008      	b.n	800a784 <_printf_common+0xa8>
 800a772:	2301      	movs	r3, #1
 800a774:	4652      	mov	r2, sl
 800a776:	4649      	mov	r1, r9
 800a778:	4638      	mov	r0, r7
 800a77a:	47c0      	blx	r8
 800a77c:	3001      	adds	r0, #1
 800a77e:	d103      	bne.n	800a788 <_printf_common+0xac>
 800a780:	f04f 30ff 	mov.w	r0, #4294967295
 800a784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a788:	3501      	adds	r5, #1
 800a78a:	e7c6      	b.n	800a71a <_printf_common+0x3e>
 800a78c:	18e1      	adds	r1, r4, r3
 800a78e:	1c5a      	adds	r2, r3, #1
 800a790:	2030      	movs	r0, #48	; 0x30
 800a792:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a796:	4422      	add	r2, r4
 800a798:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a79c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7a0:	3302      	adds	r3, #2
 800a7a2:	e7c7      	b.n	800a734 <_printf_common+0x58>
 800a7a4:	2301      	movs	r3, #1
 800a7a6:	4622      	mov	r2, r4
 800a7a8:	4649      	mov	r1, r9
 800a7aa:	4638      	mov	r0, r7
 800a7ac:	47c0      	blx	r8
 800a7ae:	3001      	adds	r0, #1
 800a7b0:	d0e6      	beq.n	800a780 <_printf_common+0xa4>
 800a7b2:	3601      	adds	r6, #1
 800a7b4:	e7d9      	b.n	800a76a <_printf_common+0x8e>
	...

0800a7b8 <_printf_i>:
 800a7b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7bc:	7e0f      	ldrb	r7, [r1, #24]
 800a7be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7c0:	2f78      	cmp	r7, #120	; 0x78
 800a7c2:	4691      	mov	r9, r2
 800a7c4:	4680      	mov	r8, r0
 800a7c6:	460c      	mov	r4, r1
 800a7c8:	469a      	mov	sl, r3
 800a7ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a7ce:	d807      	bhi.n	800a7e0 <_printf_i+0x28>
 800a7d0:	2f62      	cmp	r7, #98	; 0x62
 800a7d2:	d80a      	bhi.n	800a7ea <_printf_i+0x32>
 800a7d4:	2f00      	cmp	r7, #0
 800a7d6:	f000 80d8 	beq.w	800a98a <_printf_i+0x1d2>
 800a7da:	2f58      	cmp	r7, #88	; 0x58
 800a7dc:	f000 80a3 	beq.w	800a926 <_printf_i+0x16e>
 800a7e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a7e8:	e03a      	b.n	800a860 <_printf_i+0xa8>
 800a7ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a7ee:	2b15      	cmp	r3, #21
 800a7f0:	d8f6      	bhi.n	800a7e0 <_printf_i+0x28>
 800a7f2:	a101      	add	r1, pc, #4	; (adr r1, 800a7f8 <_printf_i+0x40>)
 800a7f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7f8:	0800a851 	.word	0x0800a851
 800a7fc:	0800a865 	.word	0x0800a865
 800a800:	0800a7e1 	.word	0x0800a7e1
 800a804:	0800a7e1 	.word	0x0800a7e1
 800a808:	0800a7e1 	.word	0x0800a7e1
 800a80c:	0800a7e1 	.word	0x0800a7e1
 800a810:	0800a865 	.word	0x0800a865
 800a814:	0800a7e1 	.word	0x0800a7e1
 800a818:	0800a7e1 	.word	0x0800a7e1
 800a81c:	0800a7e1 	.word	0x0800a7e1
 800a820:	0800a7e1 	.word	0x0800a7e1
 800a824:	0800a971 	.word	0x0800a971
 800a828:	0800a895 	.word	0x0800a895
 800a82c:	0800a953 	.word	0x0800a953
 800a830:	0800a7e1 	.word	0x0800a7e1
 800a834:	0800a7e1 	.word	0x0800a7e1
 800a838:	0800a993 	.word	0x0800a993
 800a83c:	0800a7e1 	.word	0x0800a7e1
 800a840:	0800a895 	.word	0x0800a895
 800a844:	0800a7e1 	.word	0x0800a7e1
 800a848:	0800a7e1 	.word	0x0800a7e1
 800a84c:	0800a95b 	.word	0x0800a95b
 800a850:	682b      	ldr	r3, [r5, #0]
 800a852:	1d1a      	adds	r2, r3, #4
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	602a      	str	r2, [r5, #0]
 800a858:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a85c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a860:	2301      	movs	r3, #1
 800a862:	e0a3      	b.n	800a9ac <_printf_i+0x1f4>
 800a864:	6820      	ldr	r0, [r4, #0]
 800a866:	6829      	ldr	r1, [r5, #0]
 800a868:	0606      	lsls	r6, r0, #24
 800a86a:	f101 0304 	add.w	r3, r1, #4
 800a86e:	d50a      	bpl.n	800a886 <_printf_i+0xce>
 800a870:	680e      	ldr	r6, [r1, #0]
 800a872:	602b      	str	r3, [r5, #0]
 800a874:	2e00      	cmp	r6, #0
 800a876:	da03      	bge.n	800a880 <_printf_i+0xc8>
 800a878:	232d      	movs	r3, #45	; 0x2d
 800a87a:	4276      	negs	r6, r6
 800a87c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a880:	485e      	ldr	r0, [pc, #376]	; (800a9fc <_printf_i+0x244>)
 800a882:	230a      	movs	r3, #10
 800a884:	e019      	b.n	800a8ba <_printf_i+0x102>
 800a886:	680e      	ldr	r6, [r1, #0]
 800a888:	602b      	str	r3, [r5, #0]
 800a88a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a88e:	bf18      	it	ne
 800a890:	b236      	sxthne	r6, r6
 800a892:	e7ef      	b.n	800a874 <_printf_i+0xbc>
 800a894:	682b      	ldr	r3, [r5, #0]
 800a896:	6820      	ldr	r0, [r4, #0]
 800a898:	1d19      	adds	r1, r3, #4
 800a89a:	6029      	str	r1, [r5, #0]
 800a89c:	0601      	lsls	r1, r0, #24
 800a89e:	d501      	bpl.n	800a8a4 <_printf_i+0xec>
 800a8a0:	681e      	ldr	r6, [r3, #0]
 800a8a2:	e002      	b.n	800a8aa <_printf_i+0xf2>
 800a8a4:	0646      	lsls	r6, r0, #25
 800a8a6:	d5fb      	bpl.n	800a8a0 <_printf_i+0xe8>
 800a8a8:	881e      	ldrh	r6, [r3, #0]
 800a8aa:	4854      	ldr	r0, [pc, #336]	; (800a9fc <_printf_i+0x244>)
 800a8ac:	2f6f      	cmp	r7, #111	; 0x6f
 800a8ae:	bf0c      	ite	eq
 800a8b0:	2308      	moveq	r3, #8
 800a8b2:	230a      	movne	r3, #10
 800a8b4:	2100      	movs	r1, #0
 800a8b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8ba:	6865      	ldr	r5, [r4, #4]
 800a8bc:	60a5      	str	r5, [r4, #8]
 800a8be:	2d00      	cmp	r5, #0
 800a8c0:	bfa2      	ittt	ge
 800a8c2:	6821      	ldrge	r1, [r4, #0]
 800a8c4:	f021 0104 	bicge.w	r1, r1, #4
 800a8c8:	6021      	strge	r1, [r4, #0]
 800a8ca:	b90e      	cbnz	r6, 800a8d0 <_printf_i+0x118>
 800a8cc:	2d00      	cmp	r5, #0
 800a8ce:	d04d      	beq.n	800a96c <_printf_i+0x1b4>
 800a8d0:	4615      	mov	r5, r2
 800a8d2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a8d6:	fb03 6711 	mls	r7, r3, r1, r6
 800a8da:	5dc7      	ldrb	r7, [r0, r7]
 800a8dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a8e0:	4637      	mov	r7, r6
 800a8e2:	42bb      	cmp	r3, r7
 800a8e4:	460e      	mov	r6, r1
 800a8e6:	d9f4      	bls.n	800a8d2 <_printf_i+0x11a>
 800a8e8:	2b08      	cmp	r3, #8
 800a8ea:	d10b      	bne.n	800a904 <_printf_i+0x14c>
 800a8ec:	6823      	ldr	r3, [r4, #0]
 800a8ee:	07de      	lsls	r6, r3, #31
 800a8f0:	d508      	bpl.n	800a904 <_printf_i+0x14c>
 800a8f2:	6923      	ldr	r3, [r4, #16]
 800a8f4:	6861      	ldr	r1, [r4, #4]
 800a8f6:	4299      	cmp	r1, r3
 800a8f8:	bfde      	ittt	le
 800a8fa:	2330      	movle	r3, #48	; 0x30
 800a8fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a900:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a904:	1b52      	subs	r2, r2, r5
 800a906:	6122      	str	r2, [r4, #16]
 800a908:	f8cd a000 	str.w	sl, [sp]
 800a90c:	464b      	mov	r3, r9
 800a90e:	aa03      	add	r2, sp, #12
 800a910:	4621      	mov	r1, r4
 800a912:	4640      	mov	r0, r8
 800a914:	f7ff fee2 	bl	800a6dc <_printf_common>
 800a918:	3001      	adds	r0, #1
 800a91a:	d14c      	bne.n	800a9b6 <_printf_i+0x1fe>
 800a91c:	f04f 30ff 	mov.w	r0, #4294967295
 800a920:	b004      	add	sp, #16
 800a922:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a926:	4835      	ldr	r0, [pc, #212]	; (800a9fc <_printf_i+0x244>)
 800a928:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a92c:	6829      	ldr	r1, [r5, #0]
 800a92e:	6823      	ldr	r3, [r4, #0]
 800a930:	f851 6b04 	ldr.w	r6, [r1], #4
 800a934:	6029      	str	r1, [r5, #0]
 800a936:	061d      	lsls	r5, r3, #24
 800a938:	d514      	bpl.n	800a964 <_printf_i+0x1ac>
 800a93a:	07df      	lsls	r7, r3, #31
 800a93c:	bf44      	itt	mi
 800a93e:	f043 0320 	orrmi.w	r3, r3, #32
 800a942:	6023      	strmi	r3, [r4, #0]
 800a944:	b91e      	cbnz	r6, 800a94e <_printf_i+0x196>
 800a946:	6823      	ldr	r3, [r4, #0]
 800a948:	f023 0320 	bic.w	r3, r3, #32
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	2310      	movs	r3, #16
 800a950:	e7b0      	b.n	800a8b4 <_printf_i+0xfc>
 800a952:	6823      	ldr	r3, [r4, #0]
 800a954:	f043 0320 	orr.w	r3, r3, #32
 800a958:	6023      	str	r3, [r4, #0]
 800a95a:	2378      	movs	r3, #120	; 0x78
 800a95c:	4828      	ldr	r0, [pc, #160]	; (800aa00 <_printf_i+0x248>)
 800a95e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a962:	e7e3      	b.n	800a92c <_printf_i+0x174>
 800a964:	0659      	lsls	r1, r3, #25
 800a966:	bf48      	it	mi
 800a968:	b2b6      	uxthmi	r6, r6
 800a96a:	e7e6      	b.n	800a93a <_printf_i+0x182>
 800a96c:	4615      	mov	r5, r2
 800a96e:	e7bb      	b.n	800a8e8 <_printf_i+0x130>
 800a970:	682b      	ldr	r3, [r5, #0]
 800a972:	6826      	ldr	r6, [r4, #0]
 800a974:	6961      	ldr	r1, [r4, #20]
 800a976:	1d18      	adds	r0, r3, #4
 800a978:	6028      	str	r0, [r5, #0]
 800a97a:	0635      	lsls	r5, r6, #24
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	d501      	bpl.n	800a984 <_printf_i+0x1cc>
 800a980:	6019      	str	r1, [r3, #0]
 800a982:	e002      	b.n	800a98a <_printf_i+0x1d2>
 800a984:	0670      	lsls	r0, r6, #25
 800a986:	d5fb      	bpl.n	800a980 <_printf_i+0x1c8>
 800a988:	8019      	strh	r1, [r3, #0]
 800a98a:	2300      	movs	r3, #0
 800a98c:	6123      	str	r3, [r4, #16]
 800a98e:	4615      	mov	r5, r2
 800a990:	e7ba      	b.n	800a908 <_printf_i+0x150>
 800a992:	682b      	ldr	r3, [r5, #0]
 800a994:	1d1a      	adds	r2, r3, #4
 800a996:	602a      	str	r2, [r5, #0]
 800a998:	681d      	ldr	r5, [r3, #0]
 800a99a:	6862      	ldr	r2, [r4, #4]
 800a99c:	2100      	movs	r1, #0
 800a99e:	4628      	mov	r0, r5
 800a9a0:	f7f5 fc16 	bl	80001d0 <memchr>
 800a9a4:	b108      	cbz	r0, 800a9aa <_printf_i+0x1f2>
 800a9a6:	1b40      	subs	r0, r0, r5
 800a9a8:	6060      	str	r0, [r4, #4]
 800a9aa:	6863      	ldr	r3, [r4, #4]
 800a9ac:	6123      	str	r3, [r4, #16]
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9b4:	e7a8      	b.n	800a908 <_printf_i+0x150>
 800a9b6:	6923      	ldr	r3, [r4, #16]
 800a9b8:	462a      	mov	r2, r5
 800a9ba:	4649      	mov	r1, r9
 800a9bc:	4640      	mov	r0, r8
 800a9be:	47d0      	blx	sl
 800a9c0:	3001      	adds	r0, #1
 800a9c2:	d0ab      	beq.n	800a91c <_printf_i+0x164>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	079b      	lsls	r3, r3, #30
 800a9c8:	d413      	bmi.n	800a9f2 <_printf_i+0x23a>
 800a9ca:	68e0      	ldr	r0, [r4, #12]
 800a9cc:	9b03      	ldr	r3, [sp, #12]
 800a9ce:	4298      	cmp	r0, r3
 800a9d0:	bfb8      	it	lt
 800a9d2:	4618      	movlt	r0, r3
 800a9d4:	e7a4      	b.n	800a920 <_printf_i+0x168>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	4632      	mov	r2, r6
 800a9da:	4649      	mov	r1, r9
 800a9dc:	4640      	mov	r0, r8
 800a9de:	47d0      	blx	sl
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	d09b      	beq.n	800a91c <_printf_i+0x164>
 800a9e4:	3501      	adds	r5, #1
 800a9e6:	68e3      	ldr	r3, [r4, #12]
 800a9e8:	9903      	ldr	r1, [sp, #12]
 800a9ea:	1a5b      	subs	r3, r3, r1
 800a9ec:	42ab      	cmp	r3, r5
 800a9ee:	dcf2      	bgt.n	800a9d6 <_printf_i+0x21e>
 800a9f0:	e7eb      	b.n	800a9ca <_printf_i+0x212>
 800a9f2:	2500      	movs	r5, #0
 800a9f4:	f104 0619 	add.w	r6, r4, #25
 800a9f8:	e7f5      	b.n	800a9e6 <_printf_i+0x22e>
 800a9fa:	bf00      	nop
 800a9fc:	0800ae2d 	.word	0x0800ae2d
 800aa00:	0800ae3e 	.word	0x0800ae3e

0800aa04 <memcpy>:
 800aa04:	440a      	add	r2, r1
 800aa06:	4291      	cmp	r1, r2
 800aa08:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa0c:	d100      	bne.n	800aa10 <memcpy+0xc>
 800aa0e:	4770      	bx	lr
 800aa10:	b510      	push	{r4, lr}
 800aa12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa1a:	4291      	cmp	r1, r2
 800aa1c:	d1f9      	bne.n	800aa12 <memcpy+0xe>
 800aa1e:	bd10      	pop	{r4, pc}

0800aa20 <memmove>:
 800aa20:	4288      	cmp	r0, r1
 800aa22:	b510      	push	{r4, lr}
 800aa24:	eb01 0402 	add.w	r4, r1, r2
 800aa28:	d902      	bls.n	800aa30 <memmove+0x10>
 800aa2a:	4284      	cmp	r4, r0
 800aa2c:	4623      	mov	r3, r4
 800aa2e:	d807      	bhi.n	800aa40 <memmove+0x20>
 800aa30:	1e43      	subs	r3, r0, #1
 800aa32:	42a1      	cmp	r1, r4
 800aa34:	d008      	beq.n	800aa48 <memmove+0x28>
 800aa36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa3e:	e7f8      	b.n	800aa32 <memmove+0x12>
 800aa40:	4402      	add	r2, r0
 800aa42:	4601      	mov	r1, r0
 800aa44:	428a      	cmp	r2, r1
 800aa46:	d100      	bne.n	800aa4a <memmove+0x2a>
 800aa48:	bd10      	pop	{r4, pc}
 800aa4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa52:	e7f7      	b.n	800aa44 <memmove+0x24>

0800aa54 <_free_r>:
 800aa54:	b538      	push	{r3, r4, r5, lr}
 800aa56:	4605      	mov	r5, r0
 800aa58:	2900      	cmp	r1, #0
 800aa5a:	d041      	beq.n	800aae0 <_free_r+0x8c>
 800aa5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa60:	1f0c      	subs	r4, r1, #4
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	bfb8      	it	lt
 800aa66:	18e4      	addlt	r4, r4, r3
 800aa68:	f000 f912 	bl	800ac90 <__malloc_lock>
 800aa6c:	4a1d      	ldr	r2, [pc, #116]	; (800aae4 <_free_r+0x90>)
 800aa6e:	6813      	ldr	r3, [r2, #0]
 800aa70:	b933      	cbnz	r3, 800aa80 <_free_r+0x2c>
 800aa72:	6063      	str	r3, [r4, #4]
 800aa74:	6014      	str	r4, [r2, #0]
 800aa76:	4628      	mov	r0, r5
 800aa78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa7c:	f000 b90e 	b.w	800ac9c <__malloc_unlock>
 800aa80:	42a3      	cmp	r3, r4
 800aa82:	d908      	bls.n	800aa96 <_free_r+0x42>
 800aa84:	6820      	ldr	r0, [r4, #0]
 800aa86:	1821      	adds	r1, r4, r0
 800aa88:	428b      	cmp	r3, r1
 800aa8a:	bf01      	itttt	eq
 800aa8c:	6819      	ldreq	r1, [r3, #0]
 800aa8e:	685b      	ldreq	r3, [r3, #4]
 800aa90:	1809      	addeq	r1, r1, r0
 800aa92:	6021      	streq	r1, [r4, #0]
 800aa94:	e7ed      	b.n	800aa72 <_free_r+0x1e>
 800aa96:	461a      	mov	r2, r3
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	b10b      	cbz	r3, 800aaa0 <_free_r+0x4c>
 800aa9c:	42a3      	cmp	r3, r4
 800aa9e:	d9fa      	bls.n	800aa96 <_free_r+0x42>
 800aaa0:	6811      	ldr	r1, [r2, #0]
 800aaa2:	1850      	adds	r0, r2, r1
 800aaa4:	42a0      	cmp	r0, r4
 800aaa6:	d10b      	bne.n	800aac0 <_free_r+0x6c>
 800aaa8:	6820      	ldr	r0, [r4, #0]
 800aaaa:	4401      	add	r1, r0
 800aaac:	1850      	adds	r0, r2, r1
 800aaae:	4283      	cmp	r3, r0
 800aab0:	6011      	str	r1, [r2, #0]
 800aab2:	d1e0      	bne.n	800aa76 <_free_r+0x22>
 800aab4:	6818      	ldr	r0, [r3, #0]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	6053      	str	r3, [r2, #4]
 800aaba:	4401      	add	r1, r0
 800aabc:	6011      	str	r1, [r2, #0]
 800aabe:	e7da      	b.n	800aa76 <_free_r+0x22>
 800aac0:	d902      	bls.n	800aac8 <_free_r+0x74>
 800aac2:	230c      	movs	r3, #12
 800aac4:	602b      	str	r3, [r5, #0]
 800aac6:	e7d6      	b.n	800aa76 <_free_r+0x22>
 800aac8:	6820      	ldr	r0, [r4, #0]
 800aaca:	1821      	adds	r1, r4, r0
 800aacc:	428b      	cmp	r3, r1
 800aace:	bf04      	itt	eq
 800aad0:	6819      	ldreq	r1, [r3, #0]
 800aad2:	685b      	ldreq	r3, [r3, #4]
 800aad4:	6063      	str	r3, [r4, #4]
 800aad6:	bf04      	itt	eq
 800aad8:	1809      	addeq	r1, r1, r0
 800aada:	6021      	streq	r1, [r4, #0]
 800aadc:	6054      	str	r4, [r2, #4]
 800aade:	e7ca      	b.n	800aa76 <_free_r+0x22>
 800aae0:	bd38      	pop	{r3, r4, r5, pc}
 800aae2:	bf00      	nop
 800aae4:	20002728 	.word	0x20002728

0800aae8 <sbrk_aligned>:
 800aae8:	b570      	push	{r4, r5, r6, lr}
 800aaea:	4e0e      	ldr	r6, [pc, #56]	; (800ab24 <sbrk_aligned+0x3c>)
 800aaec:	460c      	mov	r4, r1
 800aaee:	6831      	ldr	r1, [r6, #0]
 800aaf0:	4605      	mov	r5, r0
 800aaf2:	b911      	cbnz	r1, 800aafa <sbrk_aligned+0x12>
 800aaf4:	f000 f8bc 	bl	800ac70 <_sbrk_r>
 800aaf8:	6030      	str	r0, [r6, #0]
 800aafa:	4621      	mov	r1, r4
 800aafc:	4628      	mov	r0, r5
 800aafe:	f000 f8b7 	bl	800ac70 <_sbrk_r>
 800ab02:	1c43      	adds	r3, r0, #1
 800ab04:	d00a      	beq.n	800ab1c <sbrk_aligned+0x34>
 800ab06:	1cc4      	adds	r4, r0, #3
 800ab08:	f024 0403 	bic.w	r4, r4, #3
 800ab0c:	42a0      	cmp	r0, r4
 800ab0e:	d007      	beq.n	800ab20 <sbrk_aligned+0x38>
 800ab10:	1a21      	subs	r1, r4, r0
 800ab12:	4628      	mov	r0, r5
 800ab14:	f000 f8ac 	bl	800ac70 <_sbrk_r>
 800ab18:	3001      	adds	r0, #1
 800ab1a:	d101      	bne.n	800ab20 <sbrk_aligned+0x38>
 800ab1c:	f04f 34ff 	mov.w	r4, #4294967295
 800ab20:	4620      	mov	r0, r4
 800ab22:	bd70      	pop	{r4, r5, r6, pc}
 800ab24:	2000272c 	.word	0x2000272c

0800ab28 <_malloc_r>:
 800ab28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab2c:	1ccd      	adds	r5, r1, #3
 800ab2e:	f025 0503 	bic.w	r5, r5, #3
 800ab32:	3508      	adds	r5, #8
 800ab34:	2d0c      	cmp	r5, #12
 800ab36:	bf38      	it	cc
 800ab38:	250c      	movcc	r5, #12
 800ab3a:	2d00      	cmp	r5, #0
 800ab3c:	4607      	mov	r7, r0
 800ab3e:	db01      	blt.n	800ab44 <_malloc_r+0x1c>
 800ab40:	42a9      	cmp	r1, r5
 800ab42:	d905      	bls.n	800ab50 <_malloc_r+0x28>
 800ab44:	230c      	movs	r3, #12
 800ab46:	603b      	str	r3, [r7, #0]
 800ab48:	2600      	movs	r6, #0
 800ab4a:	4630      	mov	r0, r6
 800ab4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab50:	4e2e      	ldr	r6, [pc, #184]	; (800ac0c <_malloc_r+0xe4>)
 800ab52:	f000 f89d 	bl	800ac90 <__malloc_lock>
 800ab56:	6833      	ldr	r3, [r6, #0]
 800ab58:	461c      	mov	r4, r3
 800ab5a:	bb34      	cbnz	r4, 800abaa <_malloc_r+0x82>
 800ab5c:	4629      	mov	r1, r5
 800ab5e:	4638      	mov	r0, r7
 800ab60:	f7ff ffc2 	bl	800aae8 <sbrk_aligned>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	4604      	mov	r4, r0
 800ab68:	d14d      	bne.n	800ac06 <_malloc_r+0xde>
 800ab6a:	6834      	ldr	r4, [r6, #0]
 800ab6c:	4626      	mov	r6, r4
 800ab6e:	2e00      	cmp	r6, #0
 800ab70:	d140      	bne.n	800abf4 <_malloc_r+0xcc>
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	4631      	mov	r1, r6
 800ab76:	4638      	mov	r0, r7
 800ab78:	eb04 0803 	add.w	r8, r4, r3
 800ab7c:	f000 f878 	bl	800ac70 <_sbrk_r>
 800ab80:	4580      	cmp	r8, r0
 800ab82:	d13a      	bne.n	800abfa <_malloc_r+0xd2>
 800ab84:	6821      	ldr	r1, [r4, #0]
 800ab86:	3503      	adds	r5, #3
 800ab88:	1a6d      	subs	r5, r5, r1
 800ab8a:	f025 0503 	bic.w	r5, r5, #3
 800ab8e:	3508      	adds	r5, #8
 800ab90:	2d0c      	cmp	r5, #12
 800ab92:	bf38      	it	cc
 800ab94:	250c      	movcc	r5, #12
 800ab96:	4629      	mov	r1, r5
 800ab98:	4638      	mov	r0, r7
 800ab9a:	f7ff ffa5 	bl	800aae8 <sbrk_aligned>
 800ab9e:	3001      	adds	r0, #1
 800aba0:	d02b      	beq.n	800abfa <_malloc_r+0xd2>
 800aba2:	6823      	ldr	r3, [r4, #0]
 800aba4:	442b      	add	r3, r5
 800aba6:	6023      	str	r3, [r4, #0]
 800aba8:	e00e      	b.n	800abc8 <_malloc_r+0xa0>
 800abaa:	6822      	ldr	r2, [r4, #0]
 800abac:	1b52      	subs	r2, r2, r5
 800abae:	d41e      	bmi.n	800abee <_malloc_r+0xc6>
 800abb0:	2a0b      	cmp	r2, #11
 800abb2:	d916      	bls.n	800abe2 <_malloc_r+0xba>
 800abb4:	1961      	adds	r1, r4, r5
 800abb6:	42a3      	cmp	r3, r4
 800abb8:	6025      	str	r5, [r4, #0]
 800abba:	bf18      	it	ne
 800abbc:	6059      	strne	r1, [r3, #4]
 800abbe:	6863      	ldr	r3, [r4, #4]
 800abc0:	bf08      	it	eq
 800abc2:	6031      	streq	r1, [r6, #0]
 800abc4:	5162      	str	r2, [r4, r5]
 800abc6:	604b      	str	r3, [r1, #4]
 800abc8:	4638      	mov	r0, r7
 800abca:	f104 060b 	add.w	r6, r4, #11
 800abce:	f000 f865 	bl	800ac9c <__malloc_unlock>
 800abd2:	f026 0607 	bic.w	r6, r6, #7
 800abd6:	1d23      	adds	r3, r4, #4
 800abd8:	1af2      	subs	r2, r6, r3
 800abda:	d0b6      	beq.n	800ab4a <_malloc_r+0x22>
 800abdc:	1b9b      	subs	r3, r3, r6
 800abde:	50a3      	str	r3, [r4, r2]
 800abe0:	e7b3      	b.n	800ab4a <_malloc_r+0x22>
 800abe2:	6862      	ldr	r2, [r4, #4]
 800abe4:	42a3      	cmp	r3, r4
 800abe6:	bf0c      	ite	eq
 800abe8:	6032      	streq	r2, [r6, #0]
 800abea:	605a      	strne	r2, [r3, #4]
 800abec:	e7ec      	b.n	800abc8 <_malloc_r+0xa0>
 800abee:	4623      	mov	r3, r4
 800abf0:	6864      	ldr	r4, [r4, #4]
 800abf2:	e7b2      	b.n	800ab5a <_malloc_r+0x32>
 800abf4:	4634      	mov	r4, r6
 800abf6:	6876      	ldr	r6, [r6, #4]
 800abf8:	e7b9      	b.n	800ab6e <_malloc_r+0x46>
 800abfa:	230c      	movs	r3, #12
 800abfc:	603b      	str	r3, [r7, #0]
 800abfe:	4638      	mov	r0, r7
 800ac00:	f000 f84c 	bl	800ac9c <__malloc_unlock>
 800ac04:	e7a1      	b.n	800ab4a <_malloc_r+0x22>
 800ac06:	6025      	str	r5, [r4, #0]
 800ac08:	e7de      	b.n	800abc8 <_malloc_r+0xa0>
 800ac0a:	bf00      	nop
 800ac0c:	20002728 	.word	0x20002728

0800ac10 <_realloc_r>:
 800ac10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac14:	4680      	mov	r8, r0
 800ac16:	4614      	mov	r4, r2
 800ac18:	460e      	mov	r6, r1
 800ac1a:	b921      	cbnz	r1, 800ac26 <_realloc_r+0x16>
 800ac1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac20:	4611      	mov	r1, r2
 800ac22:	f7ff bf81 	b.w	800ab28 <_malloc_r>
 800ac26:	b92a      	cbnz	r2, 800ac34 <_realloc_r+0x24>
 800ac28:	f7ff ff14 	bl	800aa54 <_free_r>
 800ac2c:	4625      	mov	r5, r4
 800ac2e:	4628      	mov	r0, r5
 800ac30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac34:	f000 f838 	bl	800aca8 <_malloc_usable_size_r>
 800ac38:	4284      	cmp	r4, r0
 800ac3a:	4607      	mov	r7, r0
 800ac3c:	d802      	bhi.n	800ac44 <_realloc_r+0x34>
 800ac3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ac42:	d812      	bhi.n	800ac6a <_realloc_r+0x5a>
 800ac44:	4621      	mov	r1, r4
 800ac46:	4640      	mov	r0, r8
 800ac48:	f7ff ff6e 	bl	800ab28 <_malloc_r>
 800ac4c:	4605      	mov	r5, r0
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	d0ed      	beq.n	800ac2e <_realloc_r+0x1e>
 800ac52:	42bc      	cmp	r4, r7
 800ac54:	4622      	mov	r2, r4
 800ac56:	4631      	mov	r1, r6
 800ac58:	bf28      	it	cs
 800ac5a:	463a      	movcs	r2, r7
 800ac5c:	f7ff fed2 	bl	800aa04 <memcpy>
 800ac60:	4631      	mov	r1, r6
 800ac62:	4640      	mov	r0, r8
 800ac64:	f7ff fef6 	bl	800aa54 <_free_r>
 800ac68:	e7e1      	b.n	800ac2e <_realloc_r+0x1e>
 800ac6a:	4635      	mov	r5, r6
 800ac6c:	e7df      	b.n	800ac2e <_realloc_r+0x1e>
	...

0800ac70 <_sbrk_r>:
 800ac70:	b538      	push	{r3, r4, r5, lr}
 800ac72:	4d06      	ldr	r5, [pc, #24]	; (800ac8c <_sbrk_r+0x1c>)
 800ac74:	2300      	movs	r3, #0
 800ac76:	4604      	mov	r4, r0
 800ac78:	4608      	mov	r0, r1
 800ac7a:	602b      	str	r3, [r5, #0]
 800ac7c:	f7f5 feb2 	bl	80009e4 <_sbrk>
 800ac80:	1c43      	adds	r3, r0, #1
 800ac82:	d102      	bne.n	800ac8a <_sbrk_r+0x1a>
 800ac84:	682b      	ldr	r3, [r5, #0]
 800ac86:	b103      	cbz	r3, 800ac8a <_sbrk_r+0x1a>
 800ac88:	6023      	str	r3, [r4, #0]
 800ac8a:	bd38      	pop	{r3, r4, r5, pc}
 800ac8c:	20002730 	.word	0x20002730

0800ac90 <__malloc_lock>:
 800ac90:	4801      	ldr	r0, [pc, #4]	; (800ac98 <__malloc_lock+0x8>)
 800ac92:	f000 b811 	b.w	800acb8 <__retarget_lock_acquire_recursive>
 800ac96:	bf00      	nop
 800ac98:	20002734 	.word	0x20002734

0800ac9c <__malloc_unlock>:
 800ac9c:	4801      	ldr	r0, [pc, #4]	; (800aca4 <__malloc_unlock+0x8>)
 800ac9e:	f000 b80c 	b.w	800acba <__retarget_lock_release_recursive>
 800aca2:	bf00      	nop
 800aca4:	20002734 	.word	0x20002734

0800aca8 <_malloc_usable_size_r>:
 800aca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acac:	1f18      	subs	r0, r3, #4
 800acae:	2b00      	cmp	r3, #0
 800acb0:	bfbc      	itt	lt
 800acb2:	580b      	ldrlt	r3, [r1, r0]
 800acb4:	18c0      	addlt	r0, r0, r3
 800acb6:	4770      	bx	lr

0800acb8 <__retarget_lock_acquire_recursive>:
 800acb8:	4770      	bx	lr

0800acba <__retarget_lock_release_recursive>:
 800acba:	4770      	bx	lr

0800acbc <_init>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	bf00      	nop
 800acc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acc2:	bc08      	pop	{r3}
 800acc4:	469e      	mov	lr, r3
 800acc6:	4770      	bx	lr

0800acc8 <_fini>:
 800acc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acca:	bf00      	nop
 800accc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acce:	bc08      	pop	{r3}
 800acd0:	469e      	mov	lr, r3
 800acd2:	4770      	bx	lr
