{"hierarchy":{"top_level":4,"1":{"insts":{"R0":3,"M0":2}},"4":{"insts":{"C0":7,"V1":6,"I0":1,"V0":5}}},"modelMap":{"inv_hv":[1],"rpp1k1_3":[3],"vsource":[6,5],"capacitor":[7],"nedia":[2]},"cellviews":[["INV_HV","inv_hv","schematic"],["PRIMLIB","nedia","spectre"],["PRIMLIB","rpp1k1_3","spectre"],["INV_HV","inv_hv_tb","schematic"],["analogLib","vdc","spectre"],["analogLib","vpulse","spectre"],["analogLib","cap","spectre"]]}
