
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15556 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 467.352 ; gain = 99.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:28]
INFO: [Synth 8-3491] module 'hex_display' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/hex_display.vhd:6' bound to instance 'hex_d' of component 'hex_display' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:86]
INFO: [Synth 8-638] synthesizing module 'hex_display' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/hex_display.vhd:15]
WARNING: [Synth 8-614] signal 'an_b' is read in the process but is not in the sensitivity list [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/hex_display.vhd:33]
WARNING: [Synth 8-614] signal 'num' is read in the process but is not in the sensitivity list [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/hex_display.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'hex_display' (1#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/hex_display.vhd:15]
INFO: [Synth 8-3491] module 'negater' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/negater.vhd:34' bound to instance 'neg' of component 'negater' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:87]
INFO: [Synth 8-638] synthesizing module 'negater' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/negater.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'negater' (2#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/negater.vhd:41]
INFO: [Synth 8-3491] module 'ripple_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:4' bound to instance 'ripple' of component 'ripple_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:88]
INFO: [Synth 8-638] synthesizing module 'ripple_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:13]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder0' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:25]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (3#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:10]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder1' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:26]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder2' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:27]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder3' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:28]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder4' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:29]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder5' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:30]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder6' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:31]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/full_adder.vhd:3' bound to instance 'adder7' of component 'full_adder' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ripple_adder' (4#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/ripple_adder.vhd:13]
INFO: [Synth 8-3491] module 'kitt_clone' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/kitt_clone.vhd:5' bound to instance 'kitt' of component 'kitt_clone' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:89]
INFO: [Synth 8-638] synthesizing module 'kitt_clone' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/kitt_clone.vhd:13]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/pwm.vhd:13' bound to instance 'last' of component 'pwm' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/kitt_clone.vhd:28]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/pwm.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pwm' (5#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/pwm.vhd:21]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/pwm.vhd:13' bound to instance 'third' of component 'pwm' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/kitt_clone.vhd:29]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/pwm.vhd:13' bound to instance 'second' of component 'pwm' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/kitt_clone.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'kitt_clone' (6#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/kitt_clone.vhd:13]
INFO: [Synth 8-3491] module 'vga_display' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/vga_display.vhd:27' bound to instance 'vga' of component 'vga_display' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:90]
INFO: [Synth 8-638] synthesizing module 'vga_display' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/vga_display.vhd:39]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/vga_display.vhd:41]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/vga_display.vhd:41]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.runs/synth_1/.Xil/Vivado-13024-HONS47/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'pixel_clock' of component 'clk_wiz_0' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/vga_display.vhd:58]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.runs/synth_1/.Xil/Vivado-13024-HONS47/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'vga_display' (7#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/vga_display.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top_level' (8#1) [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/new/top_level.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 523.961 ; gain = 155.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 523.961 ; gain = 155.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 523.961 ; gain = 155.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga/pixel_clock'
Finished Parsing XDC File [c:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vga/pixel_clock'
Parsing XDC File [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/constrs_1/new/pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/constrs_1/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.793 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 857.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.793 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 857.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 857.793 ; gain = 489.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 857.793 ; gain = 489.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock. (constraint file  c:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock. (constraint file  c:/Users/g16h0473/Desktop/g16h0473/g16h0473.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for vga/pixel_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 857.793 ; gain = 489.723
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "lead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "red" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_vsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b_vsync" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 857.793 ; gain = 489.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	  48 Input      3 Bit        Muxes := 10    
	  64 Input      3 Bit        Muxes := 1     
	  48 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
	  48 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module hex_display 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
Module negater 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module kitt_clone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module vga_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	  48 Input      3 Bit        Muxes := 10    
	  64 Input      3 Bit        Muxes := 1     
	  48 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	  48 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitt/dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "kitt/lead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/red" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/b_vsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/b_vsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/b_hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/b_hsync" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design top_level has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design top_level has port an[2] driven by constant 1
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[0]' (FDRE) to 'vga/blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[1]' (FDRE) to 'vga/blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/blue_reg[2]' (FDRE) to 'vga/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[0]' (FDRE) to 'vga/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[1]' (FDRE) to 'vga/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/green_reg[2]' (FDRE) to 'vga/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[0]' (FDRE) to 'vga/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[1]' (FDRE) to 'vga/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/red_reg[2]' (FDRE) to 'vga/red_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 857.793 ; gain = 489.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'vga/pixel_clock/clk_out1' to pin 'vga/pixel_clock/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 857.793 ; gain = 489.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 919.742 ; gain = 551.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga/pixel_clock  has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    14|
|3     |LUT1             |    12|
|4     |LUT2             |    24|
|5     |LUT3             |    43|
|6     |LUT4             |    45|
|7     |LUT5             |    65|
|8     |LUT6             |   171|
|9     |MUXF7            |    11|
|10    |FDRE             |   173|
|11    |IBUF             |    17|
|12    |OBUF             |    41|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |   618|
|2     |  hex_d    |hex_display |    42|
|3     |  kitt     |kitt_clone  |   306|
|4     |    last   |pwm         |    64|
|5     |    second |pwm_0       |    71|
|6     |    third  |pwm_1       |    59|
|7     |  vga      |vga_display |   187|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 928.773 ; gain = 226.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 928.773 ; gain = 560.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 928.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 928.773 ; gain = 572.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 928.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/g16h0473/Desktop/g16h0473/g16h0473.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 10:55:36 2019...
