// foo instantiates a bar

module foo (
  input wire clk,
  input wire reset_n );

/**AUTONET**/
/*PPSTART*/
wire [`AXI_ADDR_WORD] axi_araddr;
wire [`AXI_ID_WORD] axi_arid;
wire [`AXI_LEN_WORD] axi_arlen;
reg  axi_arready;
wire  axi_arvalid;
reg [`AXI_DATA256_WORD] axi_rdata;
reg [`AXI_ID_WORD] axi_rid;
reg  axi_rlast;
wire  axi_rready;
reg [`AXI_RESP_WORD] axi_rresp;
reg  axi_rvalid;
reg  bum_buffer_overflow;
reg [`HARD2PARSE_STATUS__WRITE_POINTER_WIDTH-1:0] bum_write_pointer;
reg  bum_write_pointer_valid;
reg [`HARD2PARSE_COMMAND_WORD] control_input;
wire [`HARD2PARSE_STATUS_WORD] control_output;
wire [15:0] data_to_foobar;
wire  data_to_foobar_valid;
reg  foobar_clear_to_send;
wire  foobar_ready_to_send;
reg [31:0] in32;
word_t in_word;
wire [31:0] out32;
reg [`HARD2PARSE_COMMAND__SLOT_WIDTH-1:0] slot;
/*PPSTOP*/


/**INST bar.v u_bar**/
/*PPSTART*/
bar u_bar (
  .in_word (in_word),
  .clk (clk),
  .reset_n (reset_n),
  .in32 (in32),
  .out32 (out32)
);
/*PPSTOP*/

/**INST hard2parse.v u_hard2parse**/
/*PPSTART*/
hard2parse u_hard2parse (
  .clk (clk),
  .reset_n (reset_n),
  .slot (slot),
  .control_input (control_input),
  .control_output (control_output),
  .foobar_ready_to_send (foobar_ready_to_send),
  .foobar_clear_to_send (foobar_clear_to_send),
  .data_to_foobar (data_to_foobar),
  .data_to_foobar_valid (data_to_foobar_valid),
  .axi_arid (axi_arid),
  .axi_arready (axi_arready),
  .axi_araddr (axi_araddr),
  .axi_arlen (axi_arlen),
  .axi_arvalid (axi_arvalid),
  .axi_rid (axi_rid),
  .axi_rresp (axi_rresp),
  .axi_rvalid (axi_rvalid),
  .axi_rdata (axi_rdata),
  .axi_rlast (axi_rlast),
  .axi_rready (axi_rready),
  .bum_buffer_overflow (bum_buffer_overflow),
  .bum_write_pointer_valid (bum_write_pointer_valid),
  .bum_write_pointer (bum_write_pointer)
);
/*PPSTOP*/


endmodule
