//
//Written by GowinSynthesis
//Tool Version "V1.9.9"
//Thu May 15 01:15:49 2025

//Source file index table:
//file0 "\/home/fabian/Documents/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v"
//file1 "\/home/fabian/Documents/litex_demo/build/sipeed_tang_nano_9k/gateware/sipeed_tang_nano_9k.v"
`timescale 100 ps/100 ps
module InstructionCache (
  main_crg_clkout,
  iBus_cmd_ready,
  n8216_5,
  IBusCachedPlugin_iBusRsp_stages_2_input_ready,
  _zz_iBus_rsp_valid,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1,
  n18009_7,
  CsrPlugin_pipelineLiberator_pcValids_1_7,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid,
  when_IBusCachedPlugin_l256_7,
  iBusWishbone_DAT_MISO_regNext,
  IBusCachedPlugin_fetchPc_pc,
  IBusCachedPlugin_fetchPc_pcReg,
  _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload,
  lineLoader_cmdSent,
  _zz_when_InstructionCache_l342,
  decodeStage_hit_valid,
  lineLoader_write_tag_0_valid_5,
  lineLoader_flushPending_9,
  lineLoader_valid,
  lineLoader_flushPending,
  lineLoader_address,
  IBusCachedPlugin_cache_io_cpu_decode_data,
  lineLoader_flushCounter,
  IBusCachedPlugin_cache_io_cpu_fetch_data
)
;
input main_crg_clkout;
input iBus_cmd_ready;
input n8216_5;
input IBusCachedPlugin_iBusRsp_stages_2_input_ready;
input _zz_iBus_rsp_valid;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
input n18009_7;
input CsrPlugin_pipelineLiberator_pcValids_1_7;
input _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
input when_IBusCachedPlugin_l256_7;
input [31:0] iBusWishbone_DAT_MISO_regNext;
input [11:2] IBusCachedPlugin_fetchPc_pc;
input [31:12] IBusCachedPlugin_fetchPc_pcReg;
input [31:5] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
output lineLoader_cmdSent;
output _zz_when_InstructionCache_l342;
output decodeStage_hit_valid;
output lineLoader_write_tag_0_valid_5;
output lineLoader_flushPending_9;
output lineLoader_valid;
output lineLoader_flushPending;
output [31:5] lineLoader_address;
output [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
output [7:7] lineLoader_flushCounter;
output [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire when_InstructionCache_l351;
wire lineLoader_write_tag_0_valid;
wire n702_3;
wire n703_3;
wire n704_4;
wire n1144_3;
wire lineLoader_flushPending_10;
wire n747_5;
wire n746_5;
wire n745_5;
wire n744_5;
wire n743_5;
wire n742_5;
wire n741_5;
wire n740_5;
wire n739_5;
wire n738_5;
wire n737_5;
wire n736_5;
wire n735_5;
wire n734_5;
wire n733_5;
wire n732_5;
wire n731_5;
wire n730_5;
wire n729_5;
wire n728_5;
wire n727_5;
wire n726_5;
wire n725_5;
wire n724_5;
wire n723_5;
wire n722_5;
wire n721_5;
wire n761_8;
wire n693_11;
wire fetchStage_hit_hits_0;
wire n760_1;
wire n760_2;
wire n759_1;
wire n759_2;
wire n758_1;
wire n758_2;
wire n757_1;
wire n757_2;
wire n756_1;
wire n756_2;
wire n755_1;
wire n755_2;
wire n754_1;
wire n754_0_COUT;
wire n457_1_SUM;
wire n457_3;
wire n458_1_SUM;
wire n458_3;
wire n459_1_SUM;
wire n459_3;
wire n460_1_SUM;
wire n460_3;
wire n461_1_SUM;
wire n461_3;
wire n462_1_SUM;
wire n462_3;
wire n463_1_SUM;
wire n463_3;
wire n464_1_SUM;
wire n464_3;
wire n465_1_SUM;
wire n465_3;
wire n466_1_SUM;
wire n466_3;
wire n467_1_SUM;
wire n467_3;
wire n468_1_SUM;
wire n468_3;
wire n469_1_SUM;
wire n469_3;
wire n470_1_SUM;
wire n470_3;
wire n471_1_SUM;
wire n471_3;
wire n472_1_SUM;
wire n472_3;
wire n473_1_SUM;
wire n473_3;
wire n474_1_SUM;
wire n474_3;
wire n475_1_SUM;
wire n475_3;
wire lineLoader_flushCounter_6_9;
wire [6:0] lineLoader_write_tag_0_payload_address;
wire [2:0] lineLoader_wordIndex;
wire [6:0] lineLoader_flushCounter_0;
wire [31:0] IBusCachedPlugin_cache_io_cpu_fetch_data_0;
wire [21:0] _zz_ways_0_tags_port1;
wire [31:16] DO;
wire [31:16] DO_0;
wire [31:21] DO_1;
wire VCC;
wire GND;
  LUT3 when_InstructionCache_l351_s0 (
    .F(when_InstructionCache_l351),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I1(lineLoader_valid),
    .I2(lineLoader_flushPending) 
);
defparam when_InstructionCache_l351_s0.INIT=8'h10;
  LUT2 lineLoader_write_tag_0_valid_s1 (
    .F(lineLoader_write_tag_0_valid),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_valid_s1.INIT=4'hB;
  LUT3 lineLoader_write_tag_0_payload_address_6_s2 (
    .F(lineLoader_write_tag_0_payload_address[6]),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(lineLoader_address[11]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_6_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_5_s2 (
    .F(lineLoader_write_tag_0_payload_address[5]),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(lineLoader_address[10]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_5_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_4_s2 (
    .F(lineLoader_write_tag_0_payload_address[4]),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(lineLoader_address[9]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_4_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_3_s2 (
    .F(lineLoader_write_tag_0_payload_address[3]),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(lineLoader_address[8]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_3_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_2_s2 (
    .F(lineLoader_write_tag_0_payload_address[2]),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(lineLoader_address[7]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_2_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_1_s2 (
    .F(lineLoader_write_tag_0_payload_address[1]),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_address[6]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_1_s2.INIT=8'hCA;
  LUT3 lineLoader_write_tag_0_payload_address_0_s2 (
    .F(lineLoader_write_tag_0_payload_address[0]),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_address[5]),
    .I2(lineLoader_flushCounter[7]) 
);
defparam lineLoader_write_tag_0_payload_address_0_s2.INIT=8'hCA;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(_zz_iBus_rsp_valid),
    .I3(lineLoader_wordIndex[2]) 
);
defparam n702_s0.INIT=16'h7F80;
  LUT3 n703_s0 (
    .F(n703_3),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid),
    .I2(lineLoader_wordIndex[1]) 
);
defparam n703_s0.INIT=8'h78;
  LUT2 n704_s1 (
    .F(n704_4),
    .I0(lineLoader_wordIndex[0]),
    .I1(_zz_iBus_rsp_valid) 
);
defparam n704_s1.INIT=4'h6;
  LUT2 n1144_s0 (
    .F(n1144_3),
    .I0(lineLoader_write_tag_0_valid_5),
    .I1(n18009_7) 
);
defparam n1144_s0.INIT=4'hB;
  LUT4 lineLoader_write_tag_0_valid_s2 (
    .F(lineLoader_write_tag_0_valid_5),
    .I0(lineLoader_wordIndex[0]),
    .I1(lineLoader_wordIndex[1]),
    .I2(lineLoader_wordIndex[2]),
    .I3(_zz_iBus_rsp_valid) 
);
defparam lineLoader_write_tag_0_valid_s2.INIT=16'h8000;
  LUT4 lineLoader_flushPending_s4 (
    .F(lineLoader_flushPending_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(lineLoader_flushPending_10),
    .I3(CsrPlugin_pipelineLiberator_pcValids_1_7) 
);
defparam lineLoader_flushPending_s4.INIT=16'h4000;
  LUT2 lineLoader_flushPending_s5 (
    .F(lineLoader_flushPending_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam lineLoader_flushPending_s5.INIT=4'h4;
  LUT4 n747_s1 (
    .F(n747_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(lineLoader_address[5]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n747_s1.INIT=16'hCACC;
  LUT4 n746_s1 (
    .F(n746_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(lineLoader_address[6]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n746_s1.INIT=16'hCACC;
  LUT4 n745_s1 (
    .F(n745_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(lineLoader_address[7]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n745_s1.INIT=16'hCACC;
  LUT4 n744_s1 (
    .F(n744_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(lineLoader_address[8]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n744_s1.INIT=16'hCACC;
  LUT4 n743_s1 (
    .F(n743_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(lineLoader_address[9]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n743_s1.INIT=16'hCACC;
  LUT4 n742_s1 (
    .F(n742_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(lineLoader_address[10]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n742_s1.INIT=16'hCACC;
  LUT4 n741_s1 (
    .F(n741_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(lineLoader_address[11]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n741_s1.INIT=16'hCACC;
  LUT4 n740_s1 (
    .F(n740_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(lineLoader_address[12]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n740_s1.INIT=16'hCACC;
  LUT4 n739_s1 (
    .F(n739_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(lineLoader_address[13]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n739_s1.INIT=16'hCACC;
  LUT4 n738_s1 (
    .F(n738_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(lineLoader_address[14]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n738_s1.INIT=16'hCACC;
  LUT4 n737_s1 (
    .F(n737_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(lineLoader_address[15]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n737_s1.INIT=16'hCACC;
  LUT4 n736_s1 (
    .F(n736_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(lineLoader_address[16]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n736_s1.INIT=16'hCACC;
  LUT4 n735_s1 (
    .F(n735_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(lineLoader_address[17]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n735_s1.INIT=16'hCACC;
  LUT4 n734_s1 (
    .F(n734_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(lineLoader_address[18]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n734_s1.INIT=16'hCACC;
  LUT4 n733_s1 (
    .F(n733_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(lineLoader_address[19]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n733_s1.INIT=16'hCACC;
  LUT4 n732_s1 (
    .F(n732_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(lineLoader_address[20]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n732_s1.INIT=16'hCACC;
  LUT4 n731_s1 (
    .F(n731_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(lineLoader_address[21]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n731_s1.INIT=16'hCACC;
  LUT4 n730_s1 (
    .F(n730_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(lineLoader_address[22]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n730_s1.INIT=16'hCACC;
  LUT4 n729_s1 (
    .F(n729_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(lineLoader_address[23]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n729_s1.INIT=16'hCACC;
  LUT4 n728_s1 (
    .F(n728_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(lineLoader_address[24]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n728_s1.INIT=16'hCACC;
  LUT4 n727_s1 (
    .F(n727_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(lineLoader_address[25]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n727_s1.INIT=16'hCACC;
  LUT4 n726_s1 (
    .F(n726_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(lineLoader_address[26]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n726_s1.INIT=16'hCACC;
  LUT4 n725_s1 (
    .F(n725_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(lineLoader_address[27]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n725_s1.INIT=16'hCACC;
  LUT4 n724_s1 (
    .F(n724_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(lineLoader_address[28]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n724_s1.INIT=16'hCACC;
  LUT4 n723_s1 (
    .F(n723_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(lineLoader_address[29]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n723_s1.INIT=16'hCACC;
  LUT4 n722_s1 (
    .F(n722_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(lineLoader_address[30]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n722_s1.INIT=16'hCACC;
  LUT4 n721_s1 (
    .F(n721_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(lineLoader_address[31]),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n721_s1.INIT=16'hCACC;
  LUT2 n761_s3 (
    .F(n761_8),
    .I0(lineLoader_flushCounter_0[0]),
    .I1(lineLoader_flushCounter[7]) 
);
defparam n761_s3.INIT=4'h9;
  LUT4 n693_s5 (
    .F(n693_11),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I3(lineLoader_flushPending_9) 
);
defparam n693_s5.INIT=16'hFBC8;
  LUT4 fetchStage_hit_hits_0_s1 (
    .F(fetchStage_hit_hits_0),
    .I0(_zz_ways_0_tags_port1[21]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I2(n475_3),
    .I3(_zz_ways_0_tags_port1[0]) 
);
defparam fetchStage_hit_hits_0_s1.INIT=16'h0900;
  DFFRE lineLoader_cmdSent_s0 (
    .Q(lineLoader_cmdSent),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(iBus_cmd_ready),
    .RESET(n1144_3) 
);
  DFFR lineLoader_wordIndex_2_s1 (
    .Q(lineLoader_wordIndex[2]),
    .D(n702_3),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR lineLoader_wordIndex_1_s1 (
    .Q(lineLoader_wordIndex[1]),
    .D(n703_3),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR lineLoader_wordIndex_0_s1 (
    .Q(lineLoader_wordIndex[0]),
    .D(n704_4),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFF lineLoader_address_31_s1 (
    .Q(lineLoader_address[31]),
    .D(n721_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_30_s1 (
    .Q(lineLoader_address[30]),
    .D(n722_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_29_s1 (
    .Q(lineLoader_address[29]),
    .D(n723_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_28_s1 (
    .Q(lineLoader_address[28]),
    .D(n724_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_27_s1 (
    .Q(lineLoader_address[27]),
    .D(n725_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_26_s1 (
    .Q(lineLoader_address[26]),
    .D(n726_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_25_s1 (
    .Q(lineLoader_address[25]),
    .D(n727_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_24_s1 (
    .Q(lineLoader_address[24]),
    .D(n728_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_23_s1 (
    .Q(lineLoader_address[23]),
    .D(n729_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_22_s1 (
    .Q(lineLoader_address[22]),
    .D(n730_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_21_s1 (
    .Q(lineLoader_address[21]),
    .D(n731_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_20_s1 (
    .Q(lineLoader_address[20]),
    .D(n732_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_19_s1 (
    .Q(lineLoader_address[19]),
    .D(n733_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_18_s1 (
    .Q(lineLoader_address[18]),
    .D(n734_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_17_s1 (
    .Q(lineLoader_address[17]),
    .D(n735_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_16_s1 (
    .Q(lineLoader_address[16]),
    .D(n736_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_15_s1 (
    .Q(lineLoader_address[15]),
    .D(n737_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_14_s1 (
    .Q(lineLoader_address[14]),
    .D(n738_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_13_s1 (
    .Q(lineLoader_address[13]),
    .D(n739_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_12_s1 (
    .Q(lineLoader_address[12]),
    .D(n740_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_11_s1 (
    .Q(lineLoader_address[11]),
    .D(n741_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_10_s1 (
    .Q(lineLoader_address[10]),
    .D(n742_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_9_s1 (
    .Q(lineLoader_address[9]),
    .D(n743_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_8_s1 (
    .Q(lineLoader_address[8]),
    .D(n744_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_7_s1 (
    .Q(lineLoader_address[7]),
    .D(n745_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_6_s1 (
    .Q(lineLoader_address[6]),
    .D(n746_5),
    .CLK(main_crg_clkout) 
);
  DFF lineLoader_address_5_s1 (
    .Q(lineLoader_address[5]),
    .D(n747_5),
    .CLK(main_crg_clkout) 
);
  DFFRE lineLoader_flushCounter_6_s0 (
    .Q(lineLoader_flushCounter_0[6]),
    .D(n755_1),
    .CLK(main_crg_clkout),
    .CE(lineLoader_flushCounter_6_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_5_s0 (
    .Q(lineLoader_flushCounter_0[5]),
    .D(n756_1),
    .CLK(main_crg_clkout),
    .CE(lineLoader_flushCounter_6_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_4_s0 (
    .Q(lineLoader_flushCounter_0[4]),
    .D(n757_1),
    .CLK(main_crg_clkout),
    .CE(lineLoader_flushCounter_6_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_3_s0 (
    .Q(lineLoader_flushCounter_0[3]),
    .D(n758_1),
    .CLK(main_crg_clkout),
    .CE(lineLoader_flushCounter_6_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_2_s0 (
    .Q(lineLoader_flushCounter_0[2]),
    .D(n759_1),
    .CLK(main_crg_clkout),
    .CE(lineLoader_flushCounter_6_9),
    .RESET(when_InstructionCache_l351) 
);
  DFFRE lineLoader_flushCounter_1_s0 (
    .Q(lineLoader_flushCounter_0[1]),
    .D(n760_1),
    .CLK(main_crg_clkout),
    .CE(lineLoader_flushCounter_6_9),
    .RESET(when_InstructionCache_l351) 
);
  DFF _zz_when_InstructionCache_l342_s0 (
    .Q(_zz_when_InstructionCache_l342),
    .D(lineLoader_flushCounter[7]),
    .CLK(main_crg_clkout) 
);
  DFFE io_cpu_fetch_data_regNextWhen_31_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[31]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_30_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[30]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_29_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[29]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_28_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[28]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_27_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[27]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_26_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[26]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_25_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[25]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_24_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_23_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_22_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_21_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_20_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_19_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_18_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_17_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_16_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_15_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_14_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[14]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_13_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[13]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_12_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[12]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_11_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[11]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_10_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[10]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_9_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[9]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_8_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[8]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_7_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[7]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_6_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[6]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_5_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[5]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_4_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[4]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_3_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[3]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_2_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[2]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_1_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[1]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE io_cpu_fetch_data_regNextWhen_0_s0 (
    .Q(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .D(IBusCachedPlugin_cache_io_cpu_fetch_data_0[0]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE decodeStage_hit_valid_s0 (
    .Q(decodeStage_hit_valid),
    .D(fetchStage_hit_hits_0),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE lineLoader_flushCounter_7_s1 (
    .Q(lineLoader_flushCounter[7]),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(n754_1),
    .RESET(when_InstructionCache_l351) 
);
defparam lineLoader_flushCounter_7_s1.INIT=1'b0;
  DFFR lineLoader_flushCounter_0_s2 (
    .Q(lineLoader_flushCounter_0[0]),
    .D(n761_8),
    .CLK(main_crg_clkout),
    .RESET(when_InstructionCache_l351) 
);
defparam lineLoader_flushCounter_0_s2.INIT=1'b0;
  DFFR lineLoader_valid_s5 (
    .Q(lineLoader_valid),
    .D(when_IBusCachedPlugin_l256_7),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
defparam lineLoader_valid_s5.INIT=1'b0;
  DFFS lineLoader_flushPending_s7 (
    .Q(lineLoader_flushPending),
    .D(n693_11),
    .CLK(main_crg_clkout),
    .SET(n8216_5) 
);
defparam lineLoader_flushPending_s7.INIT=1'b1;
  SDPB banks_0_banks_0_0_0_s (
    .DO({DO[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data[15],IBusCachedPlugin_cache_io_cpu_fetch_data_0[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(_zz_iBus_rsp_valid),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_0_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_0_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_0_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_0_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_0_s.BLK_SEL_1=3'b000;
  SDPB banks_0_banks_0_0_1_s (
    .DO({DO_0[31:16],IBusCachedPlugin_cache_io_cpu_fetch_data_0[31:25],IBusCachedPlugin_cache_io_cpu_fetch_data[24:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,iBusWishbone_DAT_MISO_regNext[31:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({lineLoader_address[11:5],lineLoader_wordIndex[2:0],GND,GND,VCC,VCC}),
    .ADB({IBusCachedPlugin_fetchPc_pc[11:2],GND,GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(_zz_iBus_rsp_valid),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_0=16;
defparam banks_0_banks_0_0_1_s.BIT_WIDTH_1=16;
defparam banks_0_banks_0_0_1_s.READ_MODE=1'b0;
defparam banks_0_banks_0_0_1_s.RESET_MODE="SYNC";
defparam banks_0_banks_0_0_1_s.BLK_SEL_0=3'b000;
defparam banks_0_banks_0_0_1_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_1[31:21],_zz_ways_0_tags_port1[21:2],_zz_ways_0_tags_port1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,lineLoader_address[31:12],lineLoader_flushCounter[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,lineLoader_write_tag_0_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,IBusCachedPlugin_fetchPc_pc[11:5],GND,GND,GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(lineLoader_write_tag_0_valid),
    .CEB(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n760_s (
    .SUM(n760_1),
    .COUT(n760_2),
    .I0(lineLoader_flushCounter_0[1]),
    .I1(lineLoader_flushCounter_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n760_s.ALU_MODE=0;
  ALU n759_s (
    .SUM(n759_1),
    .COUT(n759_2),
    .I0(lineLoader_flushCounter_0[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n760_2) 
);
defparam n759_s.ALU_MODE=0;
  ALU n758_s (
    .SUM(n758_1),
    .COUT(n758_2),
    .I0(lineLoader_flushCounter_0[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n759_2) 
);
defparam n758_s.ALU_MODE=0;
  ALU n757_s (
    .SUM(n757_1),
    .COUT(n757_2),
    .I0(lineLoader_flushCounter_0[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n758_2) 
);
defparam n757_s.ALU_MODE=0;
  ALU n756_s (
    .SUM(n756_1),
    .COUT(n756_2),
    .I0(lineLoader_flushCounter_0[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n757_2) 
);
defparam n756_s.ALU_MODE=0;
  ALU n755_s (
    .SUM(n755_1),
    .COUT(n755_2),
    .I0(lineLoader_flushCounter_0[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n756_2) 
);
defparam n755_s.ALU_MODE=0;
  ALU n754_s (
    .SUM(n754_1),
    .COUT(n754_0_COUT),
    .I0(lineLoader_flushCounter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n755_2) 
);
defparam n754_s.ALU_MODE=0;
  ALU n457_s0 (
    .SUM(n457_1_SUM),
    .COUT(n457_3),
    .I0(_zz_ways_0_tags_port1[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(GND),
    .CIN(GND) 
);
defparam n457_s0.ALU_MODE=3;
  ALU n458_s0 (
    .SUM(n458_1_SUM),
    .COUT(n458_3),
    .I0(_zz_ways_0_tags_port1[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[13]),
    .I3(GND),
    .CIN(n457_3) 
);
defparam n458_s0.ALU_MODE=3;
  ALU n459_s0 (
    .SUM(n459_1_SUM),
    .COUT(n459_3),
    .I0(_zz_ways_0_tags_port1[4]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I3(GND),
    .CIN(n458_3) 
);
defparam n459_s0.ALU_MODE=3;
  ALU n460_s0 (
    .SUM(n460_1_SUM),
    .COUT(n460_3),
    .I0(_zz_ways_0_tags_port1[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(GND),
    .CIN(n459_3) 
);
defparam n460_s0.ALU_MODE=3;
  ALU n461_s0 (
    .SUM(n461_1_SUM),
    .COUT(n461_3),
    .I0(_zz_ways_0_tags_port1[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(GND),
    .CIN(n460_3) 
);
defparam n461_s0.ALU_MODE=3;
  ALU n462_s0 (
    .SUM(n462_1_SUM),
    .COUT(n462_3),
    .I0(_zz_ways_0_tags_port1[7]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(GND),
    .CIN(n461_3) 
);
defparam n462_s0.ALU_MODE=3;
  ALU n463_s0 (
    .SUM(n463_1_SUM),
    .COUT(n463_3),
    .I0(_zz_ways_0_tags_port1[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I3(GND),
    .CIN(n462_3) 
);
defparam n463_s0.ALU_MODE=3;
  ALU n464_s0 (
    .SUM(n464_1_SUM),
    .COUT(n464_3),
    .I0(_zz_ways_0_tags_port1[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I3(GND),
    .CIN(n463_3) 
);
defparam n464_s0.ALU_MODE=3;
  ALU n465_s0 (
    .SUM(n465_1_SUM),
    .COUT(n465_3),
    .I0(_zz_ways_0_tags_port1[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(GND),
    .CIN(n464_3) 
);
defparam n465_s0.ALU_MODE=3;
  ALU n466_s0 (
    .SUM(n466_1_SUM),
    .COUT(n466_3),
    .I0(_zz_ways_0_tags_port1[11]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(GND),
    .CIN(n465_3) 
);
defparam n466_s0.ALU_MODE=3;
  ALU n467_s0 (
    .SUM(n467_1_SUM),
    .COUT(n467_3),
    .I0(_zz_ways_0_tags_port1[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(GND),
    .CIN(n466_3) 
);
defparam n467_s0.ALU_MODE=3;
  ALU n468_s0 (
    .SUM(n468_1_SUM),
    .COUT(n468_3),
    .I0(_zz_ways_0_tags_port1[13]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I3(GND),
    .CIN(n467_3) 
);
defparam n468_s0.ALU_MODE=3;
  ALU n469_s0 (
    .SUM(n469_1_SUM),
    .COUT(n469_3),
    .I0(_zz_ways_0_tags_port1[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I3(GND),
    .CIN(n468_3) 
);
defparam n469_s0.ALU_MODE=3;
  ALU n470_s0 (
    .SUM(n470_1_SUM),
    .COUT(n470_3),
    .I0(_zz_ways_0_tags_port1[15]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(GND),
    .CIN(n469_3) 
);
defparam n470_s0.ALU_MODE=3;
  ALU n471_s0 (
    .SUM(n471_1_SUM),
    .COUT(n471_3),
    .I0(_zz_ways_0_tags_port1[16]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[26]),
    .I3(GND),
    .CIN(n470_3) 
);
defparam n471_s0.ALU_MODE=3;
  ALU n472_s0 (
    .SUM(n472_1_SUM),
    .COUT(n472_3),
    .I0(_zz_ways_0_tags_port1[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I3(GND),
    .CIN(n471_3) 
);
defparam n472_s0.ALU_MODE=3;
  ALU n473_s0 (
    .SUM(n473_1_SUM),
    .COUT(n473_3),
    .I0(_zz_ways_0_tags_port1[18]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(GND),
    .CIN(n472_3) 
);
defparam n473_s0.ALU_MODE=3;
  ALU n474_s0 (
    .SUM(n474_1_SUM),
    .COUT(n474_3),
    .I0(_zz_ways_0_tags_port1[19]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I3(GND),
    .CIN(n473_3) 
);
defparam n474_s0.ALU_MODE=3;
  ALU n475_s0 (
    .SUM(n475_1_SUM),
    .COUT(n475_3),
    .I0(_zz_ways_0_tags_port1[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(GND),
    .CIN(n474_3) 
);
defparam n475_s0.ALU_MODE=3;
  INV lineLoader_flushCounter_6_s4 (
    .O(lineLoader_flushCounter_6_9),
    .I(lineLoader_flushCounter[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* InstructionCache */
module DataCache (
  main_crg_clkout,
  n19216_4,
  execute_to_memory_MEMORY_WR,
  memory_to_writeBack_INSTRUCTION_29_8,
  n8216_5,
  execute_arbitration_isValid,
  decode_to_execute_MEMORY_ENABLE,
  toplevel_dataCache_1_io_mem_cmd_rValidN,
  n18009_7,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6,
  _zz_execute_SRC1_0_10,
  decode_to_execute_SRC2_FORCE_ZERO,
  _zz_decode_RS2_2_30_4,
  _zz_dBus_rsp_valid,
  decode_to_execute_MEMORY_MANAGMENT,
  _zz_execute_SRC1_1_9,
  execute_to_memory_MEMORY_ENABLE,
  memory_arbitration_isValid,
  writeBack_arbitration_isValid,
  memory_to_writeBack_MEMORY_ENABLE,
  execute_to_memory_INSTRUCTION,
  execute_to_memory_REGFILE_WRITE_DATA,
  execute_SrcPlugin_addSub,
  execute_RS1,
  decode_to_execute_INSTRUCTION_12,
  decode_to_execute_INSTRUCTION_13,
  decode_to_execute_INSTRUCTION_15,
  decode_to_execute_INSTRUCTION_16,
  decode_to_execute_INSTRUCTION_17,
  decode_to_execute_INSTRUCTION_18,
  decode_to_execute_INSTRUCTION_19,
  _zz_execute_SrcPlugin_addSub,
  iBusWishbone_DAT_MISO_regNext,
  dataCache_1_io_mem_cmd_payload_data,
  stageB_request_wr,
  stageB_unaligned,
  loader_valid_regNext,
  dataCache_1_io_cpu_execute_refilling,
  stageB_flusher_waitDone,
  n1546_5,
  io_mem_cmd_payload_address_4_5,
  n4_6,
  n1248_5,
  stage0_mask_3_3,
  dataCache_1_io_mem_cmd_valid,
  io_mem_cmd_payload_size_2_7,
  stageB_request_size,
  dataCache_1_io_mem_cmd_payload_address,
  stageB_mmuRsp_physicalAddress,
  stageB_dataColisions,
  stageB_waysHitsBeforeInvalidate,
  dataCache_1_io_mem_cmd_payload_mask,
  stageB_flusher_counter,
  stageB_dataReadRsp_0
)
;
input main_crg_clkout;
input n19216_4;
input execute_to_memory_MEMORY_WR;
input memory_to_writeBack_INSTRUCTION_29_8;
input n8216_5;
input execute_arbitration_isValid;
input decode_to_execute_MEMORY_ENABLE;
input toplevel_dataCache_1_io_mem_cmd_rValidN;
input n18009_7;
input toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
input _zz_execute_SRC1_0_10;
input decode_to_execute_SRC2_FORCE_ZERO;
input _zz_decode_RS2_2_30_4;
input _zz_dBus_rsp_valid;
input decode_to_execute_MEMORY_MANAGMENT;
input _zz_execute_SRC1_1_9;
input execute_to_memory_MEMORY_ENABLE;
input memory_arbitration_isValid;
input writeBack_arbitration_isValid;
input memory_to_writeBack_MEMORY_ENABLE;
input [13:12] execute_to_memory_INSTRUCTION;
input [31:0] execute_to_memory_REGFILE_WRITE_DATA;
input [11:2] execute_SrcPlugin_addSub;
input [11:5] execute_RS1;
input decode_to_execute_INSTRUCTION_12;
input decode_to_execute_INSTRUCTION_13;
input decode_to_execute_INSTRUCTION_15;
input decode_to_execute_INSTRUCTION_16;
input decode_to_execute_INSTRUCTION_17;
input decode_to_execute_INSTRUCTION_18;
input decode_to_execute_INSTRUCTION_19;
input [1:0] _zz_execute_SrcPlugin_addSub;
input [31:0] iBusWishbone_DAT_MISO_regNext;
input [31:0] dataCache_1_io_mem_cmd_payload_data;
output stageB_request_wr;
output stageB_unaligned;
output loader_valid_regNext;
output dataCache_1_io_cpu_execute_refilling;
output stageB_flusher_waitDone;
output n1546_5;
output io_mem_cmd_payload_address_4_5;
output n4_6;
output n1248_5;
output stage0_mask_3_3;
output dataCache_1_io_mem_cmd_valid;
output io_mem_cmd_payload_size_2_7;
output [1:0] stageB_request_size;
output [31:5] dataCache_1_io_mem_cmd_payload_address;
output [4:2] stageB_mmuRsp_physicalAddress;
output [0:0] stageB_dataColisions;
output [0:0] stageB_waysHitsBeforeInvalidate;
output [3:0] dataCache_1_io_mem_cmd_payload_mask;
output [7:7] stageB_flusher_counter;
output [31:0] stageB_dataReadRsp_0;
wire when_DataCache_l667;
wire io_mem_cmd_fire;
wire when_DataCache_l829;
wire loader_counter_willOverflow;
wire n1230_3;
wire n1231_3;
wire n1232_3;
wire n1233_3;
wire n1234_3;
wire n1235_3;
wire n1236_3;
wire n1248_4;
wire n1571_3;
wire n1572_3;
wire n1052_5;
wire n1277_4;
wire stageB_flusher_waitDone_8;
wire stageB_flusher_counter_6_8;
wire n1220_5;
wire tagsWriteCmd_valid;
wire n3_7;
wire n919_4;
wire dataWriteCmd_payload_address_2_12;
wire stage0_dataColisions_0_4;
wire stage0_dataColisions_0_6;
wire stageA_dataColisions_0_4;
wire n1230_4;
wire n1230_5;
wire n1231_4;
wire n1232_4;
wire n1233_4;
wire n1234_4;
wire n1235_4;
wire n1248_6;
wire dataCache_1_io_mem_cmd_valid_4;
wire n1220_6;
wire stage0_dataColisions_0_7;
wire stage0_dataColisions_0_8;
wire stageA_dataColisions_0_5;
wire n1230_6;
wire n1230_7;
wire n1248_7;
wire stage0_dataColisions_0_9;
wire stageA_dataColisions_0_6;
wire stage0_dataColisions_0_11;
wire \o[1]_8 ;
wire stageB_loaderValid;
wire ways_0_data_symbol3_8;
wire ways_0_data_symbol2_8;
wire n920_6;
wire n921_6;
wire ways_0_data_symbol1_7;
wire ways_0_data_symbol0_7;
wire ways_0_data_symbol2_10;
wire ways_0_data_symbol3_10;
wire memCmdSent;
wire stageB_flusher_start;
wire n490_1_SUM;
wire n490_3;
wire n491_1_SUM;
wire n491_3;
wire n492_1_SUM;
wire n492_3;
wire n493_1_SUM;
wire n493_3;
wire n494_1_SUM;
wire n494_3;
wire n495_1_SUM;
wire n495_3;
wire n496_1_SUM;
wire n496_3;
wire n497_1_SUM;
wire n497_3;
wire n498_1_SUM;
wire n498_3;
wire n499_1_SUM;
wire n499_3;
wire n515_1_SUM;
wire n515_3;
wire n516_1_SUM;
wire n516_3;
wire n517_1_SUM;
wire n517_3;
wire n518_1_SUM;
wire n518_3;
wire n519_1_SUM;
wire n519_3;
wire n520_1_SUM;
wire n520_3;
wire n521_1_SUM;
wire n521_3;
wire n522_1_SUM;
wire n522_3;
wire n523_1_SUM;
wire n523_3;
wire n524_1_SUM;
wire n524_3;
wire n525_1_SUM;
wire n525_3;
wire n526_1_SUM;
wire n526_3;
wire n527_1_SUM;
wire n527_3;
wire n528_1_SUM;
wire n528_3;
wire n529_1_SUM;
wire n529_3;
wire n530_1_SUM;
wire n530_3;
wire n531_1_SUM;
wire n531_3;
wire n532_1_SUM;
wire n532_3;
wire n533_1_SUM;
wire n533_3;
wire n540_1_SUM;
wire n540_3;
wire n541_1_SUM;
wire n541_3;
wire n542_1_SUM;
wire n542_3;
wire n543_1_SUM;
wire n543_3;
wire n544_1_SUM;
wire n544_3;
wire n545_1_SUM;
wire n545_3;
wire n546_1_SUM;
wire n546_3;
wire n547_1_SUM;
wire n547_3;
wire n548_1_SUM;
wire n548_3;
wire n549_1_SUM;
wire n549_3;
wire [6:0] tagsWriteCmd_payload_address;
wire [0:0] stage0_dataColisions;
wire [0:0] stageA_dataColisions;
wire [3:2] stage0_mask;
wire [31:0] dataWriteCmd_payload_data;
wire [2:0] dataWriteCmd_payload_address;
wire [0:0] stageA_wayHits;
wire [3:0] stageA_mask;
wire [0:0] stage0_dataColisions_regNextWhen;
wire [2:0] loader_counter_value;
wire [6:0] stageB_flusher_counter_0;
wire [21:0] _zz_ways_0_tags_port0;
wire [31:8] DO;
wire [31:8] DO_0;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire [31:21] DO_3;
wire VCC;
wire GND;
  LUT3 tagsWriteCmd_payload_address_6_s2 (
    .F(tagsWriteCmd_payload_address[6]),
    .I0(stageB_flusher_counter_0[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_6_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_5_s2 (
    .F(tagsWriteCmd_payload_address[5]),
    .I0(stageB_flusher_counter_0[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_5_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_4_s2 (
    .F(tagsWriteCmd_payload_address[4]),
    .I0(stageB_flusher_counter_0[4]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_4_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_3_s2 (
    .F(tagsWriteCmd_payload_address[3]),
    .I0(stageB_flusher_counter_0[3]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_3_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_2_s2 (
    .F(tagsWriteCmd_payload_address[2]),
    .I0(stageB_flusher_counter_0[2]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_2_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_1_s2 (
    .F(tagsWriteCmd_payload_address[1]),
    .I0(stageB_flusher_counter_0[1]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_1_s2.INIT=8'hCA;
  LUT3 tagsWriteCmd_payload_address_0_s2 (
    .F(tagsWriteCmd_payload_address[0]),
    .I0(stageB_flusher_counter_0[0]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_payload_address_0_s2.INIT=8'hCA;
  LUT3 when_DataCache_l667_s1 (
    .F(when_DataCache_l667),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_MEMORY_ENABLE),
    .I2(n19216_4) 
);
defparam when_DataCache_l667_s1.INIT=8'h80;
  LUT2 io_mem_cmd_fire_s0 (
    .F(io_mem_cmd_fire),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(dataCache_1_io_mem_cmd_valid) 
);
defparam io_mem_cmd_fire_s0.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s0 (
    .F(stage0_dataColisions[0]),
    .I0(stage0_dataColisions_0_4),
    .I1(stage0_dataColisions_0_11),
    .I2(n499_3),
    .I3(stage0_dataColisions_0_6) 
);
defparam stage0_dataColisions_0_s0.INIT=16'h000D;
  LUT4 stageA_dataColisions_0_s0 (
    .F(stageA_dataColisions[0]),
    .I0(stageA_dataColisions_0_4),
    .I1(n549_3),
    .I2(stage0_dataColisions_0_6),
    .I3(stage0_dataColisions_regNextWhen[0]) 
);
defparam stageA_dataColisions_0_s0.INIT=16'hFF01;
  LUT2 when_DataCache_l829_s1 (
    .F(when_DataCache_l829),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam when_DataCache_l829_s1.INIT=4'h4;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam n1546_s2.INIT=8'h01;
  LUT4 loader_counter_willOverflow_s0 (
    .F(loader_counter_willOverflow),
    .I0(loader_counter_value[2]),
    .I1(loader_counter_value[1]),
    .I2(loader_counter_value[0]),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam loader_counter_willOverflow_s0.INIT=16'h8000;
  LUT4 n1230_s0 (
    .F(n1230_3),
    .I0(execute_RS1[11]),
    .I1(n1230_4),
    .I2(n1230_5),
    .I3(stageB_flusher_start) 
);
defparam n1230_s0.INIT=16'h88F0;
  LUT4 n1231_s0 (
    .F(n1231_3),
    .I0(execute_RS1[10]),
    .I1(n1230_4),
    .I2(n1231_4),
    .I3(stageB_flusher_start) 
);
defparam n1231_s0.INIT=16'h88F0;
  LUT4 n1232_s0 (
    .F(n1232_3),
    .I0(execute_RS1[9]),
    .I1(n1230_4),
    .I2(n1232_4),
    .I3(stageB_flusher_start) 
);
defparam n1232_s0.INIT=16'h88F0;
  LUT4 n1233_s0 (
    .F(n1233_3),
    .I0(execute_RS1[8]),
    .I1(n1230_4),
    .I2(n1233_4),
    .I3(stageB_flusher_start) 
);
defparam n1233_s0.INIT=16'h88F0;
  LUT4 n1234_s0 (
    .F(n1234_3),
    .I0(execute_RS1[7]),
    .I1(n1230_4),
    .I2(n1234_4),
    .I3(stageB_flusher_start) 
);
defparam n1234_s0.INIT=16'h88F0;
  LUT4 n1235_s0 (
    .F(n1235_3),
    .I0(execute_RS1[6]),
    .I1(n1230_4),
    .I2(n1235_4),
    .I3(stageB_flusher_start) 
);
defparam n1235_s0.INIT=16'h88F0;
  LUT4 n1236_s0 (
    .F(n1236_3),
    .I0(execute_RS1[5]),
    .I1(n1230_4),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_start) 
);
defparam n1236_s0.INIT=16'h880F;
  LUT4 n1248_s1 (
    .F(n1248_4),
    .I0(decode_to_execute_MEMORY_ENABLE),
    .I1(execute_arbitration_isValid),
    .I2(n1248_5),
    .I3(n1248_6) 
);
defparam n1248_s1.INIT=16'h0400;
  LUT2 n1571_s0 (
    .F(n1571_3),
    .I0(stageB_flusher_start),
    .I1(n18009_7) 
);
defparam n1571_s0.INIT=4'hB;
  LUT2 n1572_s0 (
    .F(n1572_3),
    .I0(loader_counter_willOverflow),
    .I1(n18009_7) 
);
defparam n1572_s0.INIT=4'hB;
  LUT3 stage0_mask_3_s (
    .F(stage0_mask[3]),
    .I0(n3_7),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(stage0_mask_3_3) 
);
defparam stage0_mask_3_s.INIT=8'hAC;
  LUT4 stage0_mask_2_s (
    .F(stage0_mask[2]),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(n4_6),
    .I2(decode_to_execute_INSTRUCTION_13),
    .I3(stage0_mask_3_3) 
);
defparam stage0_mask_2_s.INIT=16'hCCD2;
  LUT4 n1052_s1 (
    .F(n1052_5),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_INSTRUCTION[13]),
    .I3(execute_to_memory_INSTRUCTION[12]) 
);
defparam n1052_s1.INIT=16'h0CE0;
  LUT2 io_mem_cmd_payload_wr_s3 (
    .F(io_mem_cmd_payload_address_4_5),
    .I0(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam io_mem_cmd_payload_wr_s3.INIT=4'h8;
  LUT2 n1277_s1 (
    .F(n1277_4),
    .I0(memory_to_writeBack_INSTRUCTION_29_8),
    .I1(n18009_7) 
);
defparam n1277_s1.INIT=4'hB;
  LUT3 stageB_flusher_waitDone_s3 (
    .F(stageB_flusher_waitDone_8),
    .I0(stageB_flusher_waitDone),
    .I1(stageB_flusher_counter[7]),
    .I2(stageB_flusher_start) 
);
defparam stageB_flusher_waitDone_s3.INIT=8'hF8;
  LUT2 stageB_flusher_counter_6_s3 (
    .F(stageB_flusher_counter_6_8),
    .I0(stageB_flusher_start),
    .I1(stageB_flusher_counter[7]) 
);
defparam stageB_flusher_counter_6_s3.INIT=4'hB;
  LUT3 n4_s2 (
    .F(n4_6),
    .I0(_zz_execute_SrcPlugin_addSub[0]),
    .I1(_zz_execute_SRC1_0_10),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam n4_s2.INIT=8'h35;
  LUT3 n1220_s1 (
    .F(n1220_5),
    .I0(n1230_4),
    .I1(stageB_flusher_counter[7]),
    .I2(n1220_6) 
);
defparam n1220_s1.INIT=8'hBE;
  LUT4 tagsWriteCmd_valid_s1 (
    .F(tagsWriteCmd_valid),
    .I0(stageB_unaligned),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(stageB_flusher_counter[7]),
    .I3(loader_counter_willOverflow) 
);
defparam tagsWriteCmd_valid_s1.INIT=16'hFF07;
  LUT3 n3_s2 (
    .F(n3_7),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(n4_6) 
);
defparam n3_s2.INIT=8'h6F;
  LUT4 n919_s0 (
    .F(n919_4),
    .I0(loader_counter_value[1]),
    .I1(loader_counter_value[0]),
    .I2(dataWriteCmd_payload_address_2_12),
    .I3(loader_counter_value[2]) 
);
defparam n919_s0.INIT=16'h7F80;
  LUT2 dataWriteCmd_payload_address_2_s9 (
    .F(dataWriteCmd_payload_address_2_12),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s9.INIT=4'h8;
  LUT4 stage0_dataColisions_0_s1 (
    .F(stage0_dataColisions_0_4),
    .I0(ways_0_data_symbol3_8),
    .I1(stage0_mask[3]),
    .I2(ways_0_data_symbol2_8),
    .I3(stage0_mask[2]) 
);
defparam stage0_dataColisions_0_s1.INIT=16'hB0BB;
  LUT4 stage0_dataColisions_0_s3 (
    .F(stage0_dataColisions_0_6),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(stage0_dataColisions_0_8),
    .I3(dataWriteCmd_payload_address_2_12) 
);
defparam stage0_dataColisions_0_s3.INIT=16'h00BF;
  LUT4 stageA_dataColisions_0_s1 (
    .F(stageA_dataColisions_0_4),
    .I0(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[1]),
    .I3(stageA_dataColisions_0_5) 
);
defparam stageA_dataColisions_0_s1.INIT=16'h1F00;
  LUT4 n1230_s1 (
    .F(n1230_4),
    .I0(decode_to_execute_INSTRUCTION_18),
    .I1(n1230_6),
    .I2(decode_to_execute_MEMORY_MANAGMENT),
    .I3(execute_arbitration_isValid) 
);
defparam n1230_s1.INIT=16'hB000;
  LUT4 n1230_s2 (
    .F(n1230_5),
    .I0(stageB_flusher_counter_0[5]),
    .I1(stageB_flusher_counter_0[4]),
    .I2(n1230_7),
    .I3(stageB_flusher_counter_0[6]) 
);
defparam n1230_s2.INIT=16'h7F80;
  LUT3 n1231_s1 (
    .F(n1231_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7),
    .I2(stageB_flusher_counter_0[5]) 
);
defparam n1231_s1.INIT=8'h78;
  LUT2 n1232_s1 (
    .F(n1232_4),
    .I0(stageB_flusher_counter_0[4]),
    .I1(n1230_7) 
);
defparam n1232_s1.INIT=4'h6;
  LUT4 n1233_s1 (
    .F(n1233_4),
    .I0(stageB_flusher_counter_0[2]),
    .I1(stageB_flusher_counter_0[1]),
    .I2(stageB_flusher_counter_0[0]),
    .I3(stageB_flusher_counter_0[3]) 
);
defparam n1233_s1.INIT=16'h7F80;
  LUT3 n1234_s1 (
    .F(n1234_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]),
    .I2(stageB_flusher_counter_0[2]) 
);
defparam n1234_s1.INIT=8'h78;
  LUT2 n1235_s1 (
    .F(n1235_4),
    .I0(stageB_flusher_counter_0[1]),
    .I1(stageB_flusher_counter_0[0]) 
);
defparam n1235_s1.INIT=4'h6;
  LUT2 n1248_s2 (
    .F(n1248_5),
    .I0(loader_valid_regNext),
    .I1(dataCache_1_io_cpu_execute_refilling) 
);
defparam n1248_s2.INIT=4'h4;
  LUT4 n1248_s3 (
    .F(n1248_6),
    .I0(stageB_flusher_waitDone),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(n1248_7),
    .I3(decode_to_execute_MEMORY_MANAGMENT) 
);
defparam n1248_s3.INIT=16'h1000;
  LUT3 stage0_mask_3_s0 (
    .F(stage0_mask_3_3),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam stage0_mask_3_s0.INIT=8'hCA;
  LUT4 dataCache_1_io_mem_cmd_valid_s0 (
    .F(dataCache_1_io_mem_cmd_valid_4),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(memCmdSent),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_wr) 
);
defparam dataCache_1_io_mem_cmd_valid_s0.INIT=16'hC0CE;
  LUT4 n1220_s2 (
    .F(n1220_6),
    .I0(stageB_flusher_counter_0[6]),
    .I1(stageB_flusher_counter_0[5]),
    .I2(stageB_flusher_counter_0[4]),
    .I3(n1230_7) 
);
defparam n1220_s2.INIT=16'h8000;
  LUT4 stage0_dataColisions_0_s4 (
    .F(stage0_dataColisions_0_7),
    .I0(stage0_dataColisions_0_9),
    .I1(n4_6),
    .I2(dataWriteCmd_payload_address_2_12),
    .I3(dataCache_1_io_mem_cmd_payload_mask[1]) 
);
defparam stage0_dataColisions_0_s4.INIT=16'h040B;
  LUT3 stage0_dataColisions_0_s5 (
    .F(stage0_dataColisions_0_8),
    .I0(stageB_unaligned),
    .I1(stageB_waysHitsBeforeInvalidate[0]),
    .I2(stageB_request_wr) 
);
defparam stage0_dataColisions_0_s5.INIT=8'h40;
  LUT4 stageA_dataColisions_0_s2 (
    .F(stageA_dataColisions_0_5),
    .I0(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I1(dataWriteCmd_payload_address_2_12),
    .I2(stageA_mask[0]),
    .I3(stageA_dataColisions_0_6) 
);
defparam stageA_dataColisions_0_s2.INIT=16'h1F00;
  LUT4 n1230_s3 (
    .F(n1230_6),
    .I0(decode_to_execute_INSTRUCTION_15),
    .I1(decode_to_execute_INSTRUCTION_16),
    .I2(decode_to_execute_INSTRUCTION_17),
    .I3(decode_to_execute_INSTRUCTION_19) 
);
defparam n1230_s3.INIT=16'h0001;
  LUT4 n1230_s4 (
    .F(n1230_7),
    .I0(stageB_flusher_counter_0[3]),
    .I1(stageB_flusher_counter_0[2]),
    .I2(stageB_flusher_counter_0[1]),
    .I3(stageB_flusher_counter_0[0]) 
);
defparam n1230_s4.INIT=16'h8000;
  LUT3 n1248_s4 (
    .F(n1248_7),
    .I0(execute_to_memory_MEMORY_ENABLE),
    .I1(memory_arbitration_isValid),
    .I2(stageB_flusher_start) 
);
defparam n1248_s4.INIT=8'h07;
  LUT4 stage0_dataColisions_0_s6 (
    .F(stage0_dataColisions_0_9),
    .I0(decode_to_execute_INSTRUCTION_12),
    .I1(decode_to_execute_INSTRUCTION_13),
    .I2(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I3(dataCache_1_io_mem_cmd_payload_mask[1]) 
);
defparam stage0_dataColisions_0_s6.INIT=16'hF60F;
  LUT4 stageA_dataColisions_0_s3 (
    .F(stageA_dataColisions_0_6),
    .I0(ways_0_data_symbol3_8),
    .I1(stageA_mask[3]),
    .I2(ways_0_data_symbol2_8),
    .I3(stageA_mask[2]) 
);
defparam stageA_dataColisions_0_s3.INIT=16'hB0BB;
  LUT4 stage0_dataColisions_0_s7 (
    .F(stage0_dataColisions_0_11),
    .I0(stage0_dataColisions_0_7),
    .I1(_zz_execute_SrcPlugin_addSub[1]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam stage0_dataColisions_0_s7.INIT=16'h0511;
  LUT4 \o[1]_s5  (
    .F(\o[1]_8 ),
    .I0(_zz_execute_SrcPlugin_addSub[1]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO),
    .I3(n19216_4) 
);
defparam \o[1]_s5 .INIT=16'hCA00;
  LUT3 stageB_loaderValid_s4 (
    .F(stageB_loaderValid),
    .I0(stageB_unaligned),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6) 
);
defparam stageB_loaderValid_s4.INIT=8'h40;
  LUT4 dataCache_1_io_mem_cmd_valid_s1 (
    .F(dataCache_1_io_mem_cmd_valid),
    .I0(dataCache_1_io_mem_cmd_valid_4),
    .I1(stageB_unaligned),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam dataCache_1_io_mem_cmd_valid_s1.INIT=16'h1000;
  LUT3 io_mem_cmd_payload_size_2_s4 (
    .F(io_mem_cmd_payload_size_2_7),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam io_mem_cmd_payload_size_2_s4.INIT=8'h70;
  LUT3 ways_0_data_symbol3_s5 (
    .F(ways_0_data_symbol3_8),
    .I0(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam ways_0_data_symbol3_s5.INIT=8'h15;
  LUT3 ways_0_data_symbol2_s5 (
    .F(ways_0_data_symbol2_8),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam ways_0_data_symbol2_s5.INIT=8'h15;
  LUT4 n920_s1 (
    .F(n920_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid),
    .I3(loader_counter_value[1]) 
);
defparam n920_s1.INIT=16'h7F80;
  LUT3 n921_s1 (
    .F(n921_6),
    .I0(loader_counter_value[0]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid) 
);
defparam n921_s1.INIT=8'h6A;
  LUT4 ways_0_data_symbol1_s4 (
    .F(ways_0_data_symbol1_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol1_s4.INIT=16'h00F8;
  LUT4 ways_0_data_symbol0_s4 (
    .F(ways_0_data_symbol0_7),
    .I0(dataCache_1_io_cpu_execute_refilling),
    .I1(_zz_dBus_rsp_valid),
    .I2(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol0_s4.INIT=16'h00F8;
  LUT4 dataWriteCmd_payload_data_0_s1 (
    .F(dataWriteCmd_payload_data[0]),
    .I0(iBusWishbone_DAT_MISO_regNext[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_0_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_1_s1 (
    .F(dataWriteCmd_payload_data[1]),
    .I0(iBusWishbone_DAT_MISO_regNext[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_1_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_2_s1 (
    .F(dataWriteCmd_payload_data[2]),
    .I0(iBusWishbone_DAT_MISO_regNext[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_2_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_3_s1 (
    .F(dataWriteCmd_payload_data[3]),
    .I0(iBusWishbone_DAT_MISO_regNext[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_3_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_4_s1 (
    .F(dataWriteCmd_payload_data[4]),
    .I0(iBusWishbone_DAT_MISO_regNext[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_4_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_5_s1 (
    .F(dataWriteCmd_payload_data[5]),
    .I0(iBusWishbone_DAT_MISO_regNext[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_5_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_6_s1 (
    .F(dataWriteCmd_payload_data[6]),
    .I0(iBusWishbone_DAT_MISO_regNext[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_6_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_7_s1 (
    .F(dataWriteCmd_payload_data[7]),
    .I0(iBusWishbone_DAT_MISO_regNext[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_7_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_8_s1 (
    .F(dataWriteCmd_payload_data[8]),
    .I0(iBusWishbone_DAT_MISO_regNext[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_8_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_9_s1 (
    .F(dataWriteCmd_payload_data[9]),
    .I0(iBusWishbone_DAT_MISO_regNext[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_9_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_10_s1 (
    .F(dataWriteCmd_payload_data[10]),
    .I0(iBusWishbone_DAT_MISO_regNext[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_10_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_11_s1 (
    .F(dataWriteCmd_payload_data[11]),
    .I0(iBusWishbone_DAT_MISO_regNext[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_11_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_12_s1 (
    .F(dataWriteCmd_payload_data[12]),
    .I0(iBusWishbone_DAT_MISO_regNext[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_12_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_13_s1 (
    .F(dataWriteCmd_payload_data[13]),
    .I0(iBusWishbone_DAT_MISO_regNext[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_13_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_14_s1 (
    .F(dataWriteCmd_payload_data[14]),
    .I0(iBusWishbone_DAT_MISO_regNext[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_14_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_15_s1 (
    .F(dataWriteCmd_payload_data[15]),
    .I0(iBusWishbone_DAT_MISO_regNext[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_15_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_16_s1 (
    .F(dataWriteCmd_payload_data[16]),
    .I0(iBusWishbone_DAT_MISO_regNext[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_16_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_17_s1 (
    .F(dataWriteCmd_payload_data[17]),
    .I0(iBusWishbone_DAT_MISO_regNext[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_17_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_18_s1 (
    .F(dataWriteCmd_payload_data[18]),
    .I0(iBusWishbone_DAT_MISO_regNext[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_18_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_19_s1 (
    .F(dataWriteCmd_payload_data[19]),
    .I0(iBusWishbone_DAT_MISO_regNext[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_19_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_20_s1 (
    .F(dataWriteCmd_payload_data[20]),
    .I0(iBusWishbone_DAT_MISO_regNext[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_20_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_21_s1 (
    .F(dataWriteCmd_payload_data[21]),
    .I0(iBusWishbone_DAT_MISO_regNext[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_21_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_22_s1 (
    .F(dataWriteCmd_payload_data[22]),
    .I0(iBusWishbone_DAT_MISO_regNext[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_22_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_23_s1 (
    .F(dataWriteCmd_payload_data[23]),
    .I0(iBusWishbone_DAT_MISO_regNext[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_23_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_24_s1 (
    .F(dataWriteCmd_payload_data[24]),
    .I0(iBusWishbone_DAT_MISO_regNext[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_24_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_25_s1 (
    .F(dataWriteCmd_payload_data[25]),
    .I0(iBusWishbone_DAT_MISO_regNext[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_25_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_26_s1 (
    .F(dataWriteCmd_payload_data[26]),
    .I0(iBusWishbone_DAT_MISO_regNext[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_26_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_27_s1 (
    .F(dataWriteCmd_payload_data[27]),
    .I0(iBusWishbone_DAT_MISO_regNext[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_27_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_28_s1 (
    .F(dataWriteCmd_payload_data[28]),
    .I0(iBusWishbone_DAT_MISO_regNext[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_28_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_29_s1 (
    .F(dataWriteCmd_payload_data[29]),
    .I0(iBusWishbone_DAT_MISO_regNext[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_29_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_30_s1 (
    .F(dataWriteCmd_payload_data[30]),
    .I0(iBusWishbone_DAT_MISO_regNext[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_30_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_data_31_s1 (
    .F(dataWriteCmd_payload_data[31]),
    .I0(iBusWishbone_DAT_MISO_regNext[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_data_31_s1.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_0_s9 (
    .F(dataWriteCmd_payload_address[0]),
    .I0(loader_counter_value[0]),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_0_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_1_s9 (
    .F(dataWriteCmd_payload_address[1]),
    .I0(loader_counter_value[1]),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_1_s9.INIT=16'hACCC;
  LUT4 dataWriteCmd_payload_address_2_s10 (
    .F(dataWriteCmd_payload_address[2]),
    .I0(loader_counter_value[2]),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(dataCache_1_io_cpu_execute_refilling),
    .I3(_zz_dBus_rsp_valid) 
);
defparam dataWriteCmd_payload_address_2_s10.INIT=16'hACCC;
  LUT4 stageA_wayHits_0_s1 (
    .F(stageA_wayHits[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_ways_0_tags_port0[21]),
    .I2(n533_3),
    .I3(_zz_ways_0_tags_port0[0]) 
);
defparam stageA_wayHits_0_s1.INIT=16'h0900;
  LUT4 ways_0_data_symbol2_s6 (
    .F(ways_0_data_symbol2_10),
    .I0(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol2_s6.INIT=16'h00EA;
  LUT4 ways_0_data_symbol3_s6 (
    .F(ways_0_data_symbol3_10),
    .I0(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(_zz_dBus_rsp_valid),
    .I3(stage0_dataColisions_0_6) 
);
defparam ways_0_data_symbol3_s6.INIT=16'h00EA;
  DFFE stageA_mask_3_s0 (
    .Q(stageA_mask[3]),
    .D(stage0_mask[3]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE stageA_mask_2_s0 (
    .Q(stageA_mask[2]),
    .D(stage0_mask[2]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFRE stageA_mask_1_s0 (
    .Q(stageA_mask[1]),
    .D(n3_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4),
    .RESET(\o[1]_8 ) 
);
  DFFRE stageA_mask_0_s0 (
    .Q(stageA_mask[0]),
    .D(n4_6),
    .CLK(main_crg_clkout),
    .CE(n19216_4),
    .RESET(\o[1]_8 ) 
);
  DFFE stage0_dataColisions_regNextWhen_0_s0 (
    .Q(stage0_dataColisions_regNextWhen[0]),
    .D(stage0_dataColisions[0]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE stageB_request_wr_s0 (
    .Q(stageB_request_wr),
    .D(execute_to_memory_MEMORY_WR),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_size_1_s0 (
    .Q(stageB_request_size[1]),
    .D(execute_to_memory_INSTRUCTION[13]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_request_size_0_s0 (
    .Q(stageB_request_size[0]),
    .D(execute_to_memory_INSTRUCTION[12]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mmuRsp_physicalAddress_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[31]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[30]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[29]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[28]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[27]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[26]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[25]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[24]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[23]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[22]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[21]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[20]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[19]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[18]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[17]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[16]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[15]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[14]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[13]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[12]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[11]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[10]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[9]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[8]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[7]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[6]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_address[5]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_4_s0 (
    .Q(stageB_mmuRsp_physicalAddress[4]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_3_s0 (
    .Q(stageB_mmuRsp_physicalAddress[3]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_mmuRsp_physicalAddress_2_s0 (
    .Q(stageB_mmuRsp_physicalAddress[2]),
    .D(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .CLK(main_crg_clkout),
    .CE(when_DataCache_l829) 
);
  DFFE stageB_dataColisions_0_s0 (
    .Q(stageB_dataColisions[0]),
    .D(stageA_dataColisions[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_unaligned_s0 (
    .Q(stageB_unaligned),
    .D(n1052_5),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_waysHitsBeforeInvalidate_0_s0 (
    .Q(stageB_waysHitsBeforeInvalidate[0]),
    .D(stageA_wayHits[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[3]),
    .D(stageA_mask[3]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[2]),
    .D(stageA_mask[2]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[1]),
    .D(stageA_mask[1]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE stageB_mask_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_mask[0]),
    .D(stageA_mask[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFF loader_valid_regNext_s0 (
    .Q(loader_valid_regNext),
    .D(dataCache_1_io_cpu_execute_refilling),
    .CLK(main_crg_clkout) 
);
  DFFRE memCmdSent_s0 (
    .Q(memCmdSent),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(io_mem_cmd_fire),
    .RESET(n1277_4) 
);
  DFFS stageB_flusher_start_s0 (
    .Q(stageB_flusher_start),
    .D(n1248_4),
    .CLK(main_crg_clkout),
    .SET(n8216_5) 
);
  DFFRE loader_valid_s0 (
    .Q(dataCache_1_io_cpu_execute_refilling),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(stageB_loaderValid),
    .RESET(n1572_3) 
);
  DFFR loader_counter_value_2_s0 (
    .Q(loader_counter_value[2]),
    .D(n919_4),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR loader_counter_value_1_s0 (
    .Q(loader_counter_value[1]),
    .D(n920_6),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR loader_counter_value_0_s0 (
    .Q(loader_counter_value[0]),
    .D(n921_6),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFRE stageB_flusher_waitDone_s1 (
    .Q(stageB_flusher_waitDone),
    .D(stageB_flusher_start),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_waitDone_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_waitDone_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_7_s1 (
    .Q(stageB_flusher_counter[7]),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(n1220_5),
    .RESET(n1571_3) 
);
defparam stageB_flusher_counter_7_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_6_s1 (
    .Q(stageB_flusher_counter_0[6]),
    .D(n1230_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_6_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_5_s1 (
    .Q(stageB_flusher_counter_0[5]),
    .D(n1231_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_5_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_4_s1 (
    .Q(stageB_flusher_counter_0[4]),
    .D(n1232_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_4_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_3_s1 (
    .Q(stageB_flusher_counter_0[3]),
    .D(n1233_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_3_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_2_s1 (
    .Q(stageB_flusher_counter_0[2]),
    .D(n1234_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_2_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_1_s1 (
    .Q(stageB_flusher_counter_0[1]),
    .D(n1235_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_1_s1.INIT=1'b0;
  DFFRE stageB_flusher_counter_0_s1 (
    .Q(stageB_flusher_counter_0[0]),
    .D(n1236_3),
    .CLK(main_crg_clkout),
    .CE(stageB_flusher_counter_6_8),
    .RESET(n8216_5) 
);
defparam stageB_flusher_counter_0_s1.INIT=1'b0;
  SDPB ways_0_data_symbol0_ways_0_data_symbol0_0_0_s (
    .DO({DO[31:8],stageB_dataReadRsp_0[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[7:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(ways_0_data_symbol0_7),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol0_ways_0_data_symbol0_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol1_ways_0_data_symbol1_0_0_s (
    .DO({DO_0[31:8],stageB_dataReadRsp_0[15:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[15:8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(ways_0_data_symbol1_7),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol1_ways_0_data_symbol1_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol2_ways_0_data_symbol2_0_0_s (
    .DO({DO_1[31:8],stageB_dataReadRsp_0[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(ways_0_data_symbol2_10),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol2_ways_0_data_symbol2_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_data_symbol3_ways_0_data_symbol3_0_0_s (
    .DO({DO_2[31:8],stageB_dataReadRsp_0[31:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataWriteCmd_payload_data[31:24]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,dataCache_1_io_mem_cmd_payload_address[11:5],dataWriteCmd_payload_address[2:0],GND,GND,GND}),
    .ADB({GND,execute_SrcPlugin_addSub[11:2],GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(ways_0_data_symbol3_10),
    .CEB(when_DataCache_l667),
    .OCE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_0=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BIT_WIDTH_1=8;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.READ_MODE=1'b1;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.RESET_MODE="SYNC";
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_data_symbol3_ways_0_data_symbol3_0_0_s.BLK_SEL_1=3'b000;
  SDPB ways_0_tags_ways_0_tags_0_0_s (
    .DO({DO_3[31:21],_zz_ways_0_tags_port0[21:2],_zz_ways_0_tags_port0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,dataCache_1_io_mem_cmd_payload_address[31:12],loader_counter_willOverflow}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,tagsWriteCmd_payload_address[6:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,execute_SrcPlugin_addSub[11:5],GND,GND,GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(tagsWriteCmd_valid),
    .CEB(when_DataCache_l667),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_0=32;
defparam ways_0_tags_ways_0_tags_0_0_s.BIT_WIDTH_1=32;
defparam ways_0_tags_ways_0_tags_0_0_s.READ_MODE=1'b0;
defparam ways_0_tags_ways_0_tags_0_0_s.RESET_MODE="SYNC";
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_0=3'b000;
defparam ways_0_tags_ways_0_tags_0_0_s.BLK_SEL_1=3'b000;
  ALU n490_s0 (
    .SUM(n490_1_SUM),
    .COUT(n490_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_SrcPlugin_addSub[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n490_s0.ALU_MODE=3;
  ALU n491_s0 (
    .SUM(n491_1_SUM),
    .COUT(n491_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_SrcPlugin_addSub[3]),
    .I3(GND),
    .CIN(n490_3) 
);
defparam n491_s0.ALU_MODE=3;
  ALU n492_s0 (
    .SUM(n492_1_SUM),
    .COUT(n492_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_SrcPlugin_addSub[4]),
    .I3(GND),
    .CIN(n491_3) 
);
defparam n492_s0.ALU_MODE=3;
  ALU n493_s0 (
    .SUM(n493_1_SUM),
    .COUT(n493_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_SrcPlugin_addSub[5]),
    .I3(GND),
    .CIN(n492_3) 
);
defparam n493_s0.ALU_MODE=3;
  ALU n494_s0 (
    .SUM(n494_1_SUM),
    .COUT(n494_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_SrcPlugin_addSub[6]),
    .I3(GND),
    .CIN(n493_3) 
);
defparam n494_s0.ALU_MODE=3;
  ALU n495_s0 (
    .SUM(n495_1_SUM),
    .COUT(n495_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_SrcPlugin_addSub[7]),
    .I3(GND),
    .CIN(n494_3) 
);
defparam n495_s0.ALU_MODE=3;
  ALU n496_s0 (
    .SUM(n496_1_SUM),
    .COUT(n496_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_SrcPlugin_addSub[8]),
    .I3(GND),
    .CIN(n495_3) 
);
defparam n496_s0.ALU_MODE=3;
  ALU n497_s0 (
    .SUM(n497_1_SUM),
    .COUT(n497_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_SrcPlugin_addSub[9]),
    .I3(GND),
    .CIN(n496_3) 
);
defparam n497_s0.ALU_MODE=3;
  ALU n498_s0 (
    .SUM(n498_1_SUM),
    .COUT(n498_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_SrcPlugin_addSub[10]),
    .I3(GND),
    .CIN(n497_3) 
);
defparam n498_s0.ALU_MODE=3;
  ALU n499_s0 (
    .SUM(n499_1_SUM),
    .COUT(n499_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_SrcPlugin_addSub[11]),
    .I3(GND),
    .CIN(n498_3) 
);
defparam n499_s0.ALU_MODE=3;
  ALU n515_s0 (
    .SUM(n515_1_SUM),
    .COUT(n515_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_ways_0_tags_port0[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n515_s0.ALU_MODE=3;
  ALU n516_s0 (
    .SUM(n516_1_SUM),
    .COUT(n516_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_ways_0_tags_port0[3]),
    .I3(GND),
    .CIN(n515_3) 
);
defparam n516_s0.ALU_MODE=3;
  ALU n517_s0 (
    .SUM(n517_1_SUM),
    .COUT(n517_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_ways_0_tags_port0[4]),
    .I3(GND),
    .CIN(n516_3) 
);
defparam n517_s0.ALU_MODE=3;
  ALU n518_s0 (
    .SUM(n518_1_SUM),
    .COUT(n518_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_ways_0_tags_port0[5]),
    .I3(GND),
    .CIN(n517_3) 
);
defparam n518_s0.ALU_MODE=3;
  ALU n519_s0 (
    .SUM(n519_1_SUM),
    .COUT(n519_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_ways_0_tags_port0[6]),
    .I3(GND),
    .CIN(n518_3) 
);
defparam n519_s0.ALU_MODE=3;
  ALU n520_s0 (
    .SUM(n520_1_SUM),
    .COUT(n520_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_ways_0_tags_port0[7]),
    .I3(GND),
    .CIN(n519_3) 
);
defparam n520_s0.ALU_MODE=3;
  ALU n521_s0 (
    .SUM(n521_1_SUM),
    .COUT(n521_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_ways_0_tags_port0[8]),
    .I3(GND),
    .CIN(n520_3) 
);
defparam n521_s0.ALU_MODE=3;
  ALU n522_s0 (
    .SUM(n522_1_SUM),
    .COUT(n522_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_ways_0_tags_port0[9]),
    .I3(GND),
    .CIN(n521_3) 
);
defparam n522_s0.ALU_MODE=3;
  ALU n523_s0 (
    .SUM(n523_1_SUM),
    .COUT(n523_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_ways_0_tags_port0[10]),
    .I3(GND),
    .CIN(n522_3) 
);
defparam n523_s0.ALU_MODE=3;
  ALU n524_s0 (
    .SUM(n524_1_SUM),
    .COUT(n524_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_ways_0_tags_port0[11]),
    .I3(GND),
    .CIN(n523_3) 
);
defparam n524_s0.ALU_MODE=3;
  ALU n525_s0 (
    .SUM(n525_1_SUM),
    .COUT(n525_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_ways_0_tags_port0[12]),
    .I3(GND),
    .CIN(n524_3) 
);
defparam n525_s0.ALU_MODE=3;
  ALU n526_s0 (
    .SUM(n526_1_SUM),
    .COUT(n526_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_ways_0_tags_port0[13]),
    .I3(GND),
    .CIN(n525_3) 
);
defparam n526_s0.ALU_MODE=3;
  ALU n527_s0 (
    .SUM(n527_1_SUM),
    .COUT(n527_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_ways_0_tags_port0[14]),
    .I3(GND),
    .CIN(n526_3) 
);
defparam n527_s0.ALU_MODE=3;
  ALU n528_s0 (
    .SUM(n528_1_SUM),
    .COUT(n528_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_ways_0_tags_port0[15]),
    .I3(GND),
    .CIN(n527_3) 
);
defparam n528_s0.ALU_MODE=3;
  ALU n529_s0 (
    .SUM(n529_1_SUM),
    .COUT(n529_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_ways_0_tags_port0[16]),
    .I3(GND),
    .CIN(n528_3) 
);
defparam n529_s0.ALU_MODE=3;
  ALU n530_s0 (
    .SUM(n530_1_SUM),
    .COUT(n530_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_ways_0_tags_port0[17]),
    .I3(GND),
    .CIN(n529_3) 
);
defparam n530_s0.ALU_MODE=3;
  ALU n531_s0 (
    .SUM(n531_1_SUM),
    .COUT(n531_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_ways_0_tags_port0[18]),
    .I3(GND),
    .CIN(n530_3) 
);
defparam n531_s0.ALU_MODE=3;
  ALU n532_s0 (
    .SUM(n532_1_SUM),
    .COUT(n532_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_ways_0_tags_port0[19]),
    .I3(GND),
    .CIN(n531_3) 
);
defparam n532_s0.ALU_MODE=3;
  ALU n533_s0 (
    .SUM(n533_1_SUM),
    .COUT(n533_3),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_ways_0_tags_port0[20]),
    .I3(GND),
    .CIN(n532_3) 
);
defparam n533_s0.ALU_MODE=3;
  ALU n540_s0 (
    .SUM(n540_1_SUM),
    .COUT(n540_3),
    .I0(dataWriteCmd_payload_address[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n540_s0.ALU_MODE=3;
  ALU n541_s0 (
    .SUM(n541_1_SUM),
    .COUT(n541_3),
    .I0(dataWriteCmd_payload_address[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I3(GND),
    .CIN(n540_3) 
);
defparam n541_s0.ALU_MODE=3;
  ALU n542_s0 (
    .SUM(n542_1_SUM),
    .COUT(n542_3),
    .I0(dataWriteCmd_payload_address[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I3(GND),
    .CIN(n541_3) 
);
defparam n542_s0.ALU_MODE=3;
  ALU n543_s0 (
    .SUM(n543_1_SUM),
    .COUT(n543_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I3(GND),
    .CIN(n542_3) 
);
defparam n543_s0.ALU_MODE=3;
  ALU n544_s0 (
    .SUM(n544_1_SUM),
    .COUT(n544_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I3(GND),
    .CIN(n543_3) 
);
defparam n544_s0.ALU_MODE=3;
  ALU n545_s0 (
    .SUM(n545_1_SUM),
    .COUT(n545_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I3(GND),
    .CIN(n544_3) 
);
defparam n545_s0.ALU_MODE=3;
  ALU n546_s0 (
    .SUM(n546_1_SUM),
    .COUT(n546_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I3(GND),
    .CIN(n545_3) 
);
defparam n546_s0.ALU_MODE=3;
  ALU n547_s0 (
    .SUM(n547_1_SUM),
    .COUT(n547_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I3(GND),
    .CIN(n546_3) 
);
defparam n547_s0.ALU_MODE=3;
  ALU n548_s0 (
    .SUM(n548_1_SUM),
    .COUT(n548_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I3(GND),
    .CIN(n547_3) 
);
defparam n548_s0.ALU_MODE=3;
  ALU n549_s0 (
    .SUM(n549_1_SUM),
    .COUT(n549_3),
    .I0(dataCache_1_io_mem_cmd_payload_address[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I3(GND),
    .CIN(n548_3) 
);
defparam n549_s0.ALU_MODE=3;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DataCache */
module VexRiscv (
  main_crg_clkout,
  n8216_5,
  main_basesoc_reset,
  sys_rst,
  main_basesoc_timer_enable_storage,
  n1225_3,
  n1224_3,
  n855_3,
  builder_done,
  n854_3,
  n853_3,
  n852_3,
  n851_3,
  n850_3,
  n849_3,
  n848_3,
  n847_3,
  n846_3,
  n845_3,
  n844_3,
  n843_3,
  n842_3,
  n841_3,
  n840_3,
  n839_3,
  n838_3,
  n837_3,
  n836_3,
  n835_3,
  n834_3,
  n833_3,
  n832_3,
  n831_3,
  n830_3,
  n829_3,
  n828_3,
  n827_3,
  n826_3,
  n825_3,
  n824_3,
  builder_grant,
  builder_self5,
  main_basesoc_ram_bus_ack,
  main_hyperram_bus_ack,
  builder_wishbone2csr_state,
  main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35,
  main_basesoc_reset_re,
  builder_interface0_cyc_5,
  main_basesoc_timer_zero_pending,
  main_basesoc_reset_storage,
  main_basesoc_dbus_stb,
  main_basesoc_dbus_we,
  n17969_7,
  iBus_cmd_ready_4,
  lineLoader_cmdSent,
  lineLoader_valid,
  main_basesoc_ibus_adr,
  _zz_dBusWishbone_ADR,
  main_basesoc_dbus_adr,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address,
  main_basesoc_dbus_dat_w,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask,
  toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size,
  lineLoader_address
)
;
input main_crg_clkout;
input n8216_5;
input main_basesoc_reset;
input sys_rst;
input main_basesoc_timer_enable_storage;
input n1225_3;
input n1224_3;
input n855_3;
input builder_done;
input n854_3;
input n853_3;
input n852_3;
input n851_3;
input n850_3;
input n849_3;
input n848_3;
input n847_3;
input n846_3;
input n845_3;
input n844_3;
input n843_3;
input n842_3;
input n841_3;
input n840_3;
input n839_3;
input n838_3;
input n837_3;
input n836_3;
input n835_3;
input n834_3;
input n833_3;
input n832_3;
input n831_3;
input n830_3;
input n829_3;
input n828_3;
input n827_3;
input n826_3;
input n825_3;
input n824_3;
input builder_grant;
input builder_self5;
input main_basesoc_ram_bus_ack;
input main_hyperram_bus_ack;
input builder_wishbone2csr_state;
input main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35;
input main_basesoc_reset_re;
input builder_interface0_cyc_5;
input main_basesoc_timer_zero_pending;
input [1:0] main_basesoc_reset_storage;
output main_basesoc_dbus_stb;
output main_basesoc_dbus_we;
output n17969_7;
output iBus_cmd_ready_4;
output lineLoader_cmdSent;
output lineLoader_valid;
output [2:0] main_basesoc_ibus_adr;
output [2:1] _zz_dBusWishbone_ADR;
output [29:3] main_basesoc_dbus_adr;
output [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
output [31:0] main_basesoc_dbus_dat_w;
output [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
output [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size;
output [31:5] lineLoader_address;
wire n11_4;
wire n21_3;
wire n12_3;
wire n20_3;
wire n13_3;
wire n19_3;
wire n14_3;
wire n18_3;
wire n15_3;
wire n17_3;
wire n30_3;
wire n2_69;
wire n3_5;
wire n29_3;
wire n4_3;
wire n28_3;
wire n5_3;
wire n27_3;
wire n6_3;
wire n26_3;
wire n7_3;
wire n25_3;
wire n8_3;
wire n24_3;
wire n9_3;
wire n23_3;
wire n10_3;
wire n22_3;
wire _zz_execute_SRC2_4_4_6;
wire _zz_execute_SRC2_4_4_7;
wire _zz_execute_SRC2_4_3_6;
wire _zz_execute_SRC2_4_3_7;
wire _zz_execute_SRC2_4_2_6;
wire _zz_execute_SRC2_4_2_7;
wire _zz__zz_decode_IS_RS2_SIGNED_4;
wire _zz__zz_decode_IS_RS2_SIGNED_55;
wire _zz__zz_decode_IS_RS2_SIGNED_110;
wire execute_BRANCH_DO;
wire decode_SRC2_FORCE_ZERO;
wire n17460_4;
wire when_Fetcher_l160;
wire n12955_3;
wire n13040_3;
wire n13041_3;
wire n13042_3;
wire n13043_3;
wire n13044_3;
wire n13045_3;
wire n13046_3;
wire n13047_3;
wire n13048_3;
wire n13049_3;
wire n13050_3;
wire n13051_3;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr;
wire HazardSimplePlugin_writeBackWrites_valid;
wire n24913_3;
wire when_MulDivIterativePlugin_l126;
wire when_Pipeline_l124_2;
wire iBus_cmd_ready;
wire _zz_dBus_cmd_ready;
wire n17810_3;
wire n17813_3;
wire n17815_4;
wire n24444_3;
wire n17857_5;
wire n17858_4;
wire n24471_3;
wire n24474_3;
wire n24511_3;
wire n24516_3;
wire n24517_3;
wire n24521_3;
wire n24524_3;
wire n18807_4;
wire n18808_4;
wire n18809_4;
wire n18810_4;
wire n18811_4;
wire n18812_4;
wire n18813_4;
wire n18814_4;
wire n18815_4;
wire n18816_4;
wire n18817_4;
wire n18818_4;
wire n18819_4;
wire n18820_4;
wire n18821_4;
wire n18822_4;
wire n18823_4;
wire n18824_4;
wire n18825_4;
wire n18826_4;
wire n18827_4;
wire n18828_4;
wire n18829_4;
wire n18830_4;
wire n18831_4;
wire n18832_4;
wire n18833_4;
wire n18834_4;
wire n18835_4;
wire n18836_4;
wire n18837_4;
wire n18877_5;
wire n18910_4;
wire n19151_3;
wire n19152_3;
wire n19153_3;
wire n19154_3;
wire n19155_3;
wire n19156_3;
wire n19157_3;
wire n19158_3;
wire n19159_3;
wire n19160_3;
wire n19161_3;
wire n19162_3;
wire n19163_3;
wire n19164_3;
wire n19165_3;
wire n19166_3;
wire n19167_3;
wire n19168_3;
wire n19169_3;
wire n19170_3;
wire n19171_3;
wire n19172_3;
wire n19173_3;
wire n19174_3;
wire n19175_3;
wire n19176_3;
wire n19177_3;
wire n19178_3;
wire n19179_3;
wire n19180_3;
wire n19345_3;
wire n19346_3;
wire n19347_3;
wire n19348_3;
wire n19349_3;
wire n19350_3;
wire n19351_3;
wire n19352_3;
wire n19353_3;
wire n19354_3;
wire n19355_3;
wire n19356_3;
wire n19357_3;
wire n19358_3;
wire n19359_3;
wire n19360_3;
wire n19361_3;
wire n19362_3;
wire n19363_3;
wire n19364_3;
wire n19365_3;
wire n19366_3;
wire n19367_3;
wire n19368_3;
wire n19369_3;
wire n19370_3;
wire n19371_3;
wire n19372_3;
wire n19373_3;
wire n19374_3;
wire n19375_3;
wire n19376_3;
wire n24749_4;
wire n19646_3;
wire n20595_7;
wire n20599_5;
wire n20605_7;
wire n20610_6;
wire n20616_7;
wire n20622_7;
wire n20628_7;
wire n20635_8;
wire n20642_8;
wire n20650_9;
wire n24846_3;
wire _zz_execute_SRC2_4_31_8;
wire _zz_execute_SRC2_4_30_8;
wire _zz_execute_SRC2_4_29_8;
wire _zz_execute_SRC2_4_28_8;
wire _zz_execute_SRC2_4_27_8;
wire _zz_execute_SRC2_4_26_8;
wire _zz_execute_SRC2_4_25_8;
wire _zz_execute_SRC2_4_24_8;
wire _zz_execute_SRC2_4_23_8;
wire _zz_execute_SRC2_4_22_8;
wire _zz_execute_SRC2_4_21_8;
wire _zz_execute_SRC2_4_20_8;
wire _zz_execute_SRC2_4_19_8;
wire _zz_execute_SRC2_4_18_8;
wire _zz_execute_SRC2_4_17_8;
wire _zz_execute_SRC2_4_16_8;
wire _zz_execute_SRC2_4_15_8;
wire _zz_execute_SRC2_4_14_8;
wire _zz_execute_SRC2_4_13_8;
wire _zz_execute_SRC2_4_12_8;
wire _zz_execute_SRC2_4_11_8;
wire _zz_execute_SRC2_4_10_8;
wire _zz_execute_SRC2_4_9_8;
wire _zz_execute_SRC2_4_8_8;
wire _zz_execute_SRC2_4_7_8;
wire _zz_execute_SRC2_4_6_8;
wire _zz_execute_SRC2_4_5_9;
wire _zz__zz_decode_IS_RS2_SIGNED_86;
wire _zz__zz_decode_IS_RS2_SIGNED_125;
wire n14757_38;
wire n18221_4;
wire n18225_4;
wire CsrPlugin_pipelineLiberator_pcValids_0_6;
wire n20653_4;
wire n18959_4;
wire n19216_4;
wire n20089_4;
wire IBusCachedPlugin_decodePrediction_cmd_hadBranch_7;
wire n20176_4;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8;
wire CsrPlugin_mstatus_MIE_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8;
wire CsrPlugin_interrupt_code_3_6;
wire n19634_7;
wire n19633_7;
wire n19632_7;
wire n19630_7;
wire n19627_7;
wire n19624_7;
wire n19623_7;
wire n19622_7;
wire n19621_7;
wire n19620_7;
wire n19618_7;
wire n19617_7;
wire n19615_7;
wire n19614_7;
wire n19613_7;
wire n19612_7;
wire n19611_7;
wire n19609_7;
wire n19608_7;
wire n19607_7;
wire n19606_5;
wire _zz_memory_DivPlugin_div_result_3_0_8;
wire execute_FullBarrelShifterPlugin_reversed_0_578;
wire n19181_5;
wire n19182_5;
wire n17865_5;
wire n17861_5;
wire n17462_5;
wire _zz_execute_SRC1_0_10;
wire _zz_execute_SRC1_1_9;
wire _zz_execute_SRC1_3_9;
wire _zz_execute_SRC1_4_9;
wire n17968_6;
wire n17967_6;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack;
wire CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
wire DBusCachedPlugin_exceptionBus_valid;
wire n17845_6;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready;
wire lastStageRegFileWrite_valid;
wire n18879_8;
wire n18880_8;
wire n18881_8;
wire n18882_8;
wire n18883_8;
wire n18884_8;
wire n18885_8;
wire n18886_8;
wire n18887_8;
wire n18888_8;
wire n18889_8;
wire n18890_8;
wire n18891_8;
wire n18892_8;
wire n18893_8;
wire n18894_8;
wire n18895_8;
wire n18896_8;
wire n18897_8;
wire n18898_8;
wire n18899_8;
wire n18900_8;
wire n18901_8;
wire n18902_8;
wire n18903_8;
wire n18904_8;
wire n18905_8;
wire n18906_8;
wire n18907_8;
wire n18908_8;
wire n18909_8;
wire n17953_4;
wire n17952_4;
wire _zz__zz_decode_IS_RS2_SIGNED_2_7;
wire _zz__zz_decode_IS_RS2_SIGNED_2_8;
wire _zz__zz_decode_IS_RS2_SIGNED_3_0_6;
wire _zz__zz_decode_IS_RS2_SIGNED_4_7;
wire _zz__zz_decode_IS_RS2_SIGNED_15_7;
wire _zz__zz_decode_IS_RS2_SIGNED_55_4;
wire _zz__zz_decode_IS_RS2_SIGNED_113_0_4;
wire execute_BRANCH_DO_4;
wire execute_BRANCH_DO_5;
wire _zz_decode_RS2_31_4;
wire _zz_decode_RS2_31_5;
wire _zz_decode_RS2_31_6;
wire _zz_decode_RS2_30_4;
wire _zz_decode_RS2_30_5;
wire _zz_decode_RS2_30_6;
wire _zz_decode_RS2_29_4;
wire _zz_decode_RS2_29_5;
wire _zz_decode_RS2_28_4;
wire _zz_decode_RS2_28_5;
wire _zz_decode_RS2_27_4;
wire _zz_decode_RS2_27_5;
wire _zz_decode_RS2_26_4;
wire _zz_decode_RS2_26_5;
wire _zz_decode_RS2_25_4;
wire _zz_decode_RS2_25_5;
wire _zz_decode_RS2_24_4;
wire _zz_decode_RS2_24_5;
wire _zz_decode_RS2_23_4;
wire _zz_decode_RS2_23_5;
wire _zz_decode_RS2_22_4;
wire _zz_decode_RS2_22_5;
wire _zz_decode_RS2_21_4;
wire _zz_decode_RS2_21_5;
wire _zz_decode_RS2_20_4;
wire _zz_decode_RS2_20_5;
wire _zz_decode_RS2_19_4;
wire _zz_decode_RS2_19_5;
wire _zz_decode_RS2_18_4;
wire _zz_decode_RS2_18_5;
wire _zz_decode_RS2_17_4;
wire _zz_decode_RS2_17_5;
wire _zz_decode_RS2_16_4;
wire _zz_decode_RS2_16_5;
wire _zz_decode_RS2_15_4;
wire _zz_decode_RS2_15_5;
wire _zz_decode_RS2_14_4;
wire _zz_decode_RS2_14_5;
wire _zz_decode_RS2_13_4;
wire _zz_decode_RS2_13_5;
wire _zz_decode_RS2_12_4;
wire _zz_decode_RS2_12_5;
wire _zz_decode_RS2_11_4;
wire _zz_decode_RS2_11_5;
wire _zz_decode_RS2_10_4;
wire _zz_decode_RS2_10_5;
wire _zz_decode_RS2_9_4;
wire _zz_decode_RS2_9_5;
wire _zz_decode_RS2_8_4;
wire _zz_decode_RS2_8_5;
wire _zz_decode_RS2_7_4;
wire _zz_decode_RS2_7_5;
wire _zz_decode_RS2_6_4;
wire _zz_decode_RS2_6_5;
wire _zz_decode_RS2_5_4;
wire _zz_decode_RS2_5_5;
wire _zz_decode_RS2_4_4;
wire _zz_decode_RS2_4_5;
wire _zz_decode_RS2_3_4;
wire _zz_decode_RS2_3_5;
wire _zz_decode_RS2_2_4;
wire _zz_decode_RS2_2_5;
wire _zz_decode_RS2_1_4;
wire _zz_decode_RS2_1_5;
wire _zz_decode_RS2_0_4;
wire _zz_decode_RS2_0_5;
wire _zz_decode_RS2_0_6;
wire decode_RS2_31_5;
wire decode_RS2_31_6;
wire decode_RS2_31_7;
wire decode_RS2_30_5;
wire decode_RS2_30_6;
wire decode_RS2_30_7;
wire decode_RS2_29_5;
wire decode_RS2_29_6;
wire decode_RS2_28_5;
wire decode_RS2_28_6;
wire decode_RS2_27_5;
wire decode_RS2_27_6;
wire decode_RS2_26_5;
wire decode_RS2_26_6;
wire decode_RS2_25_5;
wire decode_RS2_25_6;
wire decode_RS2_24_5;
wire decode_RS2_24_6;
wire decode_RS2_23_5;
wire decode_RS2_23_6;
wire decode_RS2_22_5;
wire decode_RS2_22_6;
wire decode_RS2_21_5;
wire decode_RS2_21_6;
wire decode_RS2_20_5;
wire decode_RS2_20_6;
wire decode_RS2_19_5;
wire decode_RS2_19_6;
wire decode_RS2_18_5;
wire decode_RS2_18_6;
wire decode_RS2_17_5;
wire decode_RS2_17_6;
wire decode_RS2_16_5;
wire decode_RS2_16_6;
wire decode_RS2_15_5;
wire decode_RS2_15_6;
wire decode_RS2_14_5;
wire decode_RS2_14_6;
wire decode_RS2_13_5;
wire decode_RS2_13_6;
wire decode_RS2_12_5;
wire decode_RS2_12_6;
wire decode_RS2_11_5;
wire decode_RS2_11_6;
wire decode_RS2_10_5;
wire decode_RS2_10_6;
wire decode_RS2_9_5;
wire decode_RS2_9_6;
wire decode_RS2_8_5;
wire decode_RS2_8_6;
wire decode_RS2_7_6;
wire decode_RS2_6_6;
wire decode_RS2_5_5;
wire decode_RS2_5_6;
wire decode_RS2_4_5;
wire decode_RS2_4_6;
wire decode_RS2_3_5;
wire decode_RS2_3_6;
wire decode_RS2_2_5;
wire decode_RS2_2_6;
wire decode_RS2_1_5;
wire decode_RS2_1_6;
wire decode_RS2_0_6;
wire decode_RS1_31_5;
wire decode_RS1_31_6;
wire decode_RS1_31_7;
wire decode_RS1_30_5;
wire decode_RS1_30_6;
wire decode_RS1_30_7;
wire decode_RS1_29_5;
wire decode_RS1_29_6;
wire decode_RS1_28_5;
wire decode_RS1_28_6;
wire decode_RS1_27_5;
wire decode_RS1_27_6;
wire decode_RS1_26_5;
wire decode_RS1_26_6;
wire decode_RS1_25_5;
wire decode_RS1_25_6;
wire decode_RS1_24_5;
wire decode_RS1_24_6;
wire decode_RS1_23_5;
wire decode_RS1_23_6;
wire decode_RS1_22_5;
wire decode_RS1_22_6;
wire decode_RS1_21_5;
wire decode_RS1_21_6;
wire decode_RS1_20_5;
wire decode_RS1_20_6;
wire decode_RS1_19_5;
wire decode_RS1_19_6;
wire decode_RS1_18_5;
wire decode_RS1_18_6;
wire decode_RS1_17_5;
wire decode_RS1_17_6;
wire decode_RS1_16_5;
wire decode_RS1_16_6;
wire decode_RS1_15_5;
wire decode_RS1_15_6;
wire decode_RS1_14_5;
wire decode_RS1_14_6;
wire decode_RS1_13_5;
wire decode_RS1_13_6;
wire decode_RS1_12_5;
wire decode_RS1_12_6;
wire decode_RS1_11_5;
wire decode_RS1_11_6;
wire decode_RS1_10_5;
wire decode_RS1_10_6;
wire decode_RS1_9_5;
wire decode_RS1_9_6;
wire decode_RS1_8_5;
wire decode_RS1_8_6;
wire decode_RS1_7_5;
wire decode_RS1_7_6;
wire decode_RS1_6_5;
wire decode_RS1_6_6;
wire decode_RS1_5_5;
wire decode_RS1_4_5;
wire decode_RS1_4_6;
wire decode_RS1_3_5;
wire decode_RS1_3_6;
wire decode_RS1_2_5;
wire decode_RS1_2_6;
wire decode_RS1_1_5;
wire decode_RS1_0_6;
wire _zz_decode_RS2_1_31_4;
wire _zz_decode_RS2_1_30_4;
wire _zz_decode_RS2_1_29_4;
wire _zz_decode_RS2_1_28_4;
wire _zz_decode_RS2_1_27_4;
wire _zz_decode_RS2_1_26_4;
wire _zz_decode_RS2_1_25_4;
wire _zz_decode_RS2_1_24_4;
wire _zz_decode_RS2_1_23_4;
wire _zz_decode_RS2_1_22_4;
wire _zz_decode_RS2_1_21_4;
wire _zz_decode_RS2_1_20_4;
wire _zz_decode_RS2_1_19_4;
wire _zz_decode_RS2_1_18_4;
wire _zz_decode_RS2_1_17_4;
wire _zz_decode_RS2_1_16_4;
wire _zz_decode_RS2_1_15_4;
wire _zz_decode_RS2_1_14_4;
wire _zz_decode_RS2_1_13_4;
wire _zz_decode_RS2_1_12_4;
wire _zz_decode_RS2_1_11_4;
wire _zz_decode_RS2_1_10_4;
wire _zz_decode_RS2_1_9_4;
wire _zz_decode_RS2_1_8_4;
wire _zz_decode_RS2_1_7_4;
wire _zz_decode_RS2_1_6_4;
wire _zz_decode_RS2_1_5_4;
wire _zz_decode_RS2_1_4_4;
wire _zz_decode_RS2_1_3_4;
wire _zz_decode_RS2_1_2_4;
wire _zz_decode_RS2_1_1_4;
wire _zz_decode_RS2_1_0_4;
wire decode_INSTRUCTION_ANTICIPATED_24_6;
wire _zz_decode_RS2_2_31_4;
wire _zz_decode_RS2_2_31_6;
wire _zz_decode_RS2_2_30_4;
wire _zz_decode_RS2_2_30_5;
wire _zz_decode_RS2_2_30_6;
wire _zz_decode_RS2_2_29_4;
wire _zz_decode_RS2_2_29_5;
wire _zz_decode_RS2_2_28_4;
wire _zz_decode_RS2_2_28_5;
wire _zz_decode_RS2_2_27_4;
wire _zz_decode_RS2_2_27_5;
wire _zz_decode_RS2_2_27_7;
wire _zz_decode_RS2_2_26_4;
wire _zz_decode_RS2_2_26_6;
wire _zz_decode_RS2_2_25_4;
wire _zz_decode_RS2_2_25_6;
wire _zz_decode_RS2_2_24_4;
wire _zz_decode_RS2_2_24_5;
wire _zz_decode_RS2_2_23_5;
wire _zz_decode_RS2_2_23_6;
wire _zz_decode_RS2_2_22_4;
wire _zz_decode_RS2_2_22_6;
wire _zz_decode_RS2_2_21_4;
wire _zz_decode_RS2_2_21_6;
wire _zz_decode_RS2_2_20_4;
wire _zz_decode_RS2_2_20_6;
wire _zz_decode_RS2_2_19_4;
wire _zz_decode_RS2_2_19_6;
wire _zz_decode_RS2_2_18_4;
wire _zz_decode_RS2_2_18_6;
wire _zz_decode_RS2_2_17_4;
wire _zz_decode_RS2_2_17_5;
wire _zz_decode_RS2_2_16_4;
wire _zz_decode_RS2_2_16_5;
wire _zz_decode_RS2_2_15_5;
wire _zz_decode_RS2_2_14_5;
wire _zz_decode_RS2_2_13_5;
wire _zz_decode_RS2_2_12_5;
wire _zz_decode_RS2_2_11_5;
wire _zz_decode_RS2_2_10_5;
wire _zz_decode_RS2_2_9_4;
wire _zz_decode_RS2_2_9_5;
wire _zz_decode_RS2_2_8_5;
wire _zz_decode_RS2_2_7_4;
wire _zz_decode_RS2_2_7_5;
wire _zz_decode_RS2_2_6_4;
wire _zz_decode_RS2_2_6_5;
wire _zz_decode_RS2_2_5_4;
wire _zz_decode_RS2_2_5_5;
wire _zz_decode_RS2_2_4_4;
wire _zz_decode_RS2_2_3_4;
wire _zz_decode_RS2_2_2_4;
wire _zz_decode_RS2_2_2_5;
wire _zz_decode_RS2_2_1_4;
wire _zz_decode_RS2_2_0_4;
wire IBusCachedPlugin_fetchPc_output_fire_4;
wire IBusCachedPlugin_fetchPc_output_fire_6;
wire IBusCachedPlugin_fetchPc_pc_31_4;
wire IBusCachedPlugin_fetchPc_pc_31_6;
wire IBusCachedPlugin_fetchPc_pc_31_7;
wire IBusCachedPlugin_fetchPc_pc_30_4;
wire IBusCachedPlugin_fetchPc_pc_29_4;
wire IBusCachedPlugin_fetchPc_pc_28_4;
wire IBusCachedPlugin_fetchPc_pc_28_5;
wire IBusCachedPlugin_fetchPc_pc_28_6;
wire IBusCachedPlugin_fetchPc_pc_27_4;
wire IBusCachedPlugin_fetchPc_pc_26_4;
wire IBusCachedPlugin_fetchPc_pc_25_4;
wire IBusCachedPlugin_fetchPc_pc_25_5;
wire IBusCachedPlugin_fetchPc_pc_24_4;
wire IBusCachedPlugin_fetchPc_pc_24_5;
wire IBusCachedPlugin_fetchPc_pc_23_4;
wire IBusCachedPlugin_fetchPc_pc_23_5;
wire IBusCachedPlugin_fetchPc_pc_23_6;
wire IBusCachedPlugin_fetchPc_pc_22_4;
wire IBusCachedPlugin_fetchPc_pc_22_5;
wire IBusCachedPlugin_fetchPc_pc_22_6;
wire IBusCachedPlugin_fetchPc_pc_21_4;
wire IBusCachedPlugin_fetchPc_pc_21_5;
wire IBusCachedPlugin_fetchPc_pc_21_6;
wire IBusCachedPlugin_fetchPc_pc_20_4;
wire IBusCachedPlugin_fetchPc_pc_20_5;
wire IBusCachedPlugin_fetchPc_pc_20_6;
wire IBusCachedPlugin_fetchPc_pc_19_4;
wire IBusCachedPlugin_fetchPc_pc_18_4;
wire IBusCachedPlugin_fetchPc_pc_18_5;
wire IBusCachedPlugin_fetchPc_pc_17_4;
wire IBusCachedPlugin_fetchPc_pc_17_5;
wire IBusCachedPlugin_fetchPc_pc_17_6;
wire IBusCachedPlugin_fetchPc_pc_16_4;
wire IBusCachedPlugin_fetchPc_pc_16_5;
wire IBusCachedPlugin_fetchPc_pc_16_6;
wire IBusCachedPlugin_fetchPc_pc_15_4;
wire IBusCachedPlugin_fetchPc_pc_15_5;
wire IBusCachedPlugin_fetchPc_pc_15_6;
wire IBusCachedPlugin_fetchPc_pc_14_4;
wire IBusCachedPlugin_fetchPc_pc_14_5;
wire IBusCachedPlugin_fetchPc_pc_13_4;
wire IBusCachedPlugin_fetchPc_pc_13_6;
wire IBusCachedPlugin_fetchPc_pc_13_7;
wire IBusCachedPlugin_fetchPc_pc_12_4;
wire IBusCachedPlugin_fetchPc_pc_12_5;
wire IBusCachedPlugin_fetchPc_pc_12_6;
wire IBusCachedPlugin_fetchPc_pc_11_8;
wire IBusCachedPlugin_fetchPc_pc_11_9;
wire IBusCachedPlugin_fetchPc_pc_11_10;
wire IBusCachedPlugin_fetchPc_pc_10_8;
wire IBusCachedPlugin_fetchPc_pc_10_9;
wire IBusCachedPlugin_fetchPc_pc_10_10;
wire IBusCachedPlugin_fetchPc_pc_9_8;
wire IBusCachedPlugin_fetchPc_pc_9_9;
wire IBusCachedPlugin_fetchPc_pc_9_10;
wire IBusCachedPlugin_fetchPc_pc_8_8;
wire IBusCachedPlugin_fetchPc_pc_8_9;
wire IBusCachedPlugin_fetchPc_pc_8_10;
wire IBusCachedPlugin_fetchPc_pc_7_8;
wire IBusCachedPlugin_fetchPc_pc_7_9;
wire IBusCachedPlugin_fetchPc_pc_7_10;
wire IBusCachedPlugin_fetchPc_pc_6_8;
wire IBusCachedPlugin_fetchPc_pc_6_9;
wire IBusCachedPlugin_fetchPc_pc_5_8;
wire IBusCachedPlugin_fetchPc_pc_5_9;
wire IBusCachedPlugin_fetchPc_pc_4_6;
wire IBusCachedPlugin_fetchPc_pc_4_7;
wire IBusCachedPlugin_fetchPc_pc_4_8;
wire IBusCachedPlugin_fetchPc_pc_3_6;
wire IBusCachedPlugin_fetchPc_pc_3_7;
wire IBusCachedPlugin_fetchPc_pc_3_8;
wire IBusCachedPlugin_fetchPc_pc_2_6;
wire IBusCachedPlugin_fetchPc_pc_2_7;
wire IBusCachedPlugin_fetchPc_pc_2_8;
wire n13040_4;
wire HazardSimplePlugin_writeBackWrites_valid_4;
wire execute_BranchPlugin_branch_src2_19_4;
wire execute_BranchPlugin_branch_src2_11_4;
wire execute_BranchPlugin_branch_src2_4_4;
wire execute_BranchPlugin_branch_src2_2_4;
wire when_CsrPlugin_l1390_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_4;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_4;
wire n24913_4;
wire when_MulDivIterativePlugin_l126_5;
wire n17810_4;
wire n17810_5;
wire n17813_4;
wire n17813_5;
wire n17857_6;
wire n24511_4;
wire n18807_5;
wire n18910_5;
wire n19151_4;
wire n19345_5;
wire n19346_4;
wire n19347_4;
wire n19348_4;
wire n19349_4;
wire n19350_4;
wire n19351_4;
wire n19352_4;
wire n19354_4;
wire n19355_4;
wire n19356_4;
wire n19357_4;
wire n19358_4;
wire n19359_4;
wire n19360_4;
wire n19361_4;
wire n19362_4;
wire n19363_4;
wire n19364_4;
wire n19366_4;
wire n19367_4;
wire n19369_4;
wire n19370_4;
wire n19371_4;
wire n19372_4;
wire n19374_4;
wire n19646_4;
wire n19646_5;
wire n19646_6;
wire n20595_8;
wire n20599_6;
wire n20599_7;
wire n20605_8;
wire n20616_8;
wire n20628_8;
wire n20628_9;
wire n20635_9;
wire n20635_10;
wire _zz_execute_SHIFT_RIGHT_1_6_3;
wire _zz_execute_SHIFT_RIGHT_1_6_4;
wire _zz_execute_SHIFT_RIGHT_1_6_5;
wire _zz_execute_SHIFT_RIGHT_1_7_3;
wire _zz_execute_SHIFT_RIGHT_1_7_4;
wire _zz_execute_SHIFT_RIGHT_1_8_3;
wire _zz_execute_SHIFT_RIGHT_1_8_4;
wire _zz_execute_SHIFT_RIGHT_1_8_5;
wire _zz_execute_SHIFT_RIGHT_1_9_3;
wire _zz_execute_SHIFT_RIGHT_1_9_4;
wire _zz_execute_SHIFT_RIGHT_1_10_3;
wire _zz_execute_SHIFT_RIGHT_1_10_4;
wire _zz_execute_SHIFT_RIGHT_1_11_3;
wire _zz_execute_SHIFT_RIGHT_1_11_4;
wire _zz_execute_SHIFT_RIGHT_1_12_3;
wire _zz_execute_SHIFT_RIGHT_1_13_3;
wire _zz_execute_SHIFT_RIGHT_1_14_3;
wire _zz_execute_SHIFT_RIGHT_1_14_4;
wire _zz_execute_SHIFT_RIGHT_1_15_3;
wire _zz_execute_SHIFT_RIGHT_1_15_4;
wire _zz_execute_SHIFT_RIGHT_1_16_3;
wire _zz_execute_SHIFT_RIGHT_1_17_3;
wire _zz_execute_SHIFT_RIGHT_1_18_3;
wire _zz_execute_SHIFT_RIGHT_1_19_3;
wire _zz_execute_SHIFT_RIGHT_1_20_3;
wire _zz_execute_SHIFT_RIGHT_1_21_3;
wire _zz_execute_SHIFT_RIGHT_1_24_3;
wire _zz_execute_SHIFT_RIGHT_1_24_4;
wire _zz_execute_SHIFT_RIGHT_1_25_3;
wire _zz_execute_SHIFT_RIGHT_1_26_3;
wire _zz_execute_SHIFT_RIGHT_1_27_3;
wire _zz_execute_SHIFT_RIGHT_1_28_3;
wire _zz_execute_SHIFT_RIGHT_1_28_4;
wire _zz_execute_SHIFT_RIGHT_1_29_3;
wire _zz_execute_SHIFT_RIGHT_1_30_3;
wire _zz_execute_SRC2_4_31_9;
wire _zz_execute_SRC2_4_30_9;
wire _zz_execute_SRC2_4_29_9;
wire _zz_execute_SRC2_4_28_9;
wire _zz_execute_SRC2_4_27_9;
wire _zz_execute_SRC2_4_26_9;
wire _zz_execute_SRC2_4_25_9;
wire _zz_execute_SRC2_4_24_9;
wire _zz_execute_SRC2_4_23_9;
wire _zz_execute_SRC2_4_22_9;
wire _zz_execute_SRC2_4_21_9;
wire _zz_execute_SRC2_4_20_9;
wire _zz_execute_SRC2_4_19_9;
wire _zz_execute_SRC2_4_18_9;
wire _zz_execute_SRC2_4_17_9;
wire _zz_execute_SRC2_4_16_9;
wire _zz_execute_SRC2_4_15_9;
wire _zz_execute_SRC2_4_14_9;
wire _zz_execute_SRC2_4_13_9;
wire _zz_execute_SRC2_4_12_9;
wire _zz_execute_SRC2_4_11_9;
wire _zz_execute_SRC2_4_10_9;
wire _zz_execute_SRC2_4_9_9;
wire _zz_execute_SRC2_4_8_9;
wire _zz_execute_SRC2_4_7_9;
wire _zz_execute_SRC2_4_6_9;
wire _zz_execute_SRC2_4_5_10;
wire _zz_execute_SRC2_4_1_12;
wire _zz_execute_SRC2_4_0_12;
wire _zz__zz_decode_IS_RS2_SIGNED_18_0_6;
wire n18225_5;
wire CsrPlugin_pipelineLiberator_pcValids_0_7;
wire CsrPlugin_pipelineLiberator_pcValids_1_7;
wire n19216_5;
wire n19216_6;
wire decode_REGFILE_WRITE_VALID_6;
wire n20176_5;
wire memory_arbitration_isValid_9;
wire CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9;
wire _zz_execute_MEMORY_STORE_DATA_RF_31_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_30_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_29_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_28_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_27_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_26_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_25_12;
wire _zz_execute_MEMORY_STORE_DATA_RF_24_12;
wire n19635_8;
wire n19633_8;
wire n19629_8;
wire n19628_8;
wire n19626_8;
wire n19625_8;
wire n19622_8;
wire n19621_8;
wire n19619_8;
wire n19614_8;
wire n19613_8;
wire n19611_8;
wire n19610_8;
wire n19608_8;
wire n19606_6;
wire _zz_memory_DivPlugin_div_result_3_1_9;
wire _zz_memory_DivPlugin_div_result_3_2_9;
wire _zz_memory_DivPlugin_div_result_3_3_9;
wire _zz_memory_DivPlugin_div_result_3_3_10;
wire _zz_memory_DivPlugin_div_result_3_4_9;
wire _zz_memory_DivPlugin_div_result_3_4_10;
wire _zz_memory_DivPlugin_div_result_3_5_9;
wire _zz_memory_DivPlugin_div_result_3_6_9;
wire _zz_memory_DivPlugin_div_result_3_7_9;
wire _zz_memory_DivPlugin_div_result_3_7_10;
wire _zz_memory_DivPlugin_div_result_3_8_9;
wire _zz_memory_DivPlugin_div_result_3_9_9;
wire _zz_memory_DivPlugin_div_result_3_9_10;
wire _zz_memory_DivPlugin_div_result_3_10_9;
wire _zz_memory_DivPlugin_div_result_3_10_10;
wire _zz_memory_DivPlugin_div_result_3_11_9;
wire _zz_memory_DivPlugin_div_result_3_12_9;
wire _zz_memory_DivPlugin_div_result_3_13_9;
wire _zz_memory_DivPlugin_div_result_3_13_10;
wire _zz_memory_DivPlugin_div_result_3_14_9;
wire _zz_memory_DivPlugin_div_result_3_15_9;
wire _zz_memory_DivPlugin_div_result_3_16_9;
wire _zz_memory_DivPlugin_div_result_3_16_10;
wire _zz_memory_DivPlugin_div_result_3_17_9;
wire _zz_memory_DivPlugin_div_result_3_18_9;
wire _zz_memory_DivPlugin_div_result_3_18_10;
wire _zz_memory_DivPlugin_div_result_3_19_10;
wire _zz_memory_DivPlugin_div_result_3_20_10;
wire _zz_memory_DivPlugin_div_result_3_21_9;
wire _zz_memory_DivPlugin_div_result_3_21_10;
wire _zz_memory_DivPlugin_div_result_3_22_10;
wire _zz_memory_DivPlugin_div_result_3_23_9;
wire _zz_memory_DivPlugin_div_result_3_24_9;
wire _zz_memory_DivPlugin_div_result_3_24_10;
wire _zz_memory_DivPlugin_div_result_3_25_10;
wire _zz_memory_DivPlugin_div_result_3_26_10;
wire _zz_memory_DivPlugin_div_result_3_27_9;
wire _zz_memory_DivPlugin_div_result_3_27_10;
wire _zz_memory_DivPlugin_div_result_3_28_9;
wire _zz_memory_DivPlugin_div_result_3_28_10;
wire _zz_memory_DivPlugin_div_result_3_29_9;
wire _zz_memory_DivPlugin_div_result_3_29_10;
wire _zz_memory_DivPlugin_div_result_3_30_9;
wire _zz_memory_DivPlugin_div_result_3_30_10;
wire _zz_memory_DivPlugin_div_result_3_31_7;
wire _zz_memory_DivPlugin_div_result_3_31_8;
wire execute_FullBarrelShifterPlugin_reversed_0_579;
wire execute_FullBarrelShifterPlugin_reversed_0_580;
wire execute_FullBarrelShifterPlugin_reversed_0_581;
wire execute_FullBarrelShifterPlugin_reversed_0_582;
wire _zz_execute_SHIFT_RIGHT_1_1_7;
wire _zz_execute_SHIFT_RIGHT_1_1_8;
wire _zz_execute_SHIFT_RIGHT_1_2_7;
wire _zz_execute_SHIFT_RIGHT_1_2_8;
wire _zz_execute_SHIFT_RIGHT_1_3_7;
wire _zz_execute_SHIFT_RIGHT_1_4_7;
wire _zz_execute_SHIFT_RIGHT_1_5_7;
wire _zz_execute_SHIFT_RIGHT_1_5_8;
wire n17462_6;
wire n17968_7;
wire DBusCachedPlugin_exceptionBus_valid_6;
wire n17845_7;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_7;
wire _zz__zz_decode_IS_RS2_SIGNED_55_5;
wire execute_BRANCH_DO_6;
wire execute_BRANCH_DO_7;
wire execute_BRANCH_DO_8;
wire _zz_decode_RS2_31_7;
wire _zz_decode_RS2_31_8;
wire _zz_decode_RS2_31_9;
wire _zz_decode_RS2_31_10;
wire _zz_decode_RS2_30_8;
wire _zz_decode_RS2_29_7;
wire _zz_decode_RS2_28_7;
wire _zz_decode_RS2_27_6;
wire _zz_decode_RS2_27_7;
wire _zz_decode_RS2_27_8;
wire _zz_decode_RS2_26_6;
wire _zz_decode_RS2_26_7;
wire _zz_decode_RS2_26_8;
wire _zz_decode_RS2_25_7;
wire _zz_decode_RS2_24_6;
wire _zz_decode_RS2_24_7;
wire _zz_decode_RS2_24_8;
wire _zz_decode_RS2_23_7;
wire _zz_decode_RS2_22_6;
wire _zz_decode_RS2_22_7;
wire _zz_decode_RS2_22_8;
wire _zz_decode_RS2_21_7;
wire _zz_decode_RS2_20_7;
wire _zz_decode_RS2_19_7;
wire _zz_decode_RS2_18_7;
wire _zz_decode_RS2_17_6;
wire _zz_decode_RS2_17_7;
wire _zz_decode_RS2_17_8;
wire _zz_decode_RS2_16_7;
wire _zz_decode_RS2_15_6;
wire _zz_decode_RS2_15_7;
wire _zz_decode_RS2_15_8;
wire _zz_decode_RS2_14_6;
wire _zz_decode_RS2_14_7;
wire _zz_decode_RS2_14_8;
wire _zz_decode_RS2_13_6;
wire _zz_decode_RS2_13_7;
wire _zz_decode_RS2_13_8;
wire _zz_decode_RS2_12_6;
wire _zz_decode_RS2_12_7;
wire _zz_decode_RS2_12_8;
wire _zz_decode_RS2_11_6;
wire _zz_decode_RS2_11_7;
wire _zz_decode_RS2_11_8;
wire _zz_decode_RS2_11_9;
wire _zz_decode_RS2_10_6;
wire _zz_decode_RS2_10_7;
wire _zz_decode_RS2_9_6;
wire _zz_decode_RS2_9_7;
wire _zz_decode_RS2_8_6;
wire _zz_decode_RS2_8_7;
wire _zz_decode_RS2_7_6;
wire _zz_decode_RS2_7_7;
wire _zz_decode_RS2_7_8;
wire _zz_decode_RS2_6_6;
wire _zz_decode_RS2_6_7;
wire _zz_decode_RS2_5_6;
wire _zz_decode_RS2_5_7;
wire _zz_decode_RS2_4_6;
wire _zz_decode_RS2_4_7;
wire _zz_decode_RS2_3_6;
wire _zz_decode_RS2_3_7;
wire _zz_decode_RS2_3_8;
wire _zz_decode_RS2_2_6;
wire _zz_decode_RS2_2_7;
wire _zz_decode_RS2_2_8;
wire _zz_decode_RS2_1_6;
wire _zz_decode_RS2_1_7;
wire _zz_decode_RS2_1_8;
wire _zz_decode_RS2_0_7;
wire _zz_decode_RS2_0_8;
wire _zz_decode_RS2_0_9;
wire _zz_decode_RS2_0_10;
wire decode_RS2_31_8;
wire decode_RS2_31_10;
wire decode_RS2_30_8;
wire decode_RS2_30_9;
wire decode_RS2_30_10;
wire decode_RS1_31_8;
wire decode_RS1_31_10;
wire decode_RS1_30_8;
wire decode_RS1_30_9;
wire decode_RS1_30_10;
wire _zz_decode_RS2_1_31_5;
wire _zz_decode_RS2_1_30_5;
wire _zz_decode_RS2_1_29_5;
wire _zz_decode_RS2_1_28_5;
wire _zz_decode_RS2_1_27_5;
wire _zz_decode_RS2_1_26_5;
wire _zz_decode_RS2_1_25_5;
wire _zz_decode_RS2_1_24_5;
wire _zz_decode_RS2_1_23_5;
wire _zz_decode_RS2_1_22_5;
wire _zz_decode_RS2_1_21_5;
wire _zz_decode_RS2_1_20_5;
wire _zz_decode_RS2_1_19_5;
wire _zz_decode_RS2_1_18_5;
wire _zz_decode_RS2_1_17_5;
wire _zz_decode_RS2_1_16_5;
wire _zz_decode_RS2_1_15_5;
wire _zz_decode_RS2_1_14_5;
wire _zz_decode_RS2_1_13_5;
wire _zz_decode_RS2_1_12_5;
wire _zz_decode_RS2_1_11_5;
wire _zz_decode_RS2_1_10_5;
wire _zz_decode_RS2_1_9_5;
wire _zz_decode_RS2_1_8_5;
wire _zz_decode_RS2_1_7_5;
wire _zz_decode_RS2_1_6_5;
wire _zz_decode_RS2_1_5_5;
wire _zz_decode_RS2_1_4_5;
wire _zz_decode_RS2_1_3_5;
wire _zz_decode_RS2_1_2_5;
wire _zz_decode_RS2_1_1_5;
wire _zz_decode_RS2_1_0_5;
wire decode_INSTRUCTION_ANTICIPATED_24_7;
wire decode_INSTRUCTION_ANTICIPATED_24_8;
wire _zz_decode_RS2_2_31_7;
wire _zz_decode_RS2_2_31_8;
wire _zz_decode_RS2_2_30_7;
wire _zz_decode_RS2_2_27_8;
wire _zz_decode_RS2_2_27_9;
wire _zz_decode_RS2_2_27_11;
wire _zz_decode_RS2_2_26_7;
wire _zz_decode_RS2_2_25_7;
wire _zz_decode_RS2_2_24_6;
wire _zz_decode_RS2_2_23_7;
wire _zz_decode_RS2_2_22_7;
wire _zz_decode_RS2_2_22_8;
wire _zz_decode_RS2_2_21_7;
wire _zz_decode_RS2_2_20_7;
wire _zz_decode_RS2_2_19_7;
wire _zz_decode_RS2_2_18_7;
wire _zz_decode_RS2_2_16_6;
wire _zz_decode_RS2_2_15_6;
wire _zz_decode_RS2_2_14_6;
wire _zz_decode_RS2_2_13_6;
wire _zz_decode_RS2_2_13_7;
wire _zz_decode_RS2_2_12_6;
wire _zz_decode_RS2_2_11_6;
wire _zz_decode_RS2_2_10_6;
wire _zz_decode_RS2_2_9_6;
wire _zz_decode_RS2_2_8_6;
wire _zz_decode_RS2_2_6_6;
wire _zz_decode_RS2_2_5_6;
wire _zz_decode_RS2_2_4_6;
wire _zz_decode_RS2_2_4_7;
wire _zz_decode_RS2_2_3_6;
wire _zz_decode_RS2_2_3_7;
wire _zz_decode_RS2_2_2_6;
wire _zz_decode_RS2_2_1_6;
wire _zz_decode_RS2_2_1_7;
wire _zz_decode_RS2_2_0_6;
wire IBusCachedPlugin_fetchPc_output_fire_7;
wire IBusCachedPlugin_fetchPc_output_fire_8;
wire IBusCachedPlugin_fetchPc_output_fire_9;
wire IBusCachedPlugin_fetchPc_output_fire_10;
wire IBusCachedPlugin_fetchPc_output_fire_11;
wire IBusCachedPlugin_fetchPc_output_fire_12;
wire IBusCachedPlugin_fetchPc_pc_31_8;
wire IBusCachedPlugin_fetchPc_pc_31_10;
wire IBusCachedPlugin_fetchPc_pc_31_11;
wire IBusCachedPlugin_fetchPc_pc_30_7;
wire IBusCachedPlugin_fetchPc_pc_30_9;
wire IBusCachedPlugin_fetchPc_pc_30_10;
wire IBusCachedPlugin_fetchPc_pc_29_7;
wire IBusCachedPlugin_fetchPc_pc_29_8;
wire IBusCachedPlugin_fetchPc_pc_29_9;
wire IBusCachedPlugin_fetchPc_pc_28_7;
wire IBusCachedPlugin_fetchPc_pc_28_8;
wire IBusCachedPlugin_fetchPc_pc_27_7;
wire IBusCachedPlugin_fetchPc_pc_27_8;
wire IBusCachedPlugin_fetchPc_pc_27_9;
wire IBusCachedPlugin_fetchPc_pc_26_7;
wire IBusCachedPlugin_fetchPc_pc_26_8;
wire IBusCachedPlugin_fetchPc_pc_26_9;
wire IBusCachedPlugin_fetchPc_pc_25_7;
wire IBusCachedPlugin_fetchPc_pc_25_8;
wire IBusCachedPlugin_fetchPc_pc_25_9;
wire IBusCachedPlugin_fetchPc_pc_25_10;
wire IBusCachedPlugin_fetchPc_pc_24_6;
wire IBusCachedPlugin_fetchPc_pc_24_7;
wire IBusCachedPlugin_fetchPc_pc_24_8;
wire IBusCachedPlugin_fetchPc_pc_23_7;
wire IBusCachedPlugin_fetchPc_pc_22_8;
wire IBusCachedPlugin_fetchPc_pc_21_7;
wire IBusCachedPlugin_fetchPc_pc_21_8;
wire IBusCachedPlugin_fetchPc_pc_20_7;
wire IBusCachedPlugin_fetchPc_pc_20_8;
wire IBusCachedPlugin_fetchPc_pc_19_6;
wire IBusCachedPlugin_fetchPc_pc_19_7;
wire IBusCachedPlugin_fetchPc_pc_19_8;
wire IBusCachedPlugin_fetchPc_pc_18_6;
wire IBusCachedPlugin_fetchPc_pc_18_7;
wire IBusCachedPlugin_fetchPc_pc_18_8;
wire IBusCachedPlugin_fetchPc_pc_17_8;
wire IBusCachedPlugin_fetchPc_pc_16_7;
wire IBusCachedPlugin_fetchPc_pc_16_8;
wire IBusCachedPlugin_fetchPc_pc_15_7;
wire IBusCachedPlugin_fetchPc_pc_15_8;
wire IBusCachedPlugin_fetchPc_pc_14_6;
wire IBusCachedPlugin_fetchPc_pc_14_7;
wire IBusCachedPlugin_fetchPc_pc_14_8;
wire IBusCachedPlugin_fetchPc_pc_13_8;
wire IBusCachedPlugin_fetchPc_pc_13_9;
wire IBusCachedPlugin_fetchPc_pc_12_7;
wire IBusCachedPlugin_fetchPc_pc_11_12;
wire IBusCachedPlugin_fetchPc_pc_10_12;
wire IBusCachedPlugin_fetchPc_pc_9_12;
wire IBusCachedPlugin_fetchPc_pc_8_11;
wire IBusCachedPlugin_fetchPc_pc_8_12;
wire IBusCachedPlugin_fetchPc_pc_7_12;
wire IBusCachedPlugin_fetchPc_pc_6_10;
wire IBusCachedPlugin_fetchPc_pc_5_10;
wire IBusCachedPlugin_fetchPc_pc_4_10;
wire IBusCachedPlugin_fetchPc_pc_3_9;
wire IBusCachedPlugin_fetchPc_pc_3_10;
wire IBusCachedPlugin_fetchPc_pc_2_9;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_30_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_29_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_28_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_25_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_23_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_21_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_20_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_19_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_18_5;
wire _zz_CsrPlugin_csrMapping_writeDataSignal_16_5;
wire iBus_cmd_ready_5;
wire n24511_5;
wire n24511_6;
wire n19345_6;
wire n19345_7;
wire n19350_5;
wire n19354_5;
wire n19354_6;
wire n19355_6;
wire n19357_5;
wire n19357_6;
wire n19371_5;
wire n19646_7;
wire n19646_8;
wire n20605_9;
wire n20616_9;
wire _zz_execute_SHIFT_RIGHT_1_6_6;
wire _zz_execute_SHIFT_RIGHT_1_6_8;
wire _zz_execute_SHIFT_RIGHT_1_6_9;
wire _zz_execute_SHIFT_RIGHT_1_6_10;
wire _zz_execute_SHIFT_RIGHT_1_7_5;
wire _zz_execute_SHIFT_RIGHT_1_7_6;
wire _zz_execute_SHIFT_RIGHT_1_7_7;
wire _zz_execute_SHIFT_RIGHT_1_7_8;
wire _zz_execute_SHIFT_RIGHT_1_8_6;
wire _zz_execute_SHIFT_RIGHT_1_8_7;
wire _zz_execute_SHIFT_RIGHT_1_8_8;
wire _zz_execute_SHIFT_RIGHT_1_9_5;
wire _zz_execute_SHIFT_RIGHT_1_9_6;
wire _zz_execute_SHIFT_RIGHT_1_9_7;
wire _zz_execute_SHIFT_RIGHT_1_10_5;
wire _zz_execute_SHIFT_RIGHT_1_10_6;
wire _zz_execute_SHIFT_RIGHT_1_11_5;
wire _zz_execute_SHIFT_RIGHT_1_11_6;
wire _zz_execute_SHIFT_RIGHT_1_12_5;
wire _zz_execute_SHIFT_RIGHT_1_12_6;
wire _zz_execute_SHIFT_RIGHT_1_12_7;
wire _zz_execute_SHIFT_RIGHT_1_13_5;
wire _zz_execute_SHIFT_RIGHT_1_13_6;
wire _zz_execute_SHIFT_RIGHT_1_20_4;
wire _zz_execute_SHIFT_RIGHT_1_21_4;
wire _zz_execute_SHIFT_RIGHT_1_24_5;
wire _zz_execute_SHIFT_RIGHT_1_25_4;
wire _zz_execute_SHIFT_RIGHT_1_25_5;
wire _zz_execute_SHIFT_RIGHT_1_26_4;
wire _zz_execute_SHIFT_RIGHT_1_27_4;
wire _zz_execute_SHIFT_RIGHT_1_27_5;
wire CsrPlugin_pipelineLiberator_pcValids_0_8;
wire CsrPlugin_pipelineLiberator_pcValids_0_9;
wire decode_REGFILE_WRITE_VALID_7;
wire n20176_6;
wire n19631_9;
wire n19619_9;
wire n19616_9;
wire n19610_9;
wire _zz_memory_DivPlugin_div_result_3_10_11;
wire _zz_memory_DivPlugin_div_result_3_13_11;
wire execute_FullBarrelShifterPlugin_reversed_0_583;
wire execute_FullBarrelShifterPlugin_reversed_0_584;
wire execute_FullBarrelShifterPlugin_reversed_0_585;
wire execute_FullBarrelShifterPlugin_reversed_0_586;
wire execute_FullBarrelShifterPlugin_reversed_0_587;
wire execute_FullBarrelShifterPlugin_reversed_0_588;
wire execute_FullBarrelShifterPlugin_reversed_0_589;
wire execute_FullBarrelShifterPlugin_reversed_0_590;
wire execute_FullBarrelShifterPlugin_reversed_0_591;
wire execute_FullBarrelShifterPlugin_reversed_0_592;
wire execute_FullBarrelShifterPlugin_reversed_0_593;
wire execute_FullBarrelShifterPlugin_reversed_0_594;
wire execute_FullBarrelShifterPlugin_reversed_0_595;
wire execute_FullBarrelShifterPlugin_reversed_0_596;
wire execute_FullBarrelShifterPlugin_reversed_0_598;
wire _zz_execute_SHIFT_RIGHT_1_1_9;
wire _zz_execute_SHIFT_RIGHT_1_2_9;
wire _zz_execute_SHIFT_RIGHT_1_3_8;
wire _zz_execute_SHIFT_RIGHT_1_4_9;
wire _zz_execute_SHIFT_RIGHT_1_5_9;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_8;
wire execute_BRANCH_DO_9;
wire _zz_decode_RS2_30_9;
wire _zz_decode_RS2_12_9;
wire _zz_decode_RS2_3_9;
wire _zz_decode_RS2_3_10;
wire _zz_decode_RS2_1_31_6;
wire _zz_decode_RS2_1_30_6;
wire _zz_decode_RS2_1_29_6;
wire _zz_decode_RS2_1_28_6;
wire _zz_decode_RS2_1_27_6;
wire _zz_decode_RS2_1_26_6;
wire _zz_decode_RS2_1_25_6;
wire _zz_decode_RS2_1_24_6;
wire _zz_decode_RS2_1_23_6;
wire _zz_decode_RS2_1_22_6;
wire _zz_decode_RS2_1_21_6;
wire _zz_decode_RS2_1_20_6;
wire _zz_decode_RS2_1_19_6;
wire _zz_decode_RS2_1_18_6;
wire _zz_decode_RS2_1_17_6;
wire _zz_decode_RS2_1_16_6;
wire _zz_decode_RS2_1_15_6;
wire _zz_decode_RS2_1_14_6;
wire _zz_decode_RS2_1_13_6;
wire _zz_decode_RS2_1_12_6;
wire _zz_decode_RS2_1_11_6;
wire _zz_decode_RS2_1_10_6;
wire _zz_decode_RS2_1_9_6;
wire _zz_decode_RS2_1_8_6;
wire _zz_decode_RS2_1_7_6;
wire _zz_decode_RS2_1_6_6;
wire _zz_decode_RS2_1_5_6;
wire _zz_decode_RS2_1_4_6;
wire _zz_decode_RS2_1_3_6;
wire _zz_decode_RS2_1_2_6;
wire _zz_decode_RS2_1_1_6;
wire _zz_decode_RS2_1_0_6;
wire decode_INSTRUCTION_ANTICIPATED_24_9;
wire decode_INSTRUCTION_ANTICIPATED_24_11;
wire decode_INSTRUCTION_ANTICIPATED_24_12;
wire decode_INSTRUCTION_ANTICIPATED_24_13;
wire decode_INSTRUCTION_ANTICIPATED_24_14;
wire _zz_decode_RS2_2_31_10;
wire _zz_decode_RS2_2_30_9;
wire _zz_decode_RS2_2_30_10;
wire _zz_decode_RS2_2_30_11;
wire _zz_decode_RS2_2_29_7;
wire _zz_decode_RS2_2_28_7;
wire _zz_decode_RS2_2_27_12;
wire _zz_decode_RS2_2_17_8;
wire _zz_decode_RS2_2_14_8;
wire _zz_decode_RS2_2_12_8;
wire _zz_decode_RS2_2_11_8;
wire _zz_decode_RS2_2_10_8;
wire _zz_decode_RS2_2_8_8;
wire _zz_decode_RS2_2_6_7;
wire _zz_decode_RS2_2_5_7;
wire _zz_decode_RS2_2_5_8;
wire _zz_decode_RS2_2_4_8;
wire _zz_decode_RS2_2_2_7;
wire _zz_decode_RS2_2_1_8;
wire _zz_decode_RS2_2_0_7;
wire IBusCachedPlugin_fetchPc_output_fire_13;
wire IBusCachedPlugin_fetchPc_output_fire_14;
wire IBusCachedPlugin_fetchPc_output_fire_15;
wire IBusCachedPlugin_fetchPc_output_fire_16;
wire IBusCachedPlugin_fetchPc_output_fire_17;
wire IBusCachedPlugin_fetchPc_output_fire_18;
wire IBusCachedPlugin_fetchPc_output_fire_19;
wire IBusCachedPlugin_fetchPc_output_fire_20;
wire IBusCachedPlugin_fetchPc_output_fire_21;
wire IBusCachedPlugin_fetchPc_output_fire_22;
wire IBusCachedPlugin_fetchPc_pc_31_12;
wire IBusCachedPlugin_fetchPc_pc_31_13;
wire IBusCachedPlugin_fetchPc_pc_31_14;
wire IBusCachedPlugin_fetchPc_pc_30_11;
wire IBusCachedPlugin_fetchPc_pc_30_12;
wire IBusCachedPlugin_fetchPc_pc_30_14;
wire IBusCachedPlugin_fetchPc_pc_29_10;
wire IBusCachedPlugin_fetchPc_pc_28_9;
wire IBusCachedPlugin_fetchPc_pc_27_10;
wire IBusCachedPlugin_fetchPc_pc_26_10;
wire IBusCachedPlugin_fetchPc_pc_25_12;
wire IBusCachedPlugin_fetchPc_pc_22_9;
wire IBusCachedPlugin_fetchPc_pc_19_9;
wire IBusCachedPlugin_fetchPc_pc_8_13;
wire IBusCachedPlugin_fetchPc_pc_7_13;
wire IBusCachedPlugin_fetchPc_pc_6_11;
wire IBusCachedPlugin_fetchPc_pc_5_11;
wire n19354_7;
wire n19354_8;
wire n19354_9;
wire n19366_6;
wire n19646_9;
wire n19646_10;
wire n19646_11;
wire n19646_12;
wire _zz_execute_SHIFT_RIGHT_1_6_11;
wire _zz_execute_SHIFT_RIGHT_1_6_12;
wire _zz_execute_SHIFT_RIGHT_1_6_13;
wire _zz_execute_SHIFT_RIGHT_1_7_9;
wire _zz_execute_SHIFT_RIGHT_1_7_10;
wire _zz_execute_SHIFT_RIGHT_1_7_11;
wire _zz_execute_SHIFT_RIGHT_1_7_12;
wire _zz_execute_SHIFT_RIGHT_1_8_9;
wire _zz_execute_SHIFT_RIGHT_1_9_8;
wire _zz_execute_SHIFT_RIGHT_1_10_7;
wire _zz_execute_SHIFT_RIGHT_1_11_7;
wire _zz_execute_SHIFT_RIGHT_1_12_8;
wire _zz_execute_SHIFT_RIGHT_1_12_9;
wire _zz_execute_SHIFT_RIGHT_1_13_7;
wire _zz_execute_SHIFT_RIGHT_1_13_8;
wire execute_FullBarrelShifterPlugin_reversed_0_599;
wire execute_FullBarrelShifterPlugin_reversed_0_600;
wire execute_FullBarrelShifterPlugin_reversed_0_601;
wire execute_FullBarrelShifterPlugin_reversed_0_603;
wire execute_FullBarrelShifterPlugin_reversed_0_604;
wire execute_FullBarrelShifterPlugin_reversed_0_605;
wire execute_FullBarrelShifterPlugin_reversed_0_606;
wire execute_FullBarrelShifterPlugin_reversed_0_607;
wire execute_FullBarrelShifterPlugin_reversed_0_608;
wire execute_FullBarrelShifterPlugin_reversed_0_609;
wire execute_FullBarrelShifterPlugin_reversed_0_610;
wire execute_FullBarrelShifterPlugin_reversed_0_611;
wire execute_FullBarrelShifterPlugin_reversed_0_612;
wire execute_FullBarrelShifterPlugin_reversed_0_613;
wire execute_FullBarrelShifterPlugin_reversed_0_614;
wire execute_FullBarrelShifterPlugin_reversed_0_615;
wire execute_FullBarrelShifterPlugin_reversed_0_616;
wire execute_FullBarrelShifterPlugin_reversed_0_618;
wire execute_FullBarrelShifterPlugin_reversed_0_619;
wire execute_FullBarrelShifterPlugin_reversed_0_620;
wire execute_FullBarrelShifterPlugin_reversed_0_622;
wire execute_FullBarrelShifterPlugin_reversed_0_623;
wire execute_FullBarrelShifterPlugin_reversed_0_624;
wire execute_FullBarrelShifterPlugin_reversed_0_625;
wire execute_FullBarrelShifterPlugin_reversed_0_627;
wire execute_FullBarrelShifterPlugin_reversed_0_628;
wire execute_FullBarrelShifterPlugin_reversed_0_629;
wire execute_FullBarrelShifterPlugin_reversed_0_631;
wire execute_FullBarrelShifterPlugin_reversed_0_632;
wire execute_FullBarrelShifterPlugin_reversed_0_633;
wire execute_FullBarrelShifterPlugin_reversed_0_634;
wire execute_FullBarrelShifterPlugin_reversed_0_635;
wire execute_FullBarrelShifterPlugin_reversed_0_636;
wire _zz_execute_SHIFT_RIGHT_1_3_9;
wire _zz_execute_SHIFT_RIGHT_1_4_10;
wire decode_INSTRUCTION_ANTICIPATED_24_15;
wire decode_INSTRUCTION_ANTICIPATED_24_16;
wire decode_INSTRUCTION_ANTICIPATED_24_17;
wire decode_INSTRUCTION_ANTICIPATED_24_18;
wire IBusCachedPlugin_fetchPc_output_fire_23;
wire IBusCachedPlugin_fetchPc_output_fire_24;
wire IBusCachedPlugin_fetchPc_output_fire_25;
wire IBusCachedPlugin_fetchPc_output_fire_26;
wire IBusCachedPlugin_fetchPc_output_fire_27;
wire IBusCachedPlugin_fetchPc_output_fire_28;
wire IBusCachedPlugin_fetchPc_output_fire_29;
wire IBusCachedPlugin_fetchPc_output_fire_30;
wire IBusCachedPlugin_fetchPc_output_fire_31;
wire IBusCachedPlugin_fetchPc_pc_31_15;
wire n19646_13;
wire _zz_execute_SHIFT_RIGHT_1_7_13;
wire execute_FullBarrelShifterPlugin_reversed_0_637;
wire execute_FullBarrelShifterPlugin_reversed_0_638;
wire execute_FullBarrelShifterPlugin_reversed_0_639;
wire execute_FullBarrelShifterPlugin_reversed_0_640;
wire execute_FullBarrelShifterPlugin_reversed_0_642;
wire execute_FullBarrelShifterPlugin_reversed_0_643;
wire execute_FullBarrelShifterPlugin_reversed_0_644;
wire execute_FullBarrelShifterPlugin_reversed_0_645;
wire execute_FullBarrelShifterPlugin_reversed_0_646;
wire execute_FullBarrelShifterPlugin_reversed_0_648;
wire execute_FullBarrelShifterPlugin_reversed_0_649;
wire execute_FullBarrelShifterPlugin_reversed_0_650;
wire execute_FullBarrelShifterPlugin_reversed_0_651;
wire execute_FullBarrelShifterPlugin_reversed_0_652;
wire execute_FullBarrelShifterPlugin_reversed_0_653;
wire execute_FullBarrelShifterPlugin_reversed_0_654;
wire execute_FullBarrelShifterPlugin_reversed_0_657;
wire execute_FullBarrelShifterPlugin_reversed_0_660;
wire execute_FullBarrelShifterPlugin_reversed_0_661;
wire execute_FullBarrelShifterPlugin_reversed_0_663;
wire IBusCachedPlugin_fetchPc_output_fire_33;
wire IBusCachedPlugin_fetchPc_output_fire_34;
wire IBusCachedPlugin_fetchPc_output_fire_35;
wire IBusCachedPlugin_fetchPc_output_fire_36;
wire execute_FullBarrelShifterPlugin_reversed_0_664;
wire execute_FullBarrelShifterPlugin_reversed_0_666;
wire execute_FullBarrelShifterPlugin_reversed_0_668;
wire execute_FullBarrelShifterPlugin_reversed_0_671;
wire execute_FullBarrelShifterPlugin_reversed_0_673;
wire IBusCachedPlugin_fetchPc_pc_30_16;
wire IBusCachedPlugin_fetchPc_pc_4_12;
wire IBusCachedPlugin_fetchPc_pc_7_15;
wire _zz_decode_RS2_16_9;
wire _zz_decode_RS2_18_9;
wire _zz_decode_RS2_19_9;
wire _zz_decode_RS2_20_9;
wire _zz_decode_RS2_21_9;
wire _zz_decode_RS2_23_9;
wire _zz_decode_RS2_28_9;
wire _zz_decode_RS2_29_9;
wire _zz_decode_RS2_30_11;
wire _zz_decode_RS2_2_17_10;
wire _zz_execute_SHIFT_RIGHT_1_6_15;
wire _zz_memory_DivPlugin_div_result_3_29_13;
wire _zz_memory_DivPlugin_div_result_3_22_13;
wire toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6;
wire n19348_7;
wire n19355_8;
wire n19366_8;
wire n19616_11;
wire n24813_5;
wire n18009_7;
wire n24506_5;
wire IBusCachedPlugin_fetchPc_pc_30_18;
wire decode_RS1_0_9;
wire decode_RS2_0_9;
wire decode_RS2_6_9;
wire decode_RS2_7_9;
wire _zz_decode_RS2_2_15_8;
wire _zz_memory_DivPlugin_div_result_3_26_12;
wire _zz_memory_DivPlugin_div_result_3_25_12;
wire n19610_12;
wire IBusCachedPlugin_fetchPc_pc_10_14;
wire IBusCachedPlugin_fetchPc_pc_11_14;
wire _zz__zz_decode_IS_RS2_SIGNED_97;
wire _zz__zz_decode_IS_RS2_SIGNED_2;
wire decode_INSTRUCTION_ANTICIPATED_24_20;
wire n17975_5;
wire _zz_memory_DivPlugin_div_result_3_20_12;
wire _zz_memory_DivPlugin_div_result_3_19_12;
wire IBusCachedPlugin_fetchPc_pc_25_14;
wire writeBack_arbitration_isValid_10;
wire n19373_6;
wire _zz_execute_SHIFT_RIGHT_1_4_12;
wire _zz__zz_decode_IS_RS2_SIGNED_68_0_7;
wire execute_FullBarrelShifterPlugin_reversed_0_675;
wire _zz_execute_SHIFT_RIGHT_1_15_7;
wire _zz_execute_SHIFT_RIGHT_1_13_10;
wire _zz_execute_SHIFT_RIGHT_1_12_11;
wire _zz_execute_SHIFT_RIGHT_1_30_6;
wire n19631_11;
wire n19635_10;
wire n19625_10;
wire decode_RS2_5_9;
wire CsrPlugin_mepc_31_10;
wire CsrPlugin_mstatus_MPP_1_10;
wire IBusCachedPlugin_fetchPc_pc_31_17;
wire n24524_6;
wire CsrPlugin_pipelineLiberator_pcValids_2_8;
wire CsrPlugin_pipelineLiberator_pcValids_1_9;
wire IBusCachedPlugin_fetchPc_pc_17_10;
wire execute_FullBarrelShifterPlugin_reversed_0_677;
wire IBusCachedPlugin_fetchPc_pc_19_11;
wire IBusCachedPlugin_fetchPc_pc_26_12;
wire IBusCachedPlugin_fetchPc_pc_27_12;
wire IBusCachedPlugin_fetchPc_pc_29_12;
wire IBusCachedPlugin_fetchPc_pc_30_20;
wire IBusCachedPlugin_fetchPc_pc_31_19;
wire memory_arbitration_isValid_11;
wire decode_RS1_1_9;
wire decode_RS1_5_9;
wire decode_RS1_0_11;
wire decode_RS1_1_11;
wire decode_RS1_5_11;
wire decode_RS1_17_9;
wire decode_RS1_24_9;
wire decode_RS1_31_12;
wire decode_RS2_0_11;
wire decode_RS2_6_11;
wire decode_RS2_7_11;
wire decode_RS2_17_9;
wire decode_RS2_24_9;
wire decode_RS2_31_12;
wire n19607_10;
wire n19611_11;
wire n19612_10;
wire n19617_10;
wire n19620_10;
wire n19623_10;
wire n19610_14;
wire n19616_13;
wire n19619_11;
wire n19626_10;
wire n19628_10;
wire n19629_10;
wire n19631_13;
wire n19636_9;
wire n19375_6;
wire n19368_6;
wire n19365_6;
wire n19353_6;
wire n17813_8;
wire IBusCachedPlugin_fetchPc_pc_9_14;
wire IBusCachedPlugin_fetchPc_pc_22_11;
wire n18909_11;
wire memory_DivPlugin_rs1_31_10;
wire _zz_decode_RS2_25_9;
wire IBusCachedPlugin_fetchPc_output_fire_38;
wire n18875_9;
wire _zz_decode_RS2_2_8_10;
wire _zz_decode_RS2_2_9_9;
wire _zz_decode_RS2_2_10_10;
wire _zz_decode_RS2_2_11_10;
wire _zz_decode_RS2_2_12_10;
wire _zz_decode_RS2_2_13_10;
wire _zz_decode_RS2_2_14_10;
wire _zz_decode_RS2_2_17_12;
wire _zz_decode_RS2_2_24_9;
wire _zz_decode_RS2_2_27_14;
wire _zz_decode_RS2_2_0_9;
wire _zz_decode_RS2_2_1_10;
wire _zz_decode_RS2_2_3_9;
wire _zz_decode_RS2_2_4_10;
wire _zz_decode_RS2_2_8_12;
wire _zz_decode_RS2_2_10_12;
wire _zz_decode_RS2_2_11_12;
wire _zz_decode_RS2_2_12_12;
wire _zz_decode_RS2_2_13_12;
wire _zz_decode_RS2_2_14_12;
wire _zz_decode_RS2_2_31_12;
wire IBusCachedPlugin_fetchPc_output_fire_40;
wire _zz_decode_RS2_2_28_9;
wire _zz_decode_RS2_2_29_9;
wire _zz_decode_RS2_2_30_13;
wire _zz_decode_RS2_2_31_14;
wire _zz_decode_RS2_2_18_9;
wire _zz_decode_RS2_2_19_9;
wire _zz_decode_RS2_2_20_9;
wire _zz_decode_RS2_2_21_9;
wire _zz_decode_RS2_2_22_10;
wire _zz_decode_RS2_2_25_9;
wire _zz_decode_RS2_2_26_9;
wire _zz_decode_RS2_2_27_16;
wire memory_to_writeBack_INSTRUCTION_29_8;
wire execute_FullBarrelShifterPlugin_reversed_0_679;
wire execute_FullBarrelShifterPlugin_reversed_0_681;
wire execute_FullBarrelShifterPlugin_reversed_0_683;
wire execute_FullBarrelShifterPlugin_reversed_0_685;
wire execute_FullBarrelShifterPlugin_reversed_0_687;
wire execute_FullBarrelShifterPlugin_reversed_0_689;
wire execute_FullBarrelShifterPlugin_reversed_0_691;
wire _zz_execute_SHIFT_RIGHT_1_31_5;
wire n11_8;
wire n11_10;
wire n21_7;
wire n21_9;
wire n12_6;
wire n20_6;
wire n13_6;
wire n19_6;
wire n14_6;
wire n18_6;
wire n30_6;
wire n2_73;
wire n2_75;
wire n3_8;
wire n29_6;
wire n4_6;
wire n28_6;
wire n5_6;
wire n27_6;
wire n6_6;
wire n26_6;
wire n7_6;
wire n8_6;
wire n24_6;
wire n9_6;
wire n23_6;
wire n24511_9;
wire IBusCachedPlugin_fetchPc_pc_13_11;
wire IBusCachedPlugin_fetchPc_pc_26_14;
wire IBusCachedPlugin_fetchPc_pc_27_14;
wire IBusCachedPlugin_fetchPc_pc_29_14;
wire IBusCachedPlugin_fetchPc_pc_30_22;
wire IBusCachedPlugin_fetchPc_inc_10;
wire IBusCachedPlugin_iBusRsp_stages_2_input_ready;
wire n17863_7;
wire execute_arbitration_isValid_10;
wire decode_REGFILE_WRITE_VALID_9;
wire n19146_7;
wire when_CsrPlugin_l1390;
wire n20108_7;
wire decode_to_execute_PC_31_8;
wire when_IBusCachedPlugin_l256_7;
wire when_IBusCachedPlugin_l256;
wire n19345_11;
wire _zz_decode_RS2_2_23_13;
wire _zz__zz_decode_IS_RS2_SIGNED_15;
wire execute_FullBarrelShifterPlugin_reversed_0_693;
wire IBusCachedPlugin_fetchPc_booted;
wire toplevel_dataCache_1_io_mem_cmd_rValidN;
wire _zz_10;
wire HazardSimplePlugin_writeBackBuffer_valid;
wire CsrPlugin_mie_MEIE;
wire CsrPlugin_mie_MTIE;
wire CsrPlugin_mie_MSIE;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
wire CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
wire CsrPlugin_interrupt_valid;
wire CsrPlugin_pipelineLiberator_pcValids_0;
wire CsrPlugin_pipelineLiberator_pcValids_1;
wire CsrPlugin_pipelineLiberator_pcValids_2;
wire CsrPlugin_hadException;
wire _zz_iBus_rsp_valid;
wire _zz_dBus_rsp_valid;
wire toplevel_dataCache_1_io_mem_cmd_rData_wr;
wire CsrPlugin_mip_MEIP;
wire CsrPlugin_mip_MSIP;
wire memory_DivPlugin_div_done;
wire memory_DivPlugin_div_needRevert;
wire decode_to_execute_SRC_USE_SUB_LESS;
wire decode_to_execute_MEMORY_ENABLE;
wire execute_to_memory_MEMORY_ENABLE;
wire memory_to_writeBack_MEMORY_ENABLE;
wire decode_to_execute_REGFILE_WRITE_VALID;
wire execute_to_memory_REGFILE_WRITE_VALID;
wire memory_to_writeBack_REGFILE_WRITE_VALID;
wire decode_to_execute_BYPASSABLE_EXECUTE_STAGE;
wire decode_to_execute_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_BYPASSABLE_MEMORY_STAGE;
wire execute_to_memory_MEMORY_WR;
wire decode_to_execute_MEMORY_MANAGMENT;
wire decode_to_execute_SRC_LESS_UNSIGNED;
wire decode_to_execute_IS_CSR;
wire decode_to_execute_IS_MUL;
wire execute_to_memory_IS_MUL;
wire memory_to_writeBack_IS_MUL;
wire decode_to_execute_IS_DIV;
wire execute_to_memory_IS_DIV;
wire decode_to_execute_SRC2_FORCE_ZERO;
wire decode_to_execute_PREDICTION_HAD_BRANCHED2;
wire decode_to_execute_CSR_WRITE_OPCODE;
wire execute_to_memory_BRANCH_DO;
wire execute_CsrPlugin_csr_3264;
wire execute_CsrPlugin_csr_768;
wire execute_CsrPlugin_csr_836;
wire execute_CsrPlugin_csr_772;
wire execute_CsrPlugin_csr_773;
wire execute_CsrPlugin_csr_833;
wire execute_CsrPlugin_csr_834;
wire execute_CsrPlugin_csr_835;
wire execute_CsrPlugin_csr_3008;
wire execute_CsrPlugin_csr_4032;
wire IBusCachedPlugin_fetchPc_inc;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1;
wire _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid;
wire CsrPlugin_mstatus_MIE;
wire CsrPlugin_mstatus_MPIE;
wire execute_arbitration_isValid;
wire memory_arbitration_isValid;
wire writeBack_arbitration_isValid;
wire CsrPlugin_mcause_interrupt;
wire decode_to_execute_IS_RS1_SIGNED;
wire _zz_execute_SrcPlugin_addSub_0_2;
wire _zz_execute_SrcPlugin_addSub_1_2;
wire _zz_execute_SrcPlugin_addSub_2_2;
wire _zz_execute_SrcPlugin_addSub_3_2;
wire _zz_execute_SrcPlugin_addSub_4_2;
wire _zz_execute_SrcPlugin_addSub_5_2;
wire _zz_execute_SrcPlugin_addSub_6_2;
wire _zz_execute_SrcPlugin_addSub_7_2;
wire _zz_execute_SrcPlugin_addSub_8_2;
wire _zz_execute_SrcPlugin_addSub_9_2;
wire _zz_execute_SrcPlugin_addSub_10_2;
wire _zz_execute_SrcPlugin_addSub_11_2;
wire _zz_execute_SrcPlugin_addSub_12_2;
wire _zz_execute_SrcPlugin_addSub_13_2;
wire _zz_execute_SrcPlugin_addSub_14_2;
wire _zz_execute_SrcPlugin_addSub_15_2;
wire _zz_execute_SrcPlugin_addSub_16_2;
wire _zz_execute_SrcPlugin_addSub_17_2;
wire _zz_execute_SrcPlugin_addSub_18_2;
wire _zz_execute_SrcPlugin_addSub_19_2;
wire _zz_execute_SrcPlugin_addSub_20_2;
wire _zz_execute_SrcPlugin_addSub_21_2;
wire _zz_execute_SrcPlugin_addSub_22_2;
wire _zz_execute_SrcPlugin_addSub_23_2;
wire _zz_execute_SrcPlugin_addSub_24_2;
wire _zz_execute_SrcPlugin_addSub_25_2;
wire _zz_execute_SrcPlugin_addSub_26_2;
wire _zz_execute_SrcPlugin_addSub_27_2;
wire _zz_execute_SrcPlugin_addSub_28_2;
wire _zz_execute_SrcPlugin_addSub_29_2;
wire _zz_execute_SrcPlugin_addSub_30_2;
wire _zz_execute_SrcPlugin_addSub_31_0_COUT;
wire IBusCachedPlugin_predictionJumpInterface_payload_2_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_3_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_4_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_5_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_6_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_7_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_8_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_9_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_10_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_11_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_12_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_13_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_14_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_15_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_16_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_17_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_18_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_19_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_20_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_21_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_22_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_23_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_24_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_25_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_26_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_27_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_28_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_29_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_30_3;
wire IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT;
wire execute_BranchPlugin_branchAdder_0_2;
wire execute_BranchPlugin_branchAdder_1_2;
wire execute_BranchPlugin_branchAdder_2_2;
wire execute_BranchPlugin_branchAdder_3_2;
wire execute_BranchPlugin_branchAdder_4_2;
wire execute_BranchPlugin_branchAdder_5_2;
wire execute_BranchPlugin_branchAdder_6_2;
wire execute_BranchPlugin_branchAdder_7_2;
wire execute_BranchPlugin_branchAdder_8_2;
wire execute_BranchPlugin_branchAdder_9_2;
wire execute_BranchPlugin_branchAdder_10_2;
wire execute_BranchPlugin_branchAdder_11_2;
wire execute_BranchPlugin_branchAdder_12_2;
wire execute_BranchPlugin_branchAdder_13_2;
wire execute_BranchPlugin_branchAdder_14_2;
wire execute_BranchPlugin_branchAdder_15_2;
wire execute_BranchPlugin_branchAdder_16_2;
wire execute_BranchPlugin_branchAdder_17_2;
wire execute_BranchPlugin_branchAdder_18_2;
wire execute_BranchPlugin_branchAdder_19_2;
wire execute_BranchPlugin_branchAdder_20_2;
wire execute_BranchPlugin_branchAdder_21_2;
wire execute_BranchPlugin_branchAdder_22_2;
wire execute_BranchPlugin_branchAdder_23_2;
wire execute_BranchPlugin_branchAdder_24_2;
wire execute_BranchPlugin_branchAdder_25_2;
wire execute_BranchPlugin_branchAdder_26_2;
wire execute_BranchPlugin_branchAdder_27_2;
wire execute_BranchPlugin_branchAdder_28_2;
wire execute_BranchPlugin_branchAdder_29_2;
wire execute_BranchPlugin_branchAdder_30_2;
wire execute_BranchPlugin_branchAdder_31_0_COUT;
wire n16069_1;
wire n16069_2;
wire n16068_1;
wire n16068_2;
wire n16067_1;
wire n16067_2;
wire n16066_1;
wire n16066_2;
wire n16065_1;
wire n16065_2;
wire n16064_1;
wire n16064_0_COUT;
wire writeBack_MulPlugin_result_32_3;
wire writeBack_MulPlugin_result_33_3;
wire writeBack_MulPlugin_result_34_3;
wire writeBack_MulPlugin_result_35_3;
wire writeBack_MulPlugin_result_36_3;
wire writeBack_MulPlugin_result_37_3;
wire writeBack_MulPlugin_result_38_3;
wire writeBack_MulPlugin_result_39_3;
wire writeBack_MulPlugin_result_40_3;
wire writeBack_MulPlugin_result_41_3;
wire writeBack_MulPlugin_result_42_3;
wire writeBack_MulPlugin_result_43_3;
wire writeBack_MulPlugin_result_44_3;
wire writeBack_MulPlugin_result_45_3;
wire writeBack_MulPlugin_result_46_3;
wire writeBack_MulPlugin_result_47_3;
wire writeBack_MulPlugin_result_48_3;
wire writeBack_MulPlugin_result_49_3;
wire writeBack_MulPlugin_result_50_3;
wire writeBack_MulPlugin_result_51_3;
wire writeBack_MulPlugin_result_52_3;
wire writeBack_MulPlugin_result_53_3;
wire writeBack_MulPlugin_result_54_3;
wire writeBack_MulPlugin_result_55_3;
wire writeBack_MulPlugin_result_56_3;
wire writeBack_MulPlugin_result_57_3;
wire writeBack_MulPlugin_result_58_3;
wire writeBack_MulPlugin_result_59_3;
wire writeBack_MulPlugin_result_60_3;
wire writeBack_MulPlugin_result_61_3;
wire writeBack_MulPlugin_result_62_3;
wire writeBack_MulPlugin_result_63_0_COUT;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3;
wire memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT;
wire n14880_1_SUM;
wire n14880_3;
wire n14881_1_SUM;
wire n14881_3;
wire n14882_1_SUM;
wire n14882_3;
wire n14883_1_SUM;
wire n14883_3;
wire n14884_1_SUM;
wire n14884_3;
wire n14886_1_SUM;
wire n14886_3;
wire n14887_1_SUM;
wire n14887_3;
wire n14888_1_SUM;
wire n14888_3;
wire n14889_1_SUM;
wire n14889_3;
wire n14890_1_SUM;
wire n14890_3;
wire n14893_1_SUM;
wire n14893_3;
wire n14894_1_SUM;
wire n14894_3;
wire n14895_1_SUM;
wire n14895_3;
wire n14896_1_SUM;
wire n14896_3;
wire n14897_1_SUM;
wire n14897_3;
wire n14899_1_SUM;
wire n14899_3;
wire n14900_1_SUM;
wire n14900_3;
wire n14901_1_SUM;
wire n14901_3;
wire n14902_1_SUM;
wire n14902_3;
wire n14903_1_SUM;
wire n14903_3;
wire n14908_1_SUM;
wire n14908_3;
wire n14909_1_SUM;
wire n14909_3;
wire n14910_1_SUM;
wire n14910_3;
wire n14911_1_SUM;
wire n14911_3;
wire n14912_1_SUM;
wire n14912_3;
wire n14914_1_SUM;
wire n14914_3;
wire n14915_1_SUM;
wire n14915_3;
wire n14916_1_SUM;
wire n14916_3;
wire n14917_1_SUM;
wire n14917_3;
wire n14918_1_SUM;
wire n14918_3;
wire n14923_1_SUM;
wire n14923_3;
wire n14924_1_SUM;
wire n14924_3;
wire n14925_1_SUM;
wire n14925_3;
wire n14926_1_SUM;
wire n14926_3;
wire n14927_1_SUM;
wire n14927_3;
wire n14929_1_SUM;
wire n14929_3;
wire n14930_1_SUM;
wire n14930_3;
wire n14931_1_SUM;
wire n14931_3;
wire n14932_1_SUM;
wire n14932_3;
wire n14933_1_SUM;
wire n14933_3;
wire n14471_1_SUM;
wire n14471_3;
wire n14472_1_SUM;
wire n14472_3;
wire n14473_1_SUM;
wire n14473_3;
wire n14474_1_SUM;
wire n14474_3;
wire n14475_1_SUM;
wire n14475_3;
wire n14476_1_SUM;
wire n14476_3;
wire n14477_1_SUM;
wire n14477_3;
wire n14478_1_SUM;
wire n14478_3;
wire n14479_1_SUM;
wire n14479_3;
wire n14480_1_SUM;
wire n14480_3;
wire n14481_1_SUM;
wire n14481_3;
wire n14482_1_SUM;
wire n14482_3;
wire n14483_1_SUM;
wire n14483_3;
wire n14484_1_SUM;
wire n14484_3;
wire n14485_1_SUM;
wire n14485_3;
wire n14486_1_SUM;
wire n14486_3;
wire n14487_1_SUM;
wire n14487_3;
wire n14488_1_SUM;
wire n14488_3;
wire n14489_1_SUM;
wire n14489_3;
wire n14490_1_SUM;
wire n14490_3;
wire n14491_1_SUM;
wire n14491_3;
wire n14492_1_SUM;
wire n14492_3;
wire n14493_1_SUM;
wire n14493_3;
wire n14494_1_SUM;
wire n14494_3;
wire n14495_1_SUM;
wire n14495_3;
wire n14496_1_SUM;
wire n14496_3;
wire n14497_1_SUM;
wire n14497_3;
wire n14498_1_SUM;
wire n14498_3;
wire n14499_1_SUM;
wire n14499_3;
wire n14500_1_SUM;
wire n14500_3;
wire n14501_1_SUM;
wire n14501_3;
wire n14502_1_SUM;
wire n14502_3;
wire n18879_6;
wire n18880_6;
wire n18881_6;
wire n18882_6;
wire n18883_6;
wire n18884_6;
wire n18885_6;
wire n18886_6;
wire n18887_6;
wire n18888_6;
wire n18889_6;
wire n18890_6;
wire n18891_6;
wire n18892_6;
wire n18893_6;
wire n18894_6;
wire n18895_6;
wire n18896_6;
wire n18897_6;
wire n18898_6;
wire n18899_6;
wire n18900_6;
wire n18901_6;
wire n18902_6;
wire n18903_6;
wire n18904_6;
wire n18905_6;
wire n18906_6;
wire n18907_6;
wire n18908_6;
wire n18909_6;
wire externalInterruptArray_regNext_1_7;
wire n17954_6;
wire _zz_when_InstructionCache_l342;
wire decodeStage_hit_valid;
wire lineLoader_write_tag_0_valid_5;
wire lineLoader_flushPending_9;
wire lineLoader_flushPending;
wire stageB_request_wr;
wire stageB_unaligned;
wire loader_valid_regNext;
wire dataCache_1_io_cpu_execute_refilling;
wire stageB_flusher_waitDone;
wire n1546_5;
wire io_mem_cmd_payload_address_4_5;
wire n4_6_0;
wire n1248_5;
wire stage0_mask_3_3;
wire dataCache_1_io_mem_cmd_valid;
wire io_mem_cmd_payload_size_2_7;
wire [31:0] _zz_execute_SrcPlugin_addSub_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_3;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_13;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_31;
wire [12:12] _zz__zz_decode_IS_RS2_SIGNED_42;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_68;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_113;
wire [31:0] _zz_decode_RS2;
wire [31:0] decode_RS2;
wire [31:0] decode_RS1;
wire [31:0] _zz_decode_RS2_1;
wire [24:15] decode_INSTRUCTION_ANTICIPATED;
wire [31:0] _zz_decode_RS2_2;
wire [31:2] IBusCachedPlugin_fetchPc_pc;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size;
wire [31:8] _zz_execute_MEMORY_STORE_DATA_RF;
wire [29:29] _zz_decode_IS_RS2_SIGNED;
wire [11:2] execute_SrcPlugin_addSub;
wire [31:0] execute_BranchPlugin_branch_src1;
wire [31:0] execute_BranchPlugin_branch_src2;
wire [3:0] CsrPlugin_trapCause;
wire [31:0] _zz_CsrPlugin_csrMapping_writeDataSignal;
wire [16:16] execute_MulPlugin_aHigh;
wire [16:16] execute_MulPlugin_bHigh;
wire [31:0] memory_DivPlugin_div_stage_0_outRemainder;
wire [1:0] _zz_externalInterrupt;
wire [31:1] _zz_execute_SHIFT_RIGHT_1;
wire [31:2] _zz_execute_SRC1;
wire [4:0] _zz_execute_SRC2_4;
wire [24:24] _zz__zz_decode_IS_RS2_SIGNED_9;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_18;
wire [17:17] _zz__zz_decode_IS_RS2_SIGNED_28;
wire [9:9] _zz__zz_decode_IS_RS2_SIGNED_82;
wire [2:2] _zz__zz_decode_IS_RS2_SIGNED_121;
wire [31:1] _zz_memory_DivPlugin_div_result_3;
wire [31:0] lastStageRegFileWrite_payload_data;
wire [4:0] lastStageRegFileWrite_payload_address;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_92;
wire [0:0] _zz__zz_decode_IS_RS2_SIGNED_6;
wire [30:15] execute_FullBarrelShifterPlugin_reversed;
wire [31:2] IBusCachedPlugin_fetchPc_pcReg;
wire [5:0] memory_DivPlugin_div_counter_value;
wire [31:0] _zz_CsrPlugin_csrMapping_readDataInit;
wire [0:0] _zz_dBusWishbone_ADR_0;
wire [31:2] _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload;
wire [31:2] toplevel_dataCache_1_io_mem_cmd_rData_address;
wire [31:0] toplevel_dataCache_1_io_mem_cmd_rData_data;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_rData_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_rData_size;
wire [4:0] HazardSimplePlugin_writeBackBuffer_payload_address;
wire [31:0] HazardSimplePlugin_writeBackBuffer_payload_data;
wire [3:3] CsrPlugin_interrupt_code;
wire [3:0] CsrPlugin_mcause_exceptionCode;
wire [31:0] CsrPlugin_mtval;
wire [31:0] memory_DivPlugin_accumulator;
wire [31:0] memory_DivPlugin_div_result;
wire [31:0] memory_DivPlugin_rs2;
wire [1:0] externalInterruptArray_regNext;
wire [31:2] decode_to_execute_PC;
wire [31:2] execute_to_memory_PC;
wire [31:2] memory_to_writeBack_PC;
wire [31:0] decode_to_execute_INSTRUCTION;
wire [29:7] execute_to_memory_INSTRUCTION;
wire [29:7] memory_to_writeBack_INSTRUCTION;
wire [1:0] decode_to_execute_SRC1_CTRL;
wire [1:0] decode_to_execute_ALU_CTRL;
wire [1:0] decode_to_execute_SRC2_CTRL;
wire [0:0] decode_to_execute_ALU_BITWISE_CTRL;
wire [1:0] decode_to_execute_SHIFT_CTRL;
wire [1:0] execute_to_memory_SHIFT_CTRL;
wire [1:0] decode_to_execute_BRANCH_CTRL;
wire [1:0] decode_to_execute_ENV_CTRL;
wire [1:0] execute_to_memory_ENV_CTRL;
wire [1:0] memory_to_writeBack_ENV_CTRL;
wire [31:0] execute_RS1;
wire [31:0] execute_RS2;
wire [31:1] execute_to_memory_MEMORY_STORE_DATA_RF;
wire [31:0] dataCache_1_io_mem_cmd_payload_data;
wire [31:0] execute_to_memory_REGFILE_WRITE_DATA;
wire [31:0] memory_to_writeBack_REGFILE_WRITE_DATA;
wire [31:0] execute_to_memory_SHIFT_RIGHT;
wire [31:1] execute_to_memory_BRANCH_CALC;
wire [31:0] memory_to_writeBack_MUL_HH;
wire [29:0] CsrPlugin_mtvec_base;
wire [31:0] iBusWishbone_DAT_MISO_regNext;
wire [1:1] CsrPlugin_mstatus_MPP;
wire [3:1] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
wire [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
wire [31:0] CsrPlugin_mepc;
wire [31:0] memory_DivPlugin_rs1;
wire [31:0] _zz_RegFilePlugin_regFile_port1;
wire [31:0] _zz_RegFilePlugin_regFile_port0;
wire [33:0] execute_to_memory_MUL_HL;
wire [33:0] execute_to_memory_MUL_LH;
wire [31:0] execute_to_memory_MUL_HH;
wire [31:0] execute_to_memory_MUL_LL;
wire [51:0] memory_to_writeBack_MUL_LOW;
wire [51:0] _zz_memory_MUL_LOW;
wire [31:0] _zz_execute_SrcPlugin_addSub;
wire [31:2] IBusCachedPlugin_predictionJumpInterface_payload;
wire [31:0] execute_BranchPlugin_branchAdder;
wire [63:32] writeBack_MulPlugin_result;
wire [32:0] memory_DivPlugin_div_stage_0_remainderMinusDenominator;
wire [31:0] IBusCachedPlugin_cache_io_cpu_decode_data;
wire [7:7] lineLoader_flushCounter;
wire [24:15] IBusCachedPlugin_cache_io_cpu_fetch_data;
wire [1:0] stageB_request_size;
wire [31:5] dataCache_1_io_mem_cmd_payload_address;
wire [4:2] stageB_mmuRsp_physicalAddress;
wire [0:0] stageB_dataColisions;
wire [0:0] stageB_waysHitsBeforeInvalidate;
wire [3:0] dataCache_1_io_mem_cmd_payload_mask;
wire [7:7] stageB_flusher_counter;
wire [31:0] stageB_dataReadRsp_0;
wire [35:34] DOUT;
wire [17:0] SOA;
wire [17:0] SOB;
wire [35:34] DOUT_0;
wire [17:0] SOA_0;
wire [17:0] SOB_0;
wire [35:32] DOUT_1;
wire [17:0] SOA_1;
wire [17:0] SOB_1;
wire [35:32] DOUT_2;
wire [17:0] SOA_2;
wire [17:0] SOB_2;
wire [53:52] DOUT_3;
wire [54:0] CASO;
wire [53:51] DOUT_4;
wire [54:0] CASO_0;
wire VCC;
wire GND;
  LUT3 n11_s0 (
    .F(n11_4),
    .I0(n11_8),
    .I1(n11_10),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n11_s0.INIT=8'h35;
  LUT3 n21_s0 (
    .F(n21_3),
    .I0(n21_7),
    .I1(n21_9),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n21_s0.INIT=8'h35;
  LUT3 n12_s0 (
    .F(n12_3),
    .I0(n11_10),
    .I1(n12_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n12_s0.INIT=8'h35;
  LUT3 n20_s0 (
    .F(n20_3),
    .I0(n21_7),
    .I1(n20_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n20_s0.INIT=8'h53;
  LUT3 n13_s0 (
    .F(n13_3),
    .I0(n12_6),
    .I1(n13_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n13_s0.INIT=8'h35;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(n20_6),
    .I1(n19_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n19_s0.INIT=8'h53;
  LUT3 n14_s0 (
    .F(n14_3),
    .I0(n13_6),
    .I1(n14_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n14_s0.INIT=8'h35;
  LUT3 n18_s0 (
    .F(n18_3),
    .I0(n19_6),
    .I1(n18_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n18_s0.INIT=8'h53;
  LUT3 n15_s0 (
    .F(n15_3),
    .I0(n14_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[15]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n15_s0.INIT=8'hC5;
  LUT3 n17_s0 (
    .F(n17_3),
    .I0(n18_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[16]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n17_s0.INIT=8'h5C;
  LUT3 n30_s0 (
    .F(n30_3),
    .I0(n30_6),
    .I1(execute_FullBarrelShifterPlugin_reversed[30]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n30_s0.INIT=8'hC5;
  LUT3 n2_s65 (
    .F(n2_69),
    .I0(n2_73),
    .I1(n2_75),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n2_s65.INIT=8'h5C;
  LUT3 n3_s1 (
    .F(n3_5),
    .I0(n2_73),
    .I1(n3_8),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n3_s1.INIT=8'h35;
  LUT3 n29_s0 (
    .F(n29_3),
    .I0(n30_6),
    .I1(n29_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n29_s0.INIT=8'h53;
  LUT3 n4_s0 (
    .F(n4_3),
    .I0(n3_8),
    .I1(n4_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n4_s0.INIT=8'h35;
  LUT3 n28_s0 (
    .F(n28_3),
    .I0(n29_6),
    .I1(n28_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n28_s0.INIT=8'h53;
  LUT3 n5_s0 (
    .F(n5_3),
    .I0(n4_6),
    .I1(n5_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n5_s0.INIT=8'h35;
  LUT3 n27_s0 (
    .F(n27_3),
    .I0(n28_6),
    .I1(n27_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n27_s0.INIT=8'h53;
  LUT3 n6_s0 (
    .F(n6_3),
    .I0(n5_6),
    .I1(n6_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n6_s0.INIT=8'h35;
  LUT3 n26_s0 (
    .F(n26_3),
    .I0(n27_6),
    .I1(n26_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n26_s0.INIT=8'h53;
  LUT3 n7_s0 (
    .F(n7_3),
    .I0(n6_6),
    .I1(n7_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n7_s0.INIT=8'h35;
  LUT3 n25_s0 (
    .F(n25_3),
    .I0(n26_6),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_683),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n25_s0.INIT=8'h53;
  LUT3 n8_s0 (
    .F(n8_3),
    .I0(n7_6),
    .I1(n8_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n8_s0.INIT=8'h35;
  LUT3 n24_s0 (
    .F(n24_3),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_683),
    .I1(n24_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n24_s0.INIT=8'h53;
  LUT3 n9_s0 (
    .F(n9_3),
    .I0(n8_6),
    .I1(n9_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n9_s0.INIT=8'h35;
  LUT3 n23_s0 (
    .F(n23_3),
    .I0(n24_6),
    .I1(n23_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n23_s0.INIT=8'h53;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(n11_8),
    .I1(n9_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n10_s0.INIT=8'h53;
  LUT3 n22_s0 (
    .F(n22_3),
    .I0(n21_9),
    .I1(n23_6),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam n22_s0.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_4_s6 (
    .F(_zz_execute_SRC2_4_4_6),
    .I0(execute_RS2[4]),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_4_s7 (
    .F(_zz_execute_SRC2_4_4_7),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_4_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s6 (
    .F(_zz_execute_SRC2_4_3_6),
    .I0(execute_RS2[3]),
    .I1(decode_to_execute_INSTRUCTION[23]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_3_s7 (
    .F(_zz_execute_SRC2_4_3_7),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_3_s7.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s6 (
    .F(_zz_execute_SRC2_4_2_6),
    .I0(execute_RS2[2]),
    .I1(decode_to_execute_INSTRUCTION[22]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s6.INIT=8'hCA;
  LUT3 _zz_execute_SRC2_4_2_s7 (
    .F(_zz_execute_SRC2_4_2_7),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_2_s7.INIT=8'hCA;
  LUT2 _zz_execute_SrcPlugin_addSub_3_31_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[31]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_31_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_31_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_30_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[30]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_30_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_30_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_29_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[29]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_29_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_29_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_28_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[28]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_28_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_28_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_27_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[27]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_27_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_27_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_26_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[26]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_26_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_26_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_25_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[25]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_25_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_25_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_24_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[24]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_24_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_24_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_23_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[23]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_23_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_23_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_22_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[22]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_22_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_22_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_21_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[21]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_21_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_21_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_20_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[20]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_20_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_20_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_19_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[19]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_19_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_19_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_18_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[18]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_18_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_18_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_17_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[17]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_17_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_17_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_16_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[16]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_16_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_16_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_15_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[15]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_15_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_15_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_14_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[14]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_14_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_14_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_13_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[13]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_13_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_13_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_12_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[12]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_12_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_12_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_11_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[11]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_11_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_11_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_10_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[10]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_10_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_10_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_9_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[9]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_9_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_9_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_8_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[8]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_8_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_8_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_7_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[7]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_7_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_7_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_6_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[6]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_6_8) 
);
defparam _zz_execute_SrcPlugin_addSub_3_6_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_5_s0 (
    .F(_zz_execute_SrcPlugin_addSub_3[5]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4_5_9) 
);
defparam _zz_execute_SrcPlugin_addSub_3_5_s0.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_4_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[4]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_4_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_3_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[3]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_3_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_2_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[2]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_2_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_1_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[1]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_1_s1.INIT=4'h6;
  LUT2 _zz_execute_SrcPlugin_addSub_3_0_s1 (
    .F(_zz_execute_SrcPlugin_addSub_3[0]),
    .I0(decode_to_execute_SRC_USE_SUB_LESS),
    .I1(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SrcPlugin_addSub_3_0_s1.INIT=4'h6;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_3_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_3_0_6) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s2.INIT=16'h4000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_4_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_4),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_4_7),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_3_0_6) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_4_s3.INIT=16'h8000;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_13_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_13_0_s1.INIT=8'h10;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_31_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_31_0_s2.INIT=8'h40;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_42_12_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_42[12]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_2_8),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_42_12_s0.INIT=8'hFE;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_55_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_55_4) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s0.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_68_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_68[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_68_0_7),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_68_0_s1.INIT=16'hEEF8;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_110_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_110),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_110_s0.INIT=8'h01;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_113_0_s0 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_113[0]),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_113_0_4),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_113_0_s0.INIT=16'h00F4;
  LUT4 execute_BRANCH_DO_s0 (
    .F(execute_BRANCH_DO),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(execute_BRANCH_DO_4),
    .I3(execute_BRANCH_DO_5) 
);
defparam execute_BRANCH_DO_s0.INIT=16'h23FC;
  LUT3 decode_SRC2_FORCE_ZERO_s0 (
    .F(decode_SRC2_FORCE_ZERO),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam decode_SRC2_FORCE_ZERO_s0.INIT=8'h40;
  LUT4 _zz_decode_RS2_30_s0 (
    .F(_zz_decode_RS2[30]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_30_5),
    .I2(_zz_decode_RS2_30_6),
    .I3(_zz_decode_RS2_30_11) 
);
defparam _zz_decode_RS2_30_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_29_s0 (
    .F(_zz_decode_RS2[29]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_29_4),
    .I2(_zz_decode_RS2_29_5),
    .I3(_zz_decode_RS2_29_9) 
);
defparam _zz_decode_RS2_29_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_28_s0 (
    .F(_zz_decode_RS2[28]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_28_4),
    .I2(_zz_decode_RS2_28_5),
    .I3(_zz_decode_RS2_28_9) 
);
defparam _zz_decode_RS2_28_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_25_s0 (
    .F(_zz_decode_RS2[25]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_25_4),
    .I2(_zz_decode_RS2_25_5),
    .I3(_zz_decode_RS2_25_9) 
);
defparam _zz_decode_RS2_25_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_23_s0 (
    .F(_zz_decode_RS2[23]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_23_4),
    .I2(_zz_decode_RS2_23_5),
    .I3(_zz_decode_RS2_23_9) 
);
defparam _zz_decode_RS2_23_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_21_s0 (
    .F(_zz_decode_RS2[21]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_21_4),
    .I2(_zz_decode_RS2_21_5),
    .I3(_zz_decode_RS2_21_9) 
);
defparam _zz_decode_RS2_21_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_20_s0 (
    .F(_zz_decode_RS2[20]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_20_4),
    .I2(_zz_decode_RS2_20_5),
    .I3(_zz_decode_RS2_20_9) 
);
defparam _zz_decode_RS2_20_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_19_s0 (
    .F(_zz_decode_RS2[19]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_19_4),
    .I2(_zz_decode_RS2_19_5),
    .I3(_zz_decode_RS2_19_9) 
);
defparam _zz_decode_RS2_19_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_18_s0 (
    .F(_zz_decode_RS2[18]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_18_4),
    .I2(_zz_decode_RS2_18_5),
    .I3(_zz_decode_RS2_18_9) 
);
defparam _zz_decode_RS2_18_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_16_s0 (
    .F(_zz_decode_RS2[16]),
    .I0(_zz_decode_RS2_30_4),
    .I1(_zz_decode_RS2_16_4),
    .I2(_zz_decode_RS2_16_5),
    .I3(_zz_decode_RS2_16_9) 
);
defparam _zz_decode_RS2_16_s0.INIT=16'h008F;
  LUT4 _zz_decode_RS2_0_s0 (
    .F(_zz_decode_RS2[0]),
    .I0(_zz_decode_RS2_0_4),
    .I1(_zz_decode_RS2_0_5),
    .I2(_zz_decode_RS2_0_6),
    .I3(_zz_decode_RS2_31_6) 
);
defparam _zz_decode_RS2_0_s0.INIT=16'h0FBB;
  LUT4 decode_RS2_31_s1 (
    .F(decode_RS2[31]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[31]),
    .I2(decode_RS2_31_6),
    .I3(decode_RS2_31_7) 
);
defparam decode_RS2_31_s1.INIT=16'hF8FF;
  LUT4 decode_RS2_30_s1 (
    .F(decode_RS2[30]),
    .I0(_zz_decode_RS2_2[30]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_30_6),
    .I3(decode_RS2_30_7) 
);
defparam decode_RS2_30_s1.INIT=16'h0B00;
  LUT4 decode_RS2_29_s1 (
    .F(decode_RS2[29]),
    .I0(_zz_decode_RS2_2[29]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_29_5),
    .I3(decode_RS2_29_6) 
);
defparam decode_RS2_29_s1.INIT=16'h0B00;
  LUT4 decode_RS2_28_s1 (
    .F(decode_RS2[28]),
    .I0(_zz_decode_RS2_2[28]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_28_5),
    .I3(decode_RS2_28_6) 
);
defparam decode_RS2_28_s1.INIT=16'h0B00;
  LUT4 decode_RS2_27_s1 (
    .F(decode_RS2[27]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[27]),
    .I2(decode_RS2_27_5),
    .I3(decode_RS2_27_6) 
);
defparam decode_RS2_27_s1.INIT=16'h0D00;
  LUT4 decode_RS2_26_s1 (
    .F(decode_RS2[26]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[26]),
    .I2(decode_RS2_26_5),
    .I3(decode_RS2_26_6) 
);
defparam decode_RS2_26_s1.INIT=16'h0D00;
  LUT4 decode_RS2_25_s1 (
    .F(decode_RS2[25]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[25]),
    .I2(decode_RS2_25_5),
    .I3(decode_RS2_25_6) 
);
defparam decode_RS2_25_s1.INIT=16'h0D00;
  LUT4 decode_RS2_24_s1 (
    .F(decode_RS2[24]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[24]),
    .I2(decode_RS2_24_5),
    .I3(decode_RS2_24_6) 
);
defparam decode_RS2_24_s1.INIT=16'h0D00;
  LUT4 decode_RS2_23_s1 (
    .F(decode_RS2[23]),
    .I0(_zz_decode_RS2_2[23]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_23_5),
    .I3(decode_RS2_23_6) 
);
defparam decode_RS2_23_s1.INIT=16'h0B00;
  LUT4 decode_RS2_22_s1 (
    .F(decode_RS2[22]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[22]),
    .I2(decode_RS2_22_5),
    .I3(decode_RS2_22_6) 
);
defparam decode_RS2_22_s1.INIT=16'h0D00;
  LUT4 decode_RS2_21_s1 (
    .F(decode_RS2[21]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[21]),
    .I2(decode_RS2_21_5),
    .I3(decode_RS2_21_6) 
);
defparam decode_RS2_21_s1.INIT=16'h0D00;
  LUT4 decode_RS2_20_s1 (
    .F(decode_RS2[20]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[20]),
    .I2(decode_RS2_20_5),
    .I3(decode_RS2_20_6) 
);
defparam decode_RS2_20_s1.INIT=16'h0D00;
  LUT4 decode_RS2_19_s1 (
    .F(decode_RS2[19]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[19]),
    .I2(decode_RS2_19_5),
    .I3(decode_RS2_19_6) 
);
defparam decode_RS2_19_s1.INIT=16'h0D00;
  LUT4 decode_RS2_18_s1 (
    .F(decode_RS2[18]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[18]),
    .I2(decode_RS2_18_5),
    .I3(decode_RS2_18_6) 
);
defparam decode_RS2_18_s1.INIT=16'h0D00;
  LUT4 decode_RS2_17_s1 (
    .F(decode_RS2[17]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[17]),
    .I2(decode_RS2_17_5),
    .I3(decode_RS2_17_6) 
);
defparam decode_RS2_17_s1.INIT=16'h0D00;
  LUT4 decode_RS2_16_s1 (
    .F(decode_RS2[16]),
    .I0(_zz_decode_RS2_2[16]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_16_5),
    .I3(decode_RS2_16_6) 
);
defparam decode_RS2_16_s1.INIT=16'h0B00;
  LUT4 decode_RS2_15_s1 (
    .F(decode_RS2[15]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[15]),
    .I2(decode_RS2_15_5),
    .I3(decode_RS2_15_6) 
);
defparam decode_RS2_15_s1.INIT=16'h0D00;
  LUT4 decode_RS2_14_s1 (
    .F(decode_RS2[14]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS2_14_5),
    .I3(decode_RS2_14_6) 
);
defparam decode_RS2_14_s1.INIT=16'h0D00;
  LUT4 decode_RS2_13_s1 (
    .F(decode_RS2[13]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS2_13_5),
    .I3(decode_RS2_13_6) 
);
defparam decode_RS2_13_s1.INIT=16'h0D00;
  LUT4 decode_RS2_12_s1 (
    .F(decode_RS2[12]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[12]),
    .I2(decode_RS2_12_5),
    .I3(decode_RS2_12_6) 
);
defparam decode_RS2_12_s1.INIT=16'h0D00;
  LUT4 decode_RS2_11_s1 (
    .F(decode_RS2[11]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[11]),
    .I2(decode_RS2_11_5),
    .I3(decode_RS2_11_6) 
);
defparam decode_RS2_11_s1.INIT=16'h0D00;
  LUT4 decode_RS2_10_s1 (
    .F(decode_RS2[10]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[10]),
    .I2(decode_RS2_10_5),
    .I3(decode_RS2_10_6) 
);
defparam decode_RS2_10_s1.INIT=16'h0D00;
  LUT4 decode_RS2_9_s1 (
    .F(decode_RS2[9]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[9]),
    .I2(decode_RS2_9_5),
    .I3(decode_RS2_9_6) 
);
defparam decode_RS2_9_s1.INIT=16'h0D00;
  LUT4 decode_RS2_8_s1 (
    .F(decode_RS2[8]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[8]),
    .I2(decode_RS2_8_5),
    .I3(decode_RS2_8_6) 
);
defparam decode_RS2_8_s1.INIT=16'hF8FF;
  LUT4 decode_RS2_7_s1 (
    .F(decode_RS2[7]),
    .I0(decode_RS2_7_9),
    .I1(decode_RS2_7_6),
    .I2(_zz_decode_RS2[7]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_7_s1.INIT=16'hF0EE;
  LUT4 decode_RS2_6_s1 (
    .F(decode_RS2[6]),
    .I0(decode_RS2_6_9),
    .I1(decode_RS2_6_6),
    .I2(_zz_decode_RS2[6]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_6_s1.INIT=16'hF0EE;
  LUT4 decode_RS2_5_s1 (
    .F(decode_RS2[5]),
    .I0(decode_RS2_5_5),
    .I1(decode_RS2_5_6),
    .I2(_zz_decode_RS2[5]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_5_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_4_s1 (
    .F(decode_RS2[4]),
    .I0(_zz_decode_RS2_2[4]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_4_5),
    .I3(decode_RS2_4_6) 
);
defparam decode_RS2_4_s1.INIT=16'h0B00;
  LUT4 decode_RS2_3_s1 (
    .F(decode_RS2[3]),
    .I0(_zz_decode_RS2_2[3]),
    .I1(decode_RS2_30_5),
    .I2(decode_RS2_3_5),
    .I3(decode_RS2_3_6) 
);
defparam decode_RS2_3_s1.INIT=16'h0B00;
  LUT4 decode_RS2_2_s1 (
    .F(decode_RS2[2]),
    .I0(decode_RS2_31_5),
    .I1(_zz_decode_RS2[2]),
    .I2(decode_RS2_2_5),
    .I3(decode_RS2_2_6) 
);
defparam decode_RS2_2_s1.INIT=16'h0D00;
  LUT4 decode_RS2_1_s1 (
    .F(decode_RS2[1]),
    .I0(decode_RS2_1_5),
    .I1(decode_RS2_1_6),
    .I2(_zz_decode_RS2[1]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_1_s1.INIT=16'hF0BB;
  LUT4 decode_RS2_0_s1 (
    .F(decode_RS2[0]),
    .I0(decode_RS2_0_9),
    .I1(decode_RS2_0_6),
    .I2(_zz_decode_RS2[0]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_0_s1.INIT=16'hF0EE;
  LUT4 decode_RS1_31_s1 (
    .F(decode_RS1[31]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[31]),
    .I2(decode_RS1_31_6),
    .I3(decode_RS1_31_7) 
);
defparam decode_RS1_31_s1.INIT=16'hF8FF;
  LUT4 decode_RS1_30_s1 (
    .F(decode_RS1[30]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[30]),
    .I2(decode_RS1_30_6),
    .I3(decode_RS1_30_7) 
);
defparam decode_RS1_30_s1.INIT=16'h0D00;
  LUT4 decode_RS1_29_s1 (
    .F(decode_RS1[29]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[29]),
    .I2(decode_RS1_29_5),
    .I3(decode_RS1_29_6) 
);
defparam decode_RS1_29_s1.INIT=16'h0D00;
  LUT4 decode_RS1_28_s1 (
    .F(decode_RS1[28]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[28]),
    .I2(decode_RS1_28_5),
    .I3(decode_RS1_28_6) 
);
defparam decode_RS1_28_s1.INIT=16'h0D00;
  LUT4 decode_RS1_27_s1 (
    .F(decode_RS1[27]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[27]),
    .I2(decode_RS1_27_5),
    .I3(decode_RS1_27_6) 
);
defparam decode_RS1_27_s1.INIT=16'h0D00;
  LUT4 decode_RS1_26_s1 (
    .F(decode_RS1[26]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[26]),
    .I2(decode_RS1_26_5),
    .I3(decode_RS1_26_6) 
);
defparam decode_RS1_26_s1.INIT=16'h0D00;
  LUT4 decode_RS1_25_s1 (
    .F(decode_RS1[25]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[25]),
    .I2(decode_RS1_25_5),
    .I3(decode_RS1_25_6) 
);
defparam decode_RS1_25_s1.INIT=16'h0D00;
  LUT4 decode_RS1_24_s1 (
    .F(decode_RS1[24]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[24]),
    .I2(decode_RS1_24_5),
    .I3(decode_RS1_24_6) 
);
defparam decode_RS1_24_s1.INIT=16'h0D00;
  LUT4 decode_RS1_23_s1 (
    .F(decode_RS1[23]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[23]),
    .I2(decode_RS1_23_5),
    .I3(decode_RS1_23_6) 
);
defparam decode_RS1_23_s1.INIT=16'h0D00;
  LUT4 decode_RS1_22_s1 (
    .F(decode_RS1[22]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[22]),
    .I2(decode_RS1_22_5),
    .I3(decode_RS1_22_6) 
);
defparam decode_RS1_22_s1.INIT=16'h0D00;
  LUT4 decode_RS1_21_s1 (
    .F(decode_RS1[21]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[21]),
    .I2(decode_RS1_21_5),
    .I3(decode_RS1_21_6) 
);
defparam decode_RS1_21_s1.INIT=16'h0D00;
  LUT4 decode_RS1_20_s1 (
    .F(decode_RS1[20]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[20]),
    .I2(decode_RS1_20_5),
    .I3(decode_RS1_20_6) 
);
defparam decode_RS1_20_s1.INIT=16'h0D00;
  LUT4 decode_RS1_19_s1 (
    .F(decode_RS1[19]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[19]),
    .I2(decode_RS1_19_5),
    .I3(decode_RS1_19_6) 
);
defparam decode_RS1_19_s1.INIT=16'h0D00;
  LUT4 decode_RS1_18_s1 (
    .F(decode_RS1[18]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[18]),
    .I2(decode_RS1_18_5),
    .I3(decode_RS1_18_6) 
);
defparam decode_RS1_18_s1.INIT=16'h0D00;
  LUT4 decode_RS1_17_s1 (
    .F(decode_RS1[17]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[17]),
    .I2(decode_RS1_17_5),
    .I3(decode_RS1_17_6) 
);
defparam decode_RS1_17_s1.INIT=16'h0D00;
  LUT4 decode_RS1_16_s1 (
    .F(decode_RS1[16]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[16]),
    .I2(decode_RS1_16_5),
    .I3(decode_RS1_16_6) 
);
defparam decode_RS1_16_s1.INIT=16'h0D00;
  LUT4 decode_RS1_15_s1 (
    .F(decode_RS1[15]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[15]),
    .I2(decode_RS1_15_5),
    .I3(decode_RS1_15_6) 
);
defparam decode_RS1_15_s1.INIT=16'h0D00;
  LUT4 decode_RS1_14_s1 (
    .F(decode_RS1[14]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[14]),
    .I2(decode_RS1_14_5),
    .I3(decode_RS1_14_6) 
);
defparam decode_RS1_14_s1.INIT=16'h0D00;
  LUT4 decode_RS1_13_s1 (
    .F(decode_RS1[13]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[13]),
    .I2(decode_RS1_13_5),
    .I3(decode_RS1_13_6) 
);
defparam decode_RS1_13_s1.INIT=16'h0D00;
  LUT4 decode_RS1_12_s1 (
    .F(decode_RS1[12]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[12]),
    .I2(decode_RS1_12_5),
    .I3(decode_RS1_12_6) 
);
defparam decode_RS1_12_s1.INIT=16'h0D00;
  LUT4 decode_RS1_11_s1 (
    .F(decode_RS1[11]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[11]),
    .I2(decode_RS1_11_5),
    .I3(decode_RS1_11_6) 
);
defparam decode_RS1_11_s1.INIT=16'h0D00;
  LUT4 decode_RS1_10_s1 (
    .F(decode_RS1[10]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[10]),
    .I2(decode_RS1_10_5),
    .I3(decode_RS1_10_6) 
);
defparam decode_RS1_10_s1.INIT=16'h0D00;
  LUT4 decode_RS1_9_s1 (
    .F(decode_RS1[9]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[9]),
    .I2(decode_RS1_9_5),
    .I3(decode_RS1_9_6) 
);
defparam decode_RS1_9_s1.INIT=16'h0D00;
  LUT4 decode_RS1_8_s1 (
    .F(decode_RS1[8]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[8]),
    .I2(decode_RS1_8_5),
    .I3(decode_RS1_8_6) 
);
defparam decode_RS1_8_s1.INIT=16'h0D00;
  LUT4 decode_RS1_7_s1 (
    .F(decode_RS1[7]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[7]),
    .I2(decode_RS1_7_5),
    .I3(decode_RS1_7_6) 
);
defparam decode_RS1_7_s1.INIT=16'hF8FF;
  LUT4 decode_RS1_6_s1 (
    .F(decode_RS1[6]),
    .I0(decode_RS1_31_5),
    .I1(_zz_decode_RS2[6]),
    .I2(decode_RS1_6_5),
    .I3(decode_RS1_6_6) 
);
defparam decode_RS1_6_s1.INIT=16'hF8FF;
  LUT4 decode_RS1_5_s1 (
    .F(decode_RS1[5]),
    .I0(decode_RS1_5_5),
    .I1(_zz_decode_RS2[5]),
    .I2(decode_RS1_5_9),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_5_s1.INIT=16'hFCF5;
  LUT4 decode_RS1_4_s1 (
    .F(decode_RS1[4]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[4]),
    .I2(decode_RS1_4_5),
    .I3(decode_RS1_4_6) 
);
defparam decode_RS1_4_s1.INIT=16'h0D00;
  LUT4 decode_RS1_3_s1 (
    .F(decode_RS1[3]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[3]),
    .I2(decode_RS1_3_5),
    .I3(decode_RS1_3_6) 
);
defparam decode_RS1_3_s1.INIT=16'h0D00;
  LUT4 decode_RS1_2_s1 (
    .F(decode_RS1[2]),
    .I0(decode_RS1_30_5),
    .I1(_zz_decode_RS2_2[2]),
    .I2(decode_RS1_2_5),
    .I3(decode_RS1_2_6) 
);
defparam decode_RS1_2_s1.INIT=16'h0D00;
  LUT4 decode_RS1_1_s1 (
    .F(decode_RS1[1]),
    .I0(decode_RS1_1_5),
    .I1(_zz_decode_RS2[1]),
    .I2(decode_RS1_1_9),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_1_s1.INIT=16'hFCF5;
  LUT4 decode_RS1_0_s1 (
    .F(decode_RS1[0]),
    .I0(decode_RS1_0_9),
    .I1(decode_RS1_0_6),
    .I2(_zz_decode_RS2[0]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_0_s1.INIT=16'hF0EE;
  LUT3 _zz_decode_RS2_1_31_s0 (
    .F(_zz_decode_RS2_1[31]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I1(_zz_decode_RS2_1_31_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_31_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_30_s0 (
    .F(_zz_decode_RS2_1[30]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I1(_zz_decode_RS2_1_30_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_30_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_29_s0 (
    .F(_zz_decode_RS2_1[29]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I1(_zz_decode_RS2_1_29_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_29_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_28_s0 (
    .F(_zz_decode_RS2_1[28]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I1(_zz_decode_RS2_1_28_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_28_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_27_s0 (
    .F(_zz_decode_RS2_1[27]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I1(_zz_decode_RS2_1_27_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_27_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_26_s0 (
    .F(_zz_decode_RS2_1[26]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I1(_zz_decode_RS2_1_26_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_26_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_25_s0 (
    .F(_zz_decode_RS2_1[25]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I1(_zz_decode_RS2_1_25_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_25_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_24_s0 (
    .F(_zz_decode_RS2_1[24]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I1(_zz_decode_RS2_1_24_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_24_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_23_s0 (
    .F(_zz_decode_RS2_1[23]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I1(_zz_decode_RS2_1_23_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_23_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_22_s0 (
    .F(_zz_decode_RS2_1[22]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I1(_zz_decode_RS2_1_22_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_22_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_21_s0 (
    .F(_zz_decode_RS2_1[21]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I1(_zz_decode_RS2_1_21_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_21_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_20_s0 (
    .F(_zz_decode_RS2_1[20]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I1(_zz_decode_RS2_1_20_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_20_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_19_s0 (
    .F(_zz_decode_RS2_1[19]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I1(_zz_decode_RS2_1_19_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_19_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_18_s0 (
    .F(_zz_decode_RS2_1[18]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I1(_zz_decode_RS2_1_18_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_18_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_17_s0 (
    .F(_zz_decode_RS2_1[17]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I1(_zz_decode_RS2_1_17_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_17_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_16_s0 (
    .F(_zz_decode_RS2_1[16]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I1(_zz_decode_RS2_1_16_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_16_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_15_s0 (
    .F(_zz_decode_RS2_1[15]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I1(_zz_decode_RS2_1_15_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_15_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_14_s0 (
    .F(_zz_decode_RS2_1[14]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I1(_zz_decode_RS2_1_14_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_14_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_13_s0 (
    .F(_zz_decode_RS2_1[13]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I1(_zz_decode_RS2_1_13_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_13_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_12_s0 (
    .F(_zz_decode_RS2_1[12]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I1(_zz_decode_RS2_1_12_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_12_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_11_s0 (
    .F(_zz_decode_RS2_1[11]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I1(_zz_decode_RS2_1_11_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_11_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_10_s0 (
    .F(_zz_decode_RS2_1[10]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I1(_zz_decode_RS2_1_10_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_10_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_9_s0 (
    .F(_zz_decode_RS2_1[9]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I1(_zz_decode_RS2_1_9_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_9_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_8_s0 (
    .F(_zz_decode_RS2_1[8]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I1(_zz_decode_RS2_1_8_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_8_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_7_s0 (
    .F(_zz_decode_RS2_1[7]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I1(_zz_decode_RS2_1_7_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_7_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_6_s0 (
    .F(_zz_decode_RS2_1[6]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I1(_zz_decode_RS2_1_6_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_6_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_5_s0 (
    .F(_zz_decode_RS2_1[5]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I1(_zz_decode_RS2_1_5_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_5_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_4_s0 (
    .F(_zz_decode_RS2_1[4]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I1(_zz_decode_RS2_1_4_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_4_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_3_s0 (
    .F(_zz_decode_RS2_1[3]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I1(_zz_decode_RS2_1_3_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_3_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_2_s0 (
    .F(_zz_decode_RS2_1[2]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I1(_zz_decode_RS2_1_2_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_2_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_1_s0 (
    .F(_zz_decode_RS2_1[1]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I1(_zz_decode_RS2_1_1_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_1_s0.INIT=8'hCA;
  LUT3 _zz_decode_RS2_1_0_s0 (
    .F(_zz_decode_RS2_1[0]),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_1_0_4),
    .I2(memory_arbitration_isValid) 
);
defparam _zz_decode_RS2_1_0_s0.INIT=8'hCA;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_23_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[23]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_23_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_22_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[22]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_22_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_21_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[21]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_21_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_20_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[20]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_20_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_19_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[19]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_19_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_18_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[18]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_18_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_17_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_17_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_16_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[16]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_16_s2.INIT=8'hAC;
  LUT3 decode_INSTRUCTION_ANTICIPATED_15_s2 (
    .F(decode_INSTRUCTION_ANTICIPATED[15]),
    .I0(IBusCachedPlugin_cache_io_cpu_fetch_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam decode_INSTRUCTION_ANTICIPATED_15_s2.INIT=8'hAC;
  LUT4 _zz_decode_RS2_2_30_s0 (
    .F(_zz_decode_RS2_2[30]),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(_zz_decode_RS2_2_30_5),
    .I3(_zz_decode_RS2_2_30_6) 
);
defparam _zz_decode_RS2_2_30_s0.INIT=16'hFFE0;
  LUT4 _zz_decode_RS2_2_29_s0 (
    .F(_zz_decode_RS2_2[29]),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(_zz_decode_RS2_2_29_4),
    .I3(_zz_decode_RS2_2_29_5) 
);
defparam _zz_decode_RS2_2_29_s0.INIT=16'hFFE0;
  LUT4 _zz_decode_RS2_2_28_s0 (
    .F(_zz_decode_RS2_2[28]),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(_zz_decode_RS2_2_28_4),
    .I3(_zz_decode_RS2_2_28_5) 
);
defparam _zz_decode_RS2_2_28_s0.INIT=16'hFFE0;
  LUT4 _zz_decode_RS2_2_27_s0 (
    .F(_zz_decode_RS2_2[27]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_27_5),
    .I2(_zz_decode_RS2_2_27_16),
    .I3(_zz_decode_RS2_2_27_7) 
);
defparam _zz_decode_RS2_2_27_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_26_s0 (
    .F(_zz_decode_RS2_2[26]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_26_4),
    .I2(_zz_decode_RS2_2_26_9),
    .I3(_zz_decode_RS2_2_26_6) 
);
defparam _zz_decode_RS2_2_26_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_25_s0 (
    .F(_zz_decode_RS2_2[25]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_25_4),
    .I2(_zz_decode_RS2_2_25_9),
    .I3(_zz_decode_RS2_2_25_6) 
);
defparam _zz_decode_RS2_2_25_s0.INIT=16'hFFB0;
  LUT2 _zz_decode_RS2_2_24_s0 (
    .F(_zz_decode_RS2_2[24]),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_24_5) 
);
defparam _zz_decode_RS2_2_24_s0.INIT=4'hB;
  LUT4 _zz_decode_RS2_2_23_s0 (
    .F(_zz_decode_RS2_2[23]),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(_zz_decode_RS2_2_23_5),
    .I3(_zz_decode_RS2_2_23_6) 
);
defparam _zz_decode_RS2_2_23_s0.INIT=16'hFFF8;
  LUT4 _zz_decode_RS2_2_22_s0 (
    .F(_zz_decode_RS2_2[22]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_22_4),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_22_6) 
);
defparam _zz_decode_RS2_2_22_s0.INIT=16'hB0FF;
  LUT4 _zz_decode_RS2_2_21_s0 (
    .F(_zz_decode_RS2_2[21]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_21_4),
    .I2(_zz_decode_RS2_2_21_9),
    .I3(_zz_decode_RS2_2_21_6) 
);
defparam _zz_decode_RS2_2_21_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_20_s0 (
    .F(_zz_decode_RS2_2[20]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_20_4),
    .I2(_zz_decode_RS2_2_20_9),
    .I3(_zz_decode_RS2_2_20_6) 
);
defparam _zz_decode_RS2_2_20_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_19_s0 (
    .F(_zz_decode_RS2_2[19]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_19_4),
    .I2(_zz_decode_RS2_2_19_9),
    .I3(_zz_decode_RS2_2_19_6) 
);
defparam _zz_decode_RS2_2_19_s0.INIT=16'hFFB0;
  LUT4 _zz_decode_RS2_2_18_s0 (
    .F(_zz_decode_RS2_2[18]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_18_4),
    .I2(_zz_decode_RS2_2_18_9),
    .I3(_zz_decode_RS2_2_18_6) 
);
defparam _zz_decode_RS2_2_18_s0.INIT=16'hFFB0;
  LUT2 _zz_decode_RS2_2_17_s0 (
    .F(_zz_decode_RS2_2[17]),
    .I0(_zz_decode_RS2_2_17_4),
    .I1(_zz_decode_RS2_2_17_5) 
);
defparam _zz_decode_RS2_2_17_s0.INIT=4'hB;
  LUT4 _zz_decode_RS2_2_16_s0 (
    .F(_zz_decode_RS2_2[16]),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(_zz_decode_RS2_2_16_4),
    .I3(_zz_decode_RS2_2_16_5) 
);
defparam _zz_decode_RS2_2_16_s0.INIT=16'hFFF8;
  LUT4 _zz_decode_RS2_2_15_s0 (
    .F(_zz_decode_RS2_2[15]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_15_8),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_15_5) 
);
defparam _zz_decode_RS2_2_15_s0.INIT=16'hE0FF;
  LUT4 _zz_decode_RS2_2_14_s0 (
    .F(_zz_decode_RS2_2[14]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_14_12),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_14_5) 
);
defparam _zz_decode_RS2_2_14_s0.INIT=16'hEF00;
  LUT4 _zz_decode_RS2_2_13_s0 (
    .F(_zz_decode_RS2_2[13]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_13_12),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_13_5) 
);
defparam _zz_decode_RS2_2_13_s0.INIT=16'hEF00;
  LUT3 _zz_decode_RS2_2_12_s0 (
    .F(_zz_decode_RS2_2[12]),
    .I0(_zz_decode_RS2_2_12_12),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_12_5) 
);
defparam _zz_decode_RS2_2_12_s0.INIT=8'hD0;
  LUT3 _zz_decode_RS2_2_11_s0 (
    .F(_zz_decode_RS2_2[11]),
    .I0(_zz_decode_RS2_2_11_12),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_11_5) 
);
defparam _zz_decode_RS2_2_11_s0.INIT=8'hD0;
  LUT3 _zz_decode_RS2_2_10_s0 (
    .F(_zz_decode_RS2_2[10]),
    .I0(_zz_decode_RS2_2_10_12),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_10_5) 
);
defparam _zz_decode_RS2_2_10_s0.INIT=8'hD0;
  LUT4 _zz_decode_RS2_2_9_s0 (
    .F(_zz_decode_RS2_2[9]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_9_4),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_9_5) 
);
defparam _zz_decode_RS2_2_9_s0.INIT=16'hEF00;
  LUT4 _zz_decode_RS2_2_8_s0 (
    .F(_zz_decode_RS2_2[8]),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_8_12),
    .I2(_zz_decode_RS2_2_22_10),
    .I3(_zz_decode_RS2_2_8_5) 
);
defparam _zz_decode_RS2_2_8_s0.INIT=16'hEF00;
  LUT4 _zz_decode_RS2_2_7_s0 (
    .F(_zz_decode_RS2_2[7]),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(_zz_decode_RS2_2_7_4),
    .I3(_zz_decode_RS2_2_7_5) 
);
defparam _zz_decode_RS2_2_7_s0.INIT=16'hFFF8;
  LUT4 _zz_decode_RS2_2_6_s0 (
    .F(_zz_decode_RS2_2[6]),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(_zz_decode_RS2_2_6_4),
    .I3(_zz_decode_RS2_2_6_5) 
);
defparam _zz_decode_RS2_2_6_s0.INIT=16'h000D;
  LUT4 _zz_decode_RS2_2_5_s0 (
    .F(_zz_decode_RS2_2[5]),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(_zz_decode_RS2_2_5_4),
    .I3(_zz_decode_RS2_2_5_5) 
);
defparam _zz_decode_RS2_2_5_s0.INIT=16'hFFF8;
  LUT4 _zz_decode_RS2_2_2_s0 (
    .F(_zz_decode_RS2_2[2]),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(_zz_decode_RS2_2_2_4),
    .I3(_zz_decode_RS2_2_2_5) 
);
defparam _zz_decode_RS2_2_2_s0.INIT=16'h000D;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s0 (
    .F(n17460_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_38),
    .I3(IBusCachedPlugin_fetchPc_output_fire_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s0.INIT=16'h1F00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[31]),
    .I0(IBusCachedPlugin_fetchPc_pc_31_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_31_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[30]),
    .I0(IBusCachedPlugin_fetchPc_pc_30_4),
    .I1(IBusCachedPlugin_fetchPc_pc_30_22),
    .I2(IBusCachedPlugin_fetchPc_pc_31_19),
    .I3(IBusCachedPlugin_fetchPc_pc_30_20) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s0.INIT=16'h00EF;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[29]),
    .I0(IBusCachedPlugin_fetchPc_pc_29_4),
    .I1(IBusCachedPlugin_fetchPc_pc_29_14),
    .I2(IBusCachedPlugin_fetchPc_pc_31_19),
    .I3(IBusCachedPlugin_fetchPc_pc_29_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s0.INIT=16'h00EF;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[28]),
    .I0(IBusCachedPlugin_fetchPc_pc_28_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_28_5),
    .I3(IBusCachedPlugin_fetchPc_pc_28_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[27]),
    .I0(IBusCachedPlugin_fetchPc_pc_27_4),
    .I1(IBusCachedPlugin_fetchPc_pc_27_14),
    .I2(IBusCachedPlugin_fetchPc_pc_31_19),
    .I3(IBusCachedPlugin_fetchPc_pc_27_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s0.INIT=16'h00EF;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[26]),
    .I0(IBusCachedPlugin_fetchPc_pc_26_4),
    .I1(IBusCachedPlugin_fetchPc_pc_26_14),
    .I2(IBusCachedPlugin_fetchPc_pc_31_19),
    .I3(IBusCachedPlugin_fetchPc_pc_26_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s0.INIT=16'h00EF;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[25]),
    .I0(memory_to_writeBack_PC[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_25_4),
    .I2(IBusCachedPlugin_fetchPc_pc_25_5),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s0.INIT=16'h0A03;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[24]),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_24_4),
    .I3(IBusCachedPlugin_fetchPc_pc_24_5) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s0.INIT=16'h008F;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[23]),
    .I0(IBusCachedPlugin_fetchPc_pc_23_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_23_5),
    .I3(IBusCachedPlugin_fetchPc_pc_23_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[22]),
    .I0(IBusCachedPlugin_fetchPc_pc_22_4),
    .I1(IBusCachedPlugin_fetchPc_pc_22_5),
    .I2(IBusCachedPlugin_fetchPc_pc_22_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s0.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[21]),
    .I0(IBusCachedPlugin_fetchPc_pc_21_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_21_5),
    .I3(IBusCachedPlugin_fetchPc_pc_21_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[20]),
    .I0(IBusCachedPlugin_fetchPc_pc_20_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_20_5),
    .I3(IBusCachedPlugin_fetchPc_pc_20_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s0.INIT=16'h7077;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[19]),
    .I0(IBusCachedPlugin_fetchPc_pc_31_19),
    .I1(IBusCachedPlugin_fetchPc_pc_19_4),
    .I2(IBusCachedPlugin_fetchPc_pc_19_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s0.INIT=8'h07;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[18]),
    .I0(memory_to_writeBack_PC[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_18_4),
    .I2(IBusCachedPlugin_fetchPc_pc_18_5),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s0.INIT=16'h0A03;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[17]),
    .I0(IBusCachedPlugin_fetchPc_pc_17_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_17_5),
    .I3(IBusCachedPlugin_fetchPc_pc_17_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[16]),
    .I0(IBusCachedPlugin_fetchPc_pc_16_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_16_5),
    .I3(IBusCachedPlugin_fetchPc_pc_16_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[15]),
    .I0(IBusCachedPlugin_fetchPc_pc_15_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_15_5),
    .I3(IBusCachedPlugin_fetchPc_pc_15_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[14]),
    .I0(memory_to_writeBack_PC[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_4),
    .I2(IBusCachedPlugin_fetchPc_pc_14_5),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s0.INIT=16'h0A03;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[13]),
    .I0(IBusCachedPlugin_fetchPc_pc_13_4),
    .I1(IBusCachedPlugin_fetchPc_pc_13_11),
    .I2(IBusCachedPlugin_fetchPc_pc_13_6),
    .I3(IBusCachedPlugin_fetchPc_pc_13_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s0.INIT=16'hB0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s0 (
    .F(IBusCachedPlugin_fetchPc_pc[12]),
    .I0(IBusCachedPlugin_fetchPc_pc_12_4),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_12_5),
    .I3(IBusCachedPlugin_fetchPc_pc_12_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s0.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[11]),
    .I0(IBusCachedPlugin_fetchPc_pc_11_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_11_9),
    .I3(IBusCachedPlugin_fetchPc_pc_11_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s4.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[10]),
    .I0(IBusCachedPlugin_fetchPc_pc_10_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_10_9),
    .I3(IBusCachedPlugin_fetchPc_pc_10_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s4.INIT=16'hF4FF;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[9]),
    .I0(IBusCachedPlugin_fetchPc_pc_9_8),
    .I1(IBusCachedPlugin_fetchPc_pc_9_9),
    .I2(IBusCachedPlugin_fetchPc_pc_9_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s4.INIT=16'h0FBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[8]),
    .I0(IBusCachedPlugin_fetchPc_pc_8_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_8_9),
    .I3(IBusCachedPlugin_fetchPc_pc_8_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s4.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[7]),
    .I0(IBusCachedPlugin_fetchPc_pc_7_8),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_7_9),
    .I3(IBusCachedPlugin_fetchPc_pc_7_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s4.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[6]),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_6_8),
    .I3(IBusCachedPlugin_fetchPc_pc_6_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s4.INIT=16'hFFF8;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s4 (
    .F(IBusCachedPlugin_fetchPc_pc[5]),
    .I0(IBusCachedPlugin_fetchPc_pc_5_8),
    .I1(IBusCachedPlugin_fetchPc_pc_5_9),
    .I2(memory_to_writeBack_PC[5]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s4.INIT=16'hF0EE;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[4]),
    .I0(IBusCachedPlugin_fetchPc_pc_4_6),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_4_7),
    .I3(IBusCachedPlugin_fetchPc_pc_4_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s2.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[3]),
    .I0(IBusCachedPlugin_fetchPc_pc_3_6),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_3_7),
    .I3(IBusCachedPlugin_fetchPc_pc_3_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s2.INIT=16'h7077;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s2 (
    .F(IBusCachedPlugin_fetchPc_pc[2]),
    .I0(IBusCachedPlugin_fetchPc_pc_2_6),
    .I1(IBusCachedPlugin_fetchPc_pc_31_19),
    .I2(IBusCachedPlugin_fetchPc_pc_2_7),
    .I3(IBusCachedPlugin_fetchPc_pc_2_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s2.INIT=16'h7077;
  LUT2 when_Fetcher_l160_s0 (
    .F(when_Fetcher_l160),
    .I0(IBusCachedPlugin_fetchPc_booted),
    .I1(IBusCachedPlugin_fetchPc_inc_10) 
);
defparam when_Fetcher_l160_s0.INIT=4'h8;
  LUT3 n12955_s0 (
    .F(n12955_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_13[0]) 
);
defparam n12955_s0.INIT=8'h2C;
  LUT3 n13040_s0 (
    .F(n13040_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13040_s0.INIT=8'hCA;
  LUT3 n13041_s0 (
    .F(n13041_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13041_s0.INIT=8'hCA;
  LUT3 n13042_s0 (
    .F(n13042_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13042_s0.INIT=8'hCA;
  LUT3 n13043_s0 (
    .F(n13043_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13043_s0.INIT=8'hCA;
  LUT3 n13044_s0 (
    .F(n13044_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n13040_4) 
);
defparam n13044_s0.INIT=8'hCA;
  LUT3 n13045_s0 (
    .F(n13045_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n13040_4) 
);
defparam n13045_s0.INIT=8'hAC;
  LUT3 n13046_s0 (
    .F(n13046_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n13040_4) 
);
defparam n13046_s0.INIT=8'hAC;
  LUT3 n13047_s0 (
    .F(n13047_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n13040_4) 
);
defparam n13047_s0.INIT=8'hAC;
  LUT3 n13048_s0 (
    .F(n13048_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n13040_4) 
);
defparam n13048_s0.INIT=8'hAC;
  LUT3 n13049_s0 (
    .F(n13049_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n13040_4) 
);
defparam n13049_s0.INIT=8'hAC;
  LUT3 n13050_s0 (
    .F(n13050_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n13040_4) 
);
defparam n13050_s0.INIT=8'hAC;
  LUT3 n13051_s0 (
    .F(n13051_3),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n13040_4) 
);
defparam n13051_s0.INIT=8'hAC;
  LUT2 toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .I0(dataCache_1_io_mem_cmd_valid),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid_s1.INIT=4'hB;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .I1(stageB_request_wr),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .I1(dataCache_1_io_mem_cmd_payload_address[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .I1(dataCache_1_io_mem_cmd_payload_address[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .I1(dataCache_1_io_mem_cmd_payload_address[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .I1(dataCache_1_io_mem_cmd_payload_address[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .I1(dataCache_1_io_mem_cmd_payload_address[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .I1(dataCache_1_io_mem_cmd_payload_address[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .I1(dataCache_1_io_mem_cmd_payload_address[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .I1(dataCache_1_io_mem_cmd_payload_address[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .I1(dataCache_1_io_mem_cmd_payload_address[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .I1(dataCache_1_io_mem_cmd_payload_address[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .I1(dataCache_1_io_mem_cmd_payload_address[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .I1(dataCache_1_io_mem_cmd_payload_address[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .I1(dataCache_1_io_mem_cmd_payload_address[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .I1(dataCache_1_io_mem_cmd_payload_address[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .I1(dataCache_1_io_mem_cmd_payload_address[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .I1(dataCache_1_io_mem_cmd_payload_address[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .I1(dataCache_1_io_mem_cmd_payload_address[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .I1(dataCache_1_io_mem_cmd_payload_address[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .I1(dataCache_1_io_mem_cmd_payload_address[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .I1(dataCache_1_io_mem_cmd_payload_address[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .I1(dataCache_1_io_mem_cmd_payload_address[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .I1(dataCache_1_io_mem_cmd_payload_address[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .I1(dataCache_1_io_mem_cmd_payload_address[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .I1(dataCache_1_io_mem_cmd_payload_address[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .I1(dataCache_1_io_mem_cmd_payload_address[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .I1(dataCache_1_io_mem_cmd_payload_address[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_5_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_3_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_mmuRsp_physicalAddress[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_2_s0.INIT=16'h44F0;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .I1(dataCache_1_io_mem_cmd_payload_data[31]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_31_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .I1(dataCache_1_io_mem_cmd_payload_data[30]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_30_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .I1(dataCache_1_io_mem_cmd_payload_data[29]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_29_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .I1(dataCache_1_io_mem_cmd_payload_data[28]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_28_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .I1(dataCache_1_io_mem_cmd_payload_data[27]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_27_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .I1(dataCache_1_io_mem_cmd_payload_data[26]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_26_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .I1(dataCache_1_io_mem_cmd_payload_data[25]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_25_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .I1(dataCache_1_io_mem_cmd_payload_data[24]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_24_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .I1(dataCache_1_io_mem_cmd_payload_data[23]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_23_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .I1(dataCache_1_io_mem_cmd_payload_data[22]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_22_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .I1(dataCache_1_io_mem_cmd_payload_data[21]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_21_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .I1(dataCache_1_io_mem_cmd_payload_data[20]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_20_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .I1(dataCache_1_io_mem_cmd_payload_data[19]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_19_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .I1(dataCache_1_io_mem_cmd_payload_data[18]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_18_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .I1(dataCache_1_io_mem_cmd_payload_data[17]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_17_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .I1(dataCache_1_io_mem_cmd_payload_data[16]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_16_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .I1(dataCache_1_io_mem_cmd_payload_data[15]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_15_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .I1(dataCache_1_io_mem_cmd_payload_data[14]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_14_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .I1(dataCache_1_io_mem_cmd_payload_data[13]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_13_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .I1(dataCache_1_io_mem_cmd_payload_data[12]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_12_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .I1(dataCache_1_io_mem_cmd_payload_data[11]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_11_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .I1(dataCache_1_io_mem_cmd_payload_data[10]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_10_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .I1(dataCache_1_io_mem_cmd_payload_data[9]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_9_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .I1(dataCache_1_io_mem_cmd_payload_data[8]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_8_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .I1(dataCache_1_io_mem_cmd_payload_data[7]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_7_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .I1(dataCache_1_io_mem_cmd_payload_data[6]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_6_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .I1(dataCache_1_io_mem_cmd_payload_data[5]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_5_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .I1(dataCache_1_io_mem_cmd_payload_data[4]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_4_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .I1(dataCache_1_io_mem_cmd_payload_data[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .I1(dataCache_1_io_mem_cmd_payload_data[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .I1(dataCache_1_io_mem_cmd_payload_data[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .I1(dataCache_1_io_mem_cmd_payload_data[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[3]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_3_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_2_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_1_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .I1(dataCache_1_io_mem_cmd_payload_mask[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask_0_s0.INIT=8'hCA;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_2_s0.INIT=8'hCA;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I1(stageB_request_size[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_1_s0.INIT=16'h44F0;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .I0(stageB_request_size[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I2(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size_0_s0.INIT=16'hEEF0;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_23_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[23]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_23_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_22_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[22]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_22_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_21_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[21]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_21_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_20_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[20]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_20_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_19_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[19]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_19_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_18_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[18]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_18_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_17_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[17]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_16_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[16]),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_16_s0.INIT=8'hCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_15_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[15]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_15_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_14_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[14]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_14_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_13_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[13]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_13_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_12_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .I0(execute_RS2[4]),
    .I1(execute_RS2[12]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_12_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_11_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .I0(execute_RS2[3]),
    .I1(execute_RS2[11]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_11_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_10_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[10]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_10_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_9_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[9]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_9_s0.INIT=16'hCCCA;
  LUT4 _zz_execute_MEMORY_STORE_DATA_RF_8_s0 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[8]),
    .I2(decode_to_execute_INSTRUCTION[12]),
    .I3(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_8_s0.INIT=16'hCCCA;
  LUT4 _zz_decode_IS_RS2_SIGNED_29_s3 (
    .F(_zz_decode_IS_RS2_SIGNED[29]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam _zz_decode_IS_RS2_SIGNED_29_s3.INIT=16'h1000;
  LUT4 HazardSimplePlugin_writeBackWrites_valid_s0 (
    .F(HazardSimplePlugin_writeBackWrites_valid),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_INSTRUCTION_29_8),
    .I3(HazardSimplePlugin_writeBackWrites_valid_4) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s0.INIT=16'h4000;
  LUT3 execute_SrcPlugin_addSub_11_s10 (
    .F(execute_SrcPlugin_addSub[11]),
    .I0(_zz_execute_SrcPlugin_addSub[11]),
    .I1(_zz_execute_SRC1[11]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_11_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_10_s10 (
    .F(execute_SrcPlugin_addSub[10]),
    .I0(_zz_execute_SrcPlugin_addSub[10]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_10_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_9_s10 (
    .F(execute_SrcPlugin_addSub[9]),
    .I0(_zz_execute_SrcPlugin_addSub[9]),
    .I1(_zz_execute_SRC1[9]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_9_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_8_s10 (
    .F(execute_SrcPlugin_addSub[8]),
    .I0(_zz_execute_SrcPlugin_addSub[8]),
    .I1(_zz_execute_SRC1[8]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_8_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_7_s10 (
    .F(execute_SrcPlugin_addSub[7]),
    .I0(_zz_execute_SrcPlugin_addSub[7]),
    .I1(_zz_execute_SRC1[7]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_7_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_6_s10 (
    .F(execute_SrcPlugin_addSub[6]),
    .I0(_zz_execute_SrcPlugin_addSub[6]),
    .I1(_zz_execute_SRC1[6]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_6_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_5_s10 (
    .F(execute_SrcPlugin_addSub[5]),
    .I0(_zz_execute_SrcPlugin_addSub[5]),
    .I1(_zz_execute_SRC1[5]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_5_s10.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_4_s8 (
    .F(execute_SrcPlugin_addSub[4]),
    .I0(_zz_execute_SrcPlugin_addSub[4]),
    .I1(_zz_execute_SRC1_4_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_4_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_3_s8 (
    .F(execute_SrcPlugin_addSub[3]),
    .I0(_zz_execute_SrcPlugin_addSub[3]),
    .I1(_zz_execute_SRC1_3_9),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_3_s8.INIT=8'hCA;
  LUT3 execute_SrcPlugin_addSub_2_s8 (
    .F(execute_SrcPlugin_addSub[2]),
    .I0(_zz_execute_SrcPlugin_addSub[2]),
    .I1(_zz_execute_SRC1[2]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam execute_SrcPlugin_addSub_2_s8.INIT=8'hCA;
  LUT4 execute_BranchPlugin_branch_src1_31_s0 (
    .F(execute_BranchPlugin_branch_src1[31]),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_31_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_30_s0 (
    .F(execute_BranchPlugin_branch_src1[30]),
    .I0(execute_RS1[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_30_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_29_s0 (
    .F(execute_BranchPlugin_branch_src1[29]),
    .I0(execute_RS1[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_29_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_28_s0 (
    .F(execute_BranchPlugin_branch_src1[28]),
    .I0(execute_RS1[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_28_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_27_s0 (
    .F(execute_BranchPlugin_branch_src1[27]),
    .I0(execute_RS1[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_27_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_26_s0 (
    .F(execute_BranchPlugin_branch_src1[26]),
    .I0(execute_RS1[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_26_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_25_s0 (
    .F(execute_BranchPlugin_branch_src1[25]),
    .I0(execute_RS1[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_25_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_24_s0 (
    .F(execute_BranchPlugin_branch_src1[24]),
    .I0(execute_RS1[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_24_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_23_s0 (
    .F(execute_BranchPlugin_branch_src1[23]),
    .I0(execute_RS1[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_23_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_22_s0 (
    .F(execute_BranchPlugin_branch_src1[22]),
    .I0(execute_RS1[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_22_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_21_s0 (
    .F(execute_BranchPlugin_branch_src1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_21_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_20_s0 (
    .F(execute_BranchPlugin_branch_src1[20]),
    .I0(execute_RS1[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_20_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_19_s0 (
    .F(execute_BranchPlugin_branch_src1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_19_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_18_s0 (
    .F(execute_BranchPlugin_branch_src1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_18_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_17_s0 (
    .F(execute_BranchPlugin_branch_src1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_17_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_16_s0 (
    .F(execute_BranchPlugin_branch_src1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_16_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_15_s0 (
    .F(execute_BranchPlugin_branch_src1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_15_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_14_s0 (
    .F(execute_BranchPlugin_branch_src1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_14_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_13_s0 (
    .F(execute_BranchPlugin_branch_src1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_13_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_12_s0 (
    .F(execute_BranchPlugin_branch_src1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_12_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_11_s0 (
    .F(execute_BranchPlugin_branch_src1[11]),
    .I0(execute_RS1[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_11_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_10_s0 (
    .F(execute_BranchPlugin_branch_src1[10]),
    .I0(execute_RS1[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_10_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_9_s0 (
    .F(execute_BranchPlugin_branch_src1[9]),
    .I0(execute_RS1[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_9_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_8_s0 (
    .F(execute_BranchPlugin_branch_src1[8]),
    .I0(execute_RS1[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_8_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_7_s0 (
    .F(execute_BranchPlugin_branch_src1[7]),
    .I0(execute_RS1[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_7_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_6_s0 (
    .F(execute_BranchPlugin_branch_src1[6]),
    .I0(execute_RS1[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_6_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_5_s0 (
    .F(execute_BranchPlugin_branch_src1[5]),
    .I0(execute_RS1[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_5_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_4_s0 (
    .F(execute_BranchPlugin_branch_src1[4]),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_PC[4]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_4_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_3_s0 (
    .F(execute_BranchPlugin_branch_src1[3]),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_PC[3]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_3_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src1_2_s0 (
    .F(execute_BranchPlugin_branch_src1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_PC[2]),
    .I2(decode_to_execute_BRANCH_CTRL[0]),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_2_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src2_19_s0 (
    .F(execute_BranchPlugin_branch_src2[19]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_19_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_18_s0 (
    .F(execute_BranchPlugin_branch_src2[18]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_18_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_17_s0 (
    .F(execute_BranchPlugin_branch_src2[17]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_17_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_16_s0 (
    .F(execute_BranchPlugin_branch_src2[16]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_16_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_15_s0 (
    .F(execute_BranchPlugin_branch_src2[15]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_15_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_14_s0 (
    .F(execute_BranchPlugin_branch_src2[14]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_14_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_13_s0 (
    .F(execute_BranchPlugin_branch_src2[13]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_13_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_12_s0 (
    .F(execute_BranchPlugin_branch_src2[12]),
    .I0(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[31]),
    .I3(execute_BranchPlugin_branch_src2_19_4) 
);
defparam execute_BranchPlugin_branch_src2_12_s0.INIT=16'h44F0;
  LUT4 execute_BranchPlugin_branch_src2_11_s0 (
    .F(execute_BranchPlugin_branch_src2[11]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_BranchPlugin_branch_src2_11_4),
    .I2(decode_to_execute_BRANCH_CTRL[1]),
    .I3(decode_to_execute_BRANCH_CTRL[0]) 
);
defparam execute_BranchPlugin_branch_src2_11_s0.INIT=16'hACCC;
  LUT4 execute_BranchPlugin_branch_src2_4_s0 (
    .F(execute_BranchPlugin_branch_src2[4]),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(decode_to_execute_INSTRUCTION[24]),
    .I2(execute_BranchPlugin_branch_src2_4_4),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_4_s0.INIT=16'h0C0A;
  LUT4 execute_BranchPlugin_branch_src2_3_s0 (
    .F(execute_BranchPlugin_branch_src2[3]),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(decode_to_execute_INSTRUCTION[23]),
    .I2(execute_BranchPlugin_branch_src2_4_4),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_3_s0.INIT=16'h0C0A;
  LUT4 execute_BranchPlugin_branch_src2_2_s0 (
    .F(execute_BranchPlugin_branch_src2[2]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(execute_BranchPlugin_branch_src2_2_4),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s0.INIT=16'hEACF;
  LUT4 execute_BranchPlugin_branch_src2_1_s0 (
    .F(execute_BranchPlugin_branch_src2[1]),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(execute_BranchPlugin_branch_src2_4_4),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_1_s0.INIT=16'h0C0A;
  LUT3 CsrPlugin_trapCause_3_s0 (
    .F(CsrPlugin_trapCause[3]),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_interrupt_code[3]),
    .I2(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_3_s0.INIT=8'hAC;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I0(_zz_decode_RS2_31_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_31_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_30_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_29_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_28_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I0(_zz_decode_RS2_27_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[27]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_27_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I0(_zz_decode_RS2_26_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[26]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_26_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_25_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[25]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I0(_zz_decode_RS2_24_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[24]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_24_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_23_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I0(_zz_decode_RS2_22_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[22]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_22_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_21_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_20_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_19_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_18_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I0(_zz_decode_RS2_17_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[17]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_17_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal_16_4),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I0(_zz_decode_RS2_15_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_15_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I0(_zz_decode_RS2_14_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_14_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I0(_zz_decode_RS2_13_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_13_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I0(_zz_decode_RS2_12_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_12_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I0(_zz_decode_RS2_11_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_11_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I0(_zz_decode_RS2_10_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[10]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_10_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I0(_zz_decode_RS2_9_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_9_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I0(_zz_decode_RS2_8_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_8_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I0(_zz_decode_RS2_7_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_7_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I0(_zz_decode_RS2_6_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_6_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I0(_zz_decode_RS2_5_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_5_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I0(_zz_decode_RS2_4_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_4_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I0(_zz_decode_RS2_3_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_3_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I0(_zz_decode_RS2_2_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_2_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I0(_zz_decode_RS2_1_5),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_1_s0.INIT=16'h3F50;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I0(_zz_decode_RS2_0_6),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_0_s0.INIT=16'h3F50;
  LUT3 execute_MulPlugin_aHigh_16_s0 (
    .F(execute_MulPlugin_aHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(execute_RS1[31]) 
);
defparam execute_MulPlugin_aHigh_16_s0.INIT=8'h60;
  LUT3 execute_MulPlugin_bHigh_16_s1 (
    .F(execute_MulPlugin_bHigh[16]),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(execute_RS2[31]) 
);
defparam execute_MulPlugin_bHigh_16_s1.INIT=8'h40;
  LUT3 n24913_s0 (
    .F(n24913_3),
    .I0(n24913_4),
    .I1(n19216_4),
    .I2(n18009_7) 
);
defparam n24913_s0.INIT=8'hEF;
  LUT3 when_MulDivIterativePlugin_l126_s1 (
    .F(when_MulDivIterativePlugin_l126),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(memory_DivPlugin_div_counter_value[1]),
    .I2(when_MulDivIterativePlugin_l126_5) 
);
defparam when_MulDivIterativePlugin_l126_s1.INIT=8'h10;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_31_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_31_s0.INIT=8'hAC;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_30_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .I1(memory_DivPlugin_accumulator[29]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_30_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_29_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .I1(memory_DivPlugin_accumulator[28]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_29_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_28_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .I1(memory_DivPlugin_accumulator[27]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_28_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_27_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .I1(memory_DivPlugin_accumulator[26]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_27_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_26_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .I1(memory_DivPlugin_accumulator[25]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_26_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_25_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .I1(memory_DivPlugin_accumulator[24]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_25_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_24_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .I1(memory_DivPlugin_accumulator[23]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_24_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_23_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .I1(memory_DivPlugin_accumulator[22]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_23_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_22_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .I1(memory_DivPlugin_accumulator[21]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_22_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_21_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .I1(memory_DivPlugin_accumulator[20]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_21_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_20_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .I1(memory_DivPlugin_accumulator[19]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_20_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_19_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .I1(memory_DivPlugin_accumulator[18]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_19_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_18_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .I1(memory_DivPlugin_accumulator[17]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_18_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_17_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .I1(memory_DivPlugin_accumulator[16]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_17_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_16_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .I1(memory_DivPlugin_accumulator[15]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_16_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_15_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .I1(memory_DivPlugin_accumulator[14]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_15_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_14_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .I1(memory_DivPlugin_accumulator[13]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_14_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_13_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .I1(memory_DivPlugin_accumulator[12]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_13_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_12_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .I1(memory_DivPlugin_accumulator[11]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_12_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_11_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .I1(memory_DivPlugin_accumulator[10]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_11_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_10_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .I1(memory_DivPlugin_accumulator[9]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_10_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_9_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .I1(memory_DivPlugin_accumulator[8]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_9_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_8_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .I1(memory_DivPlugin_accumulator[7]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_8_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_7_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .I1(memory_DivPlugin_accumulator[6]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_7_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_6_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .I1(memory_DivPlugin_accumulator[5]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_6_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_5_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .I1(memory_DivPlugin_accumulator[4]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_5_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_4_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .I1(memory_DivPlugin_accumulator[3]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_4_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_3_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .I1(memory_DivPlugin_accumulator[2]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_3_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_2_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_2_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_1_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_1_s0.INIT=8'hCA;
  LUT3 memory_DivPlugin_div_stage_0_outRemainder_0_s0 (
    .F(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .I0(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .I1(memory_DivPlugin_rs1[31]),
    .I2(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]) 
);
defparam memory_DivPlugin_div_stage_0_outRemainder_0_s0.INIT=8'hCA;
  LUT2 _zz_externalInterrupt_0_s0 (
    .F(_zz_externalInterrupt[0]),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .I1(externalInterruptArray_regNext[0]) 
);
defparam _zz_externalInterrupt_0_s0.INIT=4'h8;
  LUT2 _zz_externalInterrupt_1_s0 (
    .F(_zz_externalInterrupt[1]),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .I1(externalInterruptArray_regNext[1]) 
);
defparam _zz_externalInterrupt_1_s0.INIT=4'h8;
  LUT2 when_Pipeline_l124_2_s1 (
    .F(when_Pipeline_l124_2),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I1(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam when_Pipeline_l124_2_s1.INIT=4'h4;
  LUT4 iBus_cmd_ready_s0 (
    .F(iBus_cmd_ready),
    .I0(builder_grant),
    .I1(lineLoader_cmdSent),
    .I2(iBus_cmd_ready_4),
    .I3(lineLoader_valid) 
);
defparam iBus_cmd_ready_s0.INIT=16'h0100;
  LUT3 _zz_dBus_cmd_ready_s0 (
    .F(_zz_dBus_cmd_ready),
    .I0(iBus_cmd_ready_4),
    .I1(main_basesoc_dbus_stb),
    .I2(builder_grant) 
);
defparam _zz_dBus_cmd_ready_s0.INIT=8'h40;
  LUT4 n17810_s0 (
    .F(n17810_3),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(n17810_4),
    .I3(n17810_5) 
);
defparam n17810_s0.INIT=16'hFFE0;
  LUT3 n17813_s0 (
    .F(n17813_3),
    .I0(n19216_4),
    .I1(n17813_4),
    .I2(n17813_5) 
);
defparam n17813_s0.INIT=8'hF4;
  LUT2 n17815_s1 (
    .F(n17815_4),
    .I0(n19216_4),
    .I1(n17813_4) 
);
defparam n17815_s1.INIT=4'h8;
  LUT4 n24444_s0 (
    .F(n24444_3),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mip_MSIP),
    .I3(CsrPlugin_mie_MSIE) 
);
defparam n24444_s0.INIT=16'hF888;
  LUT4 n17857_s2 (
    .F(n17857_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(n17857_6),
    .I2(n17845_6),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam n17857_s2.INIT=16'h8F88;
  LUT4 n17858_s1 (
    .F(n17858_4),
    .I0(CsrPlugin_mstatus_MIE),
    .I1(n17845_6),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I3(n17857_6) 
);
defparam n17858_s1.INIT=16'hF0BB;
  LUT4 n24471_s0 (
    .F(n24471_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_772),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_8) 
);
defparam n24471_s0.INIT=16'h8000;
  LUT4 n24474_s0 (
    .F(n24474_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_8) 
);
defparam n24474_s0.INIT=16'h8000;
  LUT3 n24511_s0 (
    .F(n24511_3),
    .I0(n24511_4),
    .I1(n18009_7),
    .I2(n17460_4) 
);
defparam n24511_s0.INIT=8'h3B;
  LUT2 n24516_s0 (
    .F(n24516_3),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I1(n18009_7) 
);
defparam n24516_s0.INIT=4'hB;
  LUT4 n24517_s0 (
    .F(n24517_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I2(n17857_6),
    .I3(n18009_7) 
);
defparam n24517_s0.INIT=16'h80FF;
  LUT2 n24521_s0 (
    .F(n24521_3),
    .I0(n18009_7),
    .I1(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam n24521_s0.INIT=4'h7;
  LUT4 n24524_s0 (
    .F(n24524_3),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(CsrPlugin_interrupt_valid),
    .I2(n18009_7),
    .I3(n24524_6) 
);
defparam n24524_s0.INIT=16'hBFFF;
  LUT3 n18879_s8 (
    .F(n18807_4),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n18807_5) 
);
defparam n18879_s8.INIT=8'hAC;
  LUT3 n18880_s7 (
    .F(n18808_4),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(n18807_5) 
);
defparam n18880_s7.INIT=8'hAC;
  LUT3 n18881_s7 (
    .F(n18809_4),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(n18807_5) 
);
defparam n18881_s7.INIT=8'hAC;
  LUT3 n18882_s7 (
    .F(n18810_4),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I2(n18807_5) 
);
defparam n18882_s7.INIT=8'hAC;
  LUT3 n18883_s7 (
    .F(n18811_4),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(n18807_5) 
);
defparam n18883_s7.INIT=8'hAC;
  LUT3 n18884_s7 (
    .F(n18812_4),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(n18807_5) 
);
defparam n18884_s7.INIT=8'hAC;
  LUT3 n18885_s7 (
    .F(n18813_4),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(n18807_5) 
);
defparam n18885_s7.INIT=8'hAC;
  LUT3 n18886_s7 (
    .F(n18814_4),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(n18807_5) 
);
defparam n18886_s7.INIT=8'hAC;
  LUT3 n18887_s7 (
    .F(n18815_4),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I2(n18807_5) 
);
defparam n18887_s7.INIT=8'hAC;
  LUT3 n18888_s7 (
    .F(n18816_4),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n18807_5) 
);
defparam n18888_s7.INIT=8'hAC;
  LUT3 n18889_s7 (
    .F(n18817_4),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n18807_5) 
);
defparam n18889_s7.INIT=8'hAC;
  LUT3 n18890_s7 (
    .F(n18818_4),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I2(n18807_5) 
);
defparam n18890_s7.INIT=8'hAC;
  LUT3 n18891_s7 (
    .F(n18819_4),
    .I0(decode_to_execute_INSTRUCTION[19]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I2(n18807_5) 
);
defparam n18891_s7.INIT=8'hAC;
  LUT3 n18892_s7 (
    .F(n18820_4),
    .I0(decode_to_execute_INSTRUCTION[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I2(n18807_5) 
);
defparam n18892_s7.INIT=8'hAC;
  LUT3 n18893_s7 (
    .F(n18821_4),
    .I0(decode_to_execute_INSTRUCTION[17]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I2(n18807_5) 
);
defparam n18893_s7.INIT=8'hAC;
  LUT3 n18894_s7 (
    .F(n18822_4),
    .I0(decode_to_execute_INSTRUCTION[16]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(n18807_5) 
);
defparam n18894_s7.INIT=8'hAC;
  LUT3 n18895_s7 (
    .F(n18823_4),
    .I0(decode_to_execute_INSTRUCTION[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I2(n18807_5) 
);
defparam n18895_s7.INIT=8'hAC;
  LUT3 n18896_s7 (
    .F(n18824_4),
    .I0(decode_to_execute_INSTRUCTION[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(n18807_5) 
);
defparam n18896_s7.INIT=8'hAC;
  LUT3 n18897_s7 (
    .F(n18825_4),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(n18807_5) 
);
defparam n18897_s7.INIT=8'hAC;
  LUT3 n18898_s7 (
    .F(n18826_4),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n18807_5) 
);
defparam n18898_s7.INIT=8'hAC;
  LUT3 n18899_s7 (
    .F(n18827_4),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .I2(n18807_5) 
);
defparam n18899_s7.INIT=8'hAC;
  LUT3 n18900_s7 (
    .F(n18828_4),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I2(n18807_5) 
);
defparam n18900_s7.INIT=8'hAC;
  LUT3 n18901_s7 (
    .F(n18829_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I2(n18807_5) 
);
defparam n18901_s7.INIT=8'hAC;
  LUT3 n18902_s7 (
    .F(n18830_4),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(n18807_5) 
);
defparam n18902_s7.INIT=8'hAC;
  LUT3 n18903_s7 (
    .F(n18831_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I2(n18807_5) 
);
defparam n18903_s7.INIT=8'hAC;
  LUT3 n18904_s7 (
    .F(n18832_4),
    .I0(decode_to_execute_INSTRUCTION[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(n18807_5) 
);
defparam n18904_s7.INIT=8'hAC;
  LUT3 n18905_s7 (
    .F(n18833_4),
    .I0(decode_to_execute_INSTRUCTION[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(n18807_5) 
);
defparam n18905_s7.INIT=8'hAC;
  LUT3 n18906_s7 (
    .F(n18834_4),
    .I0(decode_to_execute_INSTRUCTION[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(n18807_5) 
);
defparam n18906_s7.INIT=8'hAC;
  LUT3 n18907_s7 (
    .F(n18835_4),
    .I0(decode_to_execute_INSTRUCTION[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I2(n18807_5) 
);
defparam n18907_s7.INIT=8'hAC;
  LUT3 n18908_s7 (
    .F(n18836_4),
    .I0(decode_to_execute_INSTRUCTION[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(n18807_5) 
);
defparam n18908_s7.INIT=8'hAC;
  LUT3 n18909_s8 (
    .F(n18837_4),
    .I0(decode_to_execute_INSTRUCTION[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(n18807_5) 
);
defparam n18909_s8.INIT=8'hAC;
  LUT3 n18877_s2 (
    .F(n18877_5),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(stageB_request_wr),
    .I2(n18909_11) 
);
defparam n18877_s2.INIT=8'hF8;
  LUT4 n18910_s1 (
    .F(n18910_4),
    .I0(DBusCachedPlugin_exceptionBus_valid),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I2(n18910_5),
    .I3(n18909_11) 
);
defparam n18910_s1.INIT=16'hF888;
  LUT3 n19151_s0 (
    .F(n19151_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .I1(memory_to_writeBack_PC[31]),
    .I2(n19151_4) 
);
defparam n19151_s0.INIT=8'hAC;
  LUT3 n19152_s0 (
    .F(n19152_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .I1(memory_to_writeBack_PC[30]),
    .I2(n19151_4) 
);
defparam n19152_s0.INIT=8'hAC;
  LUT3 n19153_s0 (
    .F(n19153_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .I1(memory_to_writeBack_PC[29]),
    .I2(n19151_4) 
);
defparam n19153_s0.INIT=8'hAC;
  LUT3 n19154_s0 (
    .F(n19154_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .I1(memory_to_writeBack_PC[28]),
    .I2(n19151_4) 
);
defparam n19154_s0.INIT=8'hAC;
  LUT3 n19155_s0 (
    .F(n19155_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .I1(memory_to_writeBack_PC[27]),
    .I2(n19151_4) 
);
defparam n19155_s0.INIT=8'hAC;
  LUT3 n19156_s0 (
    .F(n19156_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .I1(memory_to_writeBack_PC[26]),
    .I2(n19151_4) 
);
defparam n19156_s0.INIT=8'hAC;
  LUT3 n19157_s0 (
    .F(n19157_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .I1(memory_to_writeBack_PC[25]),
    .I2(n19151_4) 
);
defparam n19157_s0.INIT=8'hAC;
  LUT3 n19158_s0 (
    .F(n19158_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .I1(memory_to_writeBack_PC[24]),
    .I2(n19151_4) 
);
defparam n19158_s0.INIT=8'hAC;
  LUT3 n19159_s0 (
    .F(n19159_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .I1(memory_to_writeBack_PC[23]),
    .I2(n19151_4) 
);
defparam n19159_s0.INIT=8'hAC;
  LUT3 n19160_s0 (
    .F(n19160_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .I1(memory_to_writeBack_PC[22]),
    .I2(n19151_4) 
);
defparam n19160_s0.INIT=8'hAC;
  LUT3 n19161_s0 (
    .F(n19161_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .I1(memory_to_writeBack_PC[21]),
    .I2(n19151_4) 
);
defparam n19161_s0.INIT=8'hAC;
  LUT3 n19162_s0 (
    .F(n19162_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .I1(memory_to_writeBack_PC[20]),
    .I2(n19151_4) 
);
defparam n19162_s0.INIT=8'hAC;
  LUT3 n19163_s0 (
    .F(n19163_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .I1(memory_to_writeBack_PC[19]),
    .I2(n19151_4) 
);
defparam n19163_s0.INIT=8'hAC;
  LUT3 n19164_s0 (
    .F(n19164_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .I1(memory_to_writeBack_PC[18]),
    .I2(n19151_4) 
);
defparam n19164_s0.INIT=8'hAC;
  LUT3 n19165_s0 (
    .F(n19165_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .I1(memory_to_writeBack_PC[17]),
    .I2(n19151_4) 
);
defparam n19165_s0.INIT=8'hAC;
  LUT3 n19166_s0 (
    .F(n19166_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .I1(memory_to_writeBack_PC[16]),
    .I2(n19151_4) 
);
defparam n19166_s0.INIT=8'hAC;
  LUT3 n19167_s0 (
    .F(n19167_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .I1(memory_to_writeBack_PC[15]),
    .I2(n19151_4) 
);
defparam n19167_s0.INIT=8'hAC;
  LUT3 n19168_s0 (
    .F(n19168_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .I1(memory_to_writeBack_PC[14]),
    .I2(n19151_4) 
);
defparam n19168_s0.INIT=8'hAC;
  LUT3 n19169_s0 (
    .F(n19169_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .I1(memory_to_writeBack_PC[13]),
    .I2(n19151_4) 
);
defparam n19169_s0.INIT=8'hAC;
  LUT3 n19170_s0 (
    .F(n19170_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .I1(memory_to_writeBack_PC[12]),
    .I2(n19151_4) 
);
defparam n19170_s0.INIT=8'hAC;
  LUT3 n19171_s0 (
    .F(n19171_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .I1(memory_to_writeBack_PC[11]),
    .I2(n19151_4) 
);
defparam n19171_s0.INIT=8'hAC;
  LUT3 n19172_s0 (
    .F(n19172_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .I1(memory_to_writeBack_PC[10]),
    .I2(n19151_4) 
);
defparam n19172_s0.INIT=8'hAC;
  LUT3 n19173_s0 (
    .F(n19173_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .I1(memory_to_writeBack_PC[9]),
    .I2(n19151_4) 
);
defparam n19173_s0.INIT=8'hAC;
  LUT3 n19174_s0 (
    .F(n19174_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .I1(memory_to_writeBack_PC[8]),
    .I2(n19151_4) 
);
defparam n19174_s0.INIT=8'hAC;
  LUT3 n19175_s0 (
    .F(n19175_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .I1(memory_to_writeBack_PC[7]),
    .I2(n19151_4) 
);
defparam n19175_s0.INIT=8'hAC;
  LUT3 n19176_s0 (
    .F(n19176_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .I1(memory_to_writeBack_PC[6]),
    .I2(n19151_4) 
);
defparam n19176_s0.INIT=8'hAC;
  LUT3 n19177_s0 (
    .F(n19177_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .I1(memory_to_writeBack_PC[5]),
    .I2(n19151_4) 
);
defparam n19177_s0.INIT=8'hAC;
  LUT3 n19178_s0 (
    .F(n19178_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .I1(memory_to_writeBack_PC[4]),
    .I2(n19151_4) 
);
defparam n19178_s0.INIT=8'hAC;
  LUT3 n19179_s0 (
    .F(n19179_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .I1(memory_to_writeBack_PC[3]),
    .I2(n19151_4) 
);
defparam n19179_s0.INIT=8'hAC;
  LUT3 n19180_s0 (
    .F(n19180_3),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .I1(memory_to_writeBack_PC[2]),
    .I2(n19151_4) 
);
defparam n19180_s0.INIT=8'hAC;
  LUT4 n19345_s0 (
    .F(n19345_3),
    .I0(n19345_11),
    .I1(n19345_5),
    .I2(memory_DivPlugin_rs1[30]),
    .I3(n19216_4) 
);
defparam n19345_s0.INIT=16'hEEF0;
  LUT4 n19346_s0 (
    .F(n19346_3),
    .I0(memory_DivPlugin_rs1[29]),
    .I1(n19346_4),
    .I2(execute_RS1[30]),
    .I3(n19216_4) 
);
defparam n19346_s0.INIT=16'hC3AA;
  LUT3 n19347_s0 (
    .F(n19347_3),
    .I0(memory_DivPlugin_rs1[28]),
    .I1(n19347_4),
    .I2(n19216_4) 
);
defparam n19347_s0.INIT=8'hCA;
  LUT4 n19348_s0 (
    .F(n19348_3),
    .I0(memory_DivPlugin_rs1[27]),
    .I1(n19348_4),
    .I2(execute_RS1[28]),
    .I3(n19216_4) 
);
defparam n19348_s0.INIT=16'hC3AA;
  LUT3 n19349_s0 (
    .F(n19349_3),
    .I0(memory_DivPlugin_rs1[26]),
    .I1(n19349_4),
    .I2(n19216_4) 
);
defparam n19349_s0.INIT=8'hCA;
  LUT3 n19350_s0 (
    .F(n19350_3),
    .I0(memory_DivPlugin_rs1[25]),
    .I1(n19350_4),
    .I2(n19216_4) 
);
defparam n19350_s0.INIT=8'hCA;
  LUT4 n19351_s0 (
    .F(n19351_3),
    .I0(memory_DivPlugin_rs1[24]),
    .I1(n19351_4),
    .I2(execute_RS1[25]),
    .I3(n19216_4) 
);
defparam n19351_s0.INIT=16'hC3AA;
  LUT4 n19352_s0 (
    .F(n19352_3),
    .I0(memory_DivPlugin_rs1[23]),
    .I1(n19352_4),
    .I2(execute_RS1[24]),
    .I3(n19216_4) 
);
defparam n19352_s0.INIT=16'hC3AA;
  LUT4 n19353_s0 (
    .F(n19353_3),
    .I0(memory_DivPlugin_rs1[22]),
    .I1(n19353_6),
    .I2(execute_RS1[23]),
    .I3(n19216_4) 
);
defparam n19353_s0.INIT=16'h3CAA;
  LUT4 n19354_s0 (
    .F(n19354_3),
    .I0(memory_DivPlugin_rs1[21]),
    .I1(execute_RS1[22]),
    .I2(n19354_4),
    .I3(n19216_4) 
);
defparam n19354_s0.INIT=16'hC3AA;
  LUT4 n19355_s0 (
    .F(n19355_3),
    .I0(memory_DivPlugin_rs1[20]),
    .I1(n19355_4),
    .I2(execute_RS1[21]),
    .I3(n19216_4) 
);
defparam n19355_s0.INIT=16'h3CAA;
  LUT3 n19356_s0 (
    .F(n19356_3),
    .I0(memory_DivPlugin_rs1[19]),
    .I1(n19356_4),
    .I2(n19216_4) 
);
defparam n19356_s0.INIT=8'hCA;
  LUT4 n19357_s0 (
    .F(n19357_3),
    .I0(memory_DivPlugin_rs1[18]),
    .I1(n19357_4),
    .I2(execute_RS1[19]),
    .I3(n19216_4) 
);
defparam n19357_s0.INIT=16'h3CAA;
  LUT4 n19358_s0 (
    .F(n19358_3),
    .I0(memory_DivPlugin_rs1[17]),
    .I1(n19358_4),
    .I2(execute_RS1[18]),
    .I3(n19216_4) 
);
defparam n19358_s0.INIT=16'hC3AA;
  LUT4 n19359_s0 (
    .F(n19359_3),
    .I0(memory_DivPlugin_rs1[16]),
    .I1(n19359_4),
    .I2(execute_RS1[17]),
    .I3(n19216_4) 
);
defparam n19359_s0.INIT=16'h3CAA;
  LUT4 n19360_s0 (
    .F(n19360_3),
    .I0(memory_DivPlugin_rs1[15]),
    .I1(n19360_4),
    .I2(execute_RS1[16]),
    .I3(n19216_4) 
);
defparam n19360_s0.INIT=16'hC3AA;
  LUT4 n19361_s0 (
    .F(n19361_3),
    .I0(memory_DivPlugin_rs1[14]),
    .I1(n19361_4),
    .I2(execute_RS1[15]),
    .I3(n19216_4) 
);
defparam n19361_s0.INIT=16'hC3AA;
  LUT3 n19362_s0 (
    .F(n19362_3),
    .I0(memory_DivPlugin_rs1[13]),
    .I1(n19362_4),
    .I2(n19216_4) 
);
defparam n19362_s0.INIT=8'hCA;
  LUT4 n19363_s0 (
    .F(n19363_3),
    .I0(memory_DivPlugin_rs1[12]),
    .I1(n19363_4),
    .I2(execute_RS1[13]),
    .I3(n19216_4) 
);
defparam n19363_s0.INIT=16'hC3AA;
  LUT4 n19364_s0 (
    .F(n19364_3),
    .I0(memory_DivPlugin_rs1[11]),
    .I1(n19364_4),
    .I2(execute_RS1[12]),
    .I3(n19216_4) 
);
defparam n19364_s0.INIT=16'hC3AA;
  LUT4 n19365_s0 (
    .F(n19365_3),
    .I0(memory_DivPlugin_rs1[10]),
    .I1(n19365_6),
    .I2(execute_RS1[11]),
    .I3(n19216_4) 
);
defparam n19365_s0.INIT=16'h3CAA;
  LUT4 n19366_s0 (
    .F(n19366_3),
    .I0(memory_DivPlugin_rs1[9]),
    .I1(n19366_4),
    .I2(execute_RS1[10]),
    .I3(n19216_4) 
);
defparam n19366_s0.INIT=16'hC3AA;
  LUT4 n19367_s0 (
    .F(n19367_3),
    .I0(memory_DivPlugin_rs1[8]),
    .I1(n19367_4),
    .I2(execute_RS1[9]),
    .I3(n19216_4) 
);
defparam n19367_s0.INIT=16'hC3AA;
  LUT4 n19368_s0 (
    .F(n19368_3),
    .I0(memory_DivPlugin_rs1[7]),
    .I1(n19368_6),
    .I2(execute_RS1[8]),
    .I3(n19216_4) 
);
defparam n19368_s0.INIT=16'h3CAA;
  LUT4 n19369_s0 (
    .F(n19369_3),
    .I0(memory_DivPlugin_rs1[6]),
    .I1(n19369_4),
    .I2(execute_RS1[7]),
    .I3(n19216_4) 
);
defparam n19369_s0.INIT=16'h3CAA;
  LUT4 n19370_s0 (
    .F(n19370_3),
    .I0(memory_DivPlugin_rs1[5]),
    .I1(n19370_4),
    .I2(execute_RS1[6]),
    .I3(n19216_4) 
);
defparam n19370_s0.INIT=16'h3CAA;
  LUT4 n19371_s0 (
    .F(n19371_3),
    .I0(memory_DivPlugin_rs1[4]),
    .I1(execute_RS1[5]),
    .I2(n19371_4),
    .I3(n19216_4) 
);
defparam n19371_s0.INIT=16'h3CAA;
  LUT4 n19372_s0 (
    .F(n19372_3),
    .I0(memory_DivPlugin_rs1[3]),
    .I1(n19372_4),
    .I2(execute_RS1[4]),
    .I3(n19216_4) 
);
defparam n19372_s0.INIT=16'h3CAA;
  LUT4 n19373_s0 (
    .F(n19373_3),
    .I0(memory_DivPlugin_rs1[2]),
    .I1(n19373_6),
    .I2(execute_RS1[3]),
    .I3(n19216_4) 
);
defparam n19373_s0.INIT=16'h3CAA;
  LUT4 n19374_s0 (
    .F(n19374_3),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(n19374_4),
    .I2(execute_RS1[2]),
    .I3(n19216_4) 
);
defparam n19374_s0.INIT=16'h3CAA;
  LUT4 n19375_s0 (
    .F(n19375_3),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(n19375_6),
    .I2(execute_RS1[1]),
    .I3(n19216_4) 
);
defparam n19375_s0.INIT=16'h3CAA;
  LUT3 n19376_s0 (
    .F(n19376_3),
    .I0(execute_RS1[0]),
    .I1(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .I2(n19216_4) 
);
defparam n19376_s0.INIT=8'hA3;
  LUT3 n24749_s1 (
    .F(n24749_4),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid) 
);
defparam n24749_s1.INIT=8'h40;
  LUT4 n19646_s0 (
    .F(n19646_3),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(n19646_4),
    .I2(n19646_5),
    .I3(n19646_6) 
);
defparam n19646_s0.INIT=16'h0B04;
  LUT4 n20595_s4 (
    .F(n20595_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(n20595_8) 
);
defparam n20595_s4.INIT=16'h1000;
  LUT4 n20599_s2 (
    .F(n20599_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n20599_6),
    .I3(n20599_7) 
);
defparam n20599_s2.INIT=16'h1000;
  LUT4 n20605_s4 (
    .F(n20605_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(n20599_7),
    .I3(n20605_8) 
);
defparam n20605_s4.INIT=16'h4000;
  LUT4 n20610_s3 (
    .F(n20610_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I2(n20599_7),
    .I3(n20605_8) 
);
defparam n20610_s3.INIT=16'h1000;
  LUT4 n20616_s4 (
    .F(n20616_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(n20599_7),
    .I3(n20616_8) 
);
defparam n20616_s4.INIT=16'h4000;
  LUT4 n20622_s4 (
    .F(n20622_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(n20599_7),
    .I3(n20616_8) 
);
defparam n20622_s4.INIT=16'h4000;
  LUT2 n20628_s4 (
    .F(n20628_7),
    .I0(n20628_8),
    .I1(n20628_9) 
);
defparam n20628_s4.INIT=4'h8;
  LUT4 n20635_s5 (
    .F(n20635_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(n20635_9),
    .I2(n20635_10),
    .I3(n20628_9) 
);
defparam n20635_s5.INIT=16'h8000;
  LUT4 n20642_s5 (
    .F(n20642_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(n20595_8) 
);
defparam n20642_s5.INIT=16'h4000;
  LUT4 n20650_s6 (
    .F(n20650_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(n20595_8) 
);
defparam n20650_s6.INIT=16'h8000;
  LUT4 n24846_s0 (
    .F(n24846_3),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_773),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_8) 
);
defparam n24846_s0.INIT=16'h8000;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s (
    .F(_zz_execute_SHIFT_RIGHT_1[6]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I2(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s.INIT=16'h050C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s (
    .F(_zz_execute_SHIFT_RIGHT_1[7]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s.INIT=8'h5C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s (
    .F(_zz_execute_SHIFT_RIGHT_1[8]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_8_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s.INIT=16'h3FA0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s (
    .F(_zz_execute_SHIFT_RIGHT_1[9]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_9_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s.INIT=16'h3FA0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s (
    .F(_zz_execute_SHIFT_RIGHT_1[10]),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s.INIT=16'hA0CF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s (
    .F(_zz_execute_SHIFT_RIGHT_1[11]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s.INIT=16'h3FA0;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s (
    .F(_zz_execute_SHIFT_RIGHT_1[12]),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_11),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s (
    .F(_zz_execute_SHIFT_RIGHT_1[13]),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_10),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s (
    .F(_zz_execute_SHIFT_RIGHT_1[14]),
    .I0(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s (
    .F(_zz_execute_SHIFT_RIGHT_1[15]),
    .I0(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s (
    .F(_zz_execute_SHIFT_RIGHT_1[16]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s.INIT=8'hA3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s (
    .F(_zz_execute_SHIFT_RIGHT_1[17]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s (
    .F(_zz_execute_SHIFT_RIGHT_1[18]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s (
    .F(_zz_execute_SHIFT_RIGHT_1[19]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_20_s (
    .F(_zz_execute_SHIFT_RIGHT_1[20]),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_21_s (
    .F(_zz_execute_SHIFT_RIGHT_1[21]),
    .I0(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_22_s (
    .F(_zz_execute_SHIFT_RIGHT_1[22]),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_22_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_23_s (
    .F(_zz_execute_SHIFT_RIGHT_1[23]),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_23_s.INIT=8'hC5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s (
    .F(_zz_execute_SHIFT_RIGHT_1[28]),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s (
    .F(_zz_execute_SHIFT_RIGHT_1[29]),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_30_s (
    .F(_zz_execute_SHIFT_RIGHT_1[30]),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_30_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s (
    .F(_zz_execute_SHIFT_RIGHT_1[31]),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SHIFT_RIGHT_1_30_6) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s.INIT=16'hCACC;
  LUT4 _zz_execute_SRC1_2_s7 (
    .F(_zz_execute_SRC1[2]),
    .I0(execute_RS1[2]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_2_s7.INIT=16'hCF0A;
  LUT4 _zz_execute_SRC2_4_31_s4 (
    .F(_zz_execute_SRC2_4_31_8),
    .I0(_zz_execute_SRC2_4_31_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_31_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_30_s4 (
    .F(_zz_execute_SRC2_4_30_8),
    .I0(_zz_execute_SRC2_4_30_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_30_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_29_s4 (
    .F(_zz_execute_SRC2_4_29_8),
    .I0(_zz_execute_SRC2_4_29_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_29_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_28_s4 (
    .F(_zz_execute_SRC2_4_28_8),
    .I0(_zz_execute_SRC2_4_28_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_28_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_27_s4 (
    .F(_zz_execute_SRC2_4_27_8),
    .I0(_zz_execute_SRC2_4_27_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_27_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_26_s4 (
    .F(_zz_execute_SRC2_4_26_8),
    .I0(_zz_execute_SRC2_4_26_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_26_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_25_s4 (
    .F(_zz_execute_SRC2_4_25_8),
    .I0(_zz_execute_SRC2_4_25_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_25_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_24_s4 (
    .F(_zz_execute_SRC2_4_24_8),
    .I0(_zz_execute_SRC2_4_24_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_24_s4.INIT=16'h5CC5;
  LUT4 _zz_execute_SRC2_4_23_s4 (
    .F(_zz_execute_SRC2_4_23_8),
    .I0(_zz_execute_SRC2_4_23_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_23_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_22_s4 (
    .F(_zz_execute_SRC2_4_22_8),
    .I0(_zz_execute_SRC2_4_22_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_22_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_21_s4 (
    .F(_zz_execute_SRC2_4_21_8),
    .I0(_zz_execute_SRC2_4_21_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_21_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_20_s4 (
    .F(_zz_execute_SRC2_4_20_8),
    .I0(_zz_execute_SRC2_4_20_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_20_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_19_s4 (
    .F(_zz_execute_SRC2_4_19_8),
    .I0(_zz_execute_SRC2_4_19_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_19_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_18_s4 (
    .F(_zz_execute_SRC2_4_18_8),
    .I0(_zz_execute_SRC2_4_18_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_18_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_17_s4 (
    .F(_zz_execute_SRC2_4_17_8),
    .I0(_zz_execute_SRC2_4_17_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_17_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_16_s4 (
    .F(_zz_execute_SRC2_4_16_8),
    .I0(_zz_execute_SRC2_4_16_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_16_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_15_s4 (
    .F(_zz_execute_SRC2_4_15_8),
    .I0(_zz_execute_SRC2_4_15_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_15_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_14_s4 (
    .F(_zz_execute_SRC2_4_14_8),
    .I0(_zz_execute_SRC2_4_14_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_14_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_13_s4 (
    .F(_zz_execute_SRC2_4_13_8),
    .I0(_zz_execute_SRC2_4_13_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_13_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_12_s4 (
    .F(_zz_execute_SRC2_4_12_8),
    .I0(_zz_execute_SRC2_4_12_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_12_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_11_s4 (
    .F(_zz_execute_SRC2_4_11_8),
    .I0(_zz_execute_SRC2_4_11_9),
    .I1(decode_to_execute_INSTRUCTION[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_11_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_10_s4 (
    .F(_zz_execute_SRC2_4_10_8),
    .I0(_zz_execute_SRC2_4_10_9),
    .I1(decode_to_execute_INSTRUCTION[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_10_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_9_s4 (
    .F(_zz_execute_SRC2_4_9_8),
    .I0(_zz_execute_SRC2_4_9_9),
    .I1(decode_to_execute_INSTRUCTION[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_9_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_8_s4 (
    .F(_zz_execute_SRC2_4_8_8),
    .I0(_zz_execute_SRC2_4_8_9),
    .I1(decode_to_execute_INSTRUCTION[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_8_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_7_s4 (
    .F(_zz_execute_SRC2_4_7_8),
    .I0(_zz_execute_SRC2_4_7_9),
    .I1(decode_to_execute_INSTRUCTION[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_7_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_6_s4 (
    .F(_zz_execute_SRC2_4_6_8),
    .I0(_zz_execute_SRC2_4_6_9),
    .I1(decode_to_execute_INSTRUCTION[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_6_s4.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_5_s5 (
    .F(_zz_execute_SRC2_4_5_9),
    .I0(_zz_execute_SRC2_4_5_10),
    .I1(decode_to_execute_INSTRUCTION[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_5_s5.INIT=16'hACC5;
  LUT4 _zz_execute_SRC2_4_1_s6 (
    .F(_zz_execute_SRC2_4[1]),
    .I0(decode_to_execute_SRC2_CTRL[0]),
    .I1(decode_to_execute_SRC2_CTRL[1]),
    .I2(decode_to_execute_INSTRUCTION[8]),
    .I3(_zz_execute_SRC2_4_1_12) 
);
defparam _zz_execute_SRC2_4_1_s6.INIT=16'hFF40;
  LUT4 _zz_execute_SRC2_4_0_s6 (
    .F(_zz_execute_SRC2_4[0]),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[20]),
    .I3(_zz_execute_SRC2_4_0_12) 
);
defparam _zz_execute_SRC2_4_0_s6.INIT=16'hFF40;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_9_24_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_9_24_s2.INIT=16'hF044;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_18_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_18_0_6),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_2_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s1.INIT=16'h1000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_28_17_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_28_17_s1.INIT=16'h4F44;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_82_9_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_82[9]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_82_9_s1.INIT=16'hFF10;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_86_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_86),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_86_s2.INIT=4'hB;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_121_2_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_121[2]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_121_2_s1.INIT=16'h88F0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_125_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_125),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_125_s1.INIT=16'h88F0;
  LUT2 n14757_s34 (
    .F(n14757_38),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n14757_s34.INIT=4'hB;
  LUT2 n18221_s1 (
    .F(n18221_4),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(n18009_7) 
);
defparam n18221_s1.INIT=4'hB;
  LUT3 n18225_s1 (
    .F(n18225_4),
    .I0(n18225_5),
    .I1(CsrPlugin_mstatus_MIE),
    .I2(n18009_7) 
);
defparam n18225_s1.INIT=8'hBF;
  LUT2 CsrPlugin_pipelineLiberator_pcValids_0_s2 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_6),
    .I0(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I1(CsrPlugin_pipelineLiberator_pcValids_1_9) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s2.INIT=4'h8;
  LUT4 n20653_s1 (
    .F(n20653_4),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_836),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_8) 
);
defparam n20653_s1.INIT=16'h7FFF;
  LUT3 n18959_s1 (
    .F(n18959_4),
    .I0(CsrPlugin_mip_MEIP),
    .I1(CsrPlugin_mie_MEIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam n18959_s1.INIT=8'h80;
  LUT4 n19216_s1 (
    .F(n19216_4),
    .I0(n19216_5),
    .I1(n19216_6),
    .I2(_zz_decode_RS2_2_30_4),
    .I3(n24749_4) 
);
defparam n19216_s1.INIT=16'h00BF;
  LUT2 n20089_s1 (
    .F(n20089_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam n20089_s1.INIT=4'h4;
  LUT4 IBusCachedPlugin_decodePrediction_cmd_hadBranch_s3 (
    .F(IBusCachedPlugin_decodePrediction_cmd_hadBranch_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13040_4),
    .I3(decode_to_execute_PC_31_8) 
);
defparam IBusCachedPlugin_decodePrediction_cmd_hadBranch_s3.INIT=16'hAC00;
  LUT2 n20176_s1 (
    .F(n20176_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(n20176_5) 
);
defparam n20176_s1.INIT=4'h7;
  LUT4 _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3 (
    .F(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s3.INIT=16'hFEFF;
  LUT2 CsrPlugin_mstatus_MIE_s3 (
    .F(CsrPlugin_mstatus_MIE_8),
    .I0(n17857_6),
    .I1(CsrPlugin_mstatus_MPP_1_10) 
);
defparam CsrPlugin_mstatus_MIE_s3.INIT=4'hE;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8),
    .I0(n18807_5),
    .I1(IBusCachedPlugin_fetchPc_output_fire_4),
    .I2(n18909_11) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s3.INIT=8'hEF;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(execute_to_memory_BRANCH_CALC[1]),
    .I2(n18807_5),
    .I3(IBusCachedPlugin_fetchPc_output_fire_4) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s3.INIT=16'hFFF8;
  LUT3 CsrPlugin_interrupt_code_3_s2 (
    .F(CsrPlugin_interrupt_code_3_6),
    .I0(CsrPlugin_mip_MSIP),
    .I1(CsrPlugin_mie_MSIE),
    .I2(CsrPlugin_mstatus_MIE) 
);
defparam CsrPlugin_interrupt_code_3_s2.INIT=8'h80;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .I0(execute_RS2[31]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .I0(execute_RS2[30]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .I0(execute_RS2[29]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .I0(execute_RS2[28]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .I0(execute_RS2[27]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .I0(execute_RS2[26]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .I0(execute_RS2[25]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s7.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s7 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .I0(execute_RS2[24]),
    .I1(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I2(decode_to_execute_INSTRUCTION[13]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s7.INIT=8'hAC;
  LUT4 n19634_s3 (
    .F(n19634_7),
    .I0(execute_RS2[2]),
    .I1(n19635_8),
    .I2(n19646_4),
    .I3(execute_RS2[3]) 
);
defparam n19634_s3.INIT=16'h4FB0;
  LUT2 n19633_s3 (
    .F(n19633_7),
    .I0(execute_RS2[4]),
    .I1(n19633_8) 
);
defparam n19633_s3.INIT=4'h6;
  LUT4 n19632_s3 (
    .F(n19632_7),
    .I0(execute_RS2[4]),
    .I1(n19646_4),
    .I2(n19633_8),
    .I3(execute_RS2[5]) 
);
defparam n19632_s3.INIT=16'h07F8;
  LUT4 n19630_s3 (
    .F(n19630_7),
    .I0(execute_RS2[6]),
    .I1(n19646_4),
    .I2(execute_RS2[7]),
    .I3(n19631_11) 
);
defparam n19630_s3.INIT=16'h5A3C;
  LUT4 n19627_s3 (
    .F(n19627_7),
    .I0(execute_RS2[9]),
    .I1(n19628_8),
    .I2(execute_RS2[10]),
    .I3(n19646_4) 
);
defparam n19627_s3.INIT=16'h4BB4;
  LUT4 n19624_s3 (
    .F(n19624_7),
    .I0(execute_RS2[12]),
    .I1(n19646_4),
    .I2(execute_RS2[13]),
    .I3(n19625_8) 
);
defparam n19624_s3.INIT=16'h5A3C;
  LUT4 n19623_s3 (
    .F(n19623_7),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[12]),
    .I2(n19625_8),
    .I3(n19623_10) 
);
defparam n19623_s3.INIT=16'hEF10;
  LUT4 n19622_s3 (
    .F(n19622_7),
    .I0(n19622_8),
    .I1(n19625_8),
    .I2(execute_RS2[15]),
    .I3(n19646_4) 
);
defparam n19622_s3.INIT=16'h8778;
  LUT4 n19621_s3 (
    .F(n19621_7),
    .I0(n19621_8),
    .I1(n19625_8),
    .I2(execute_RS2[16]),
    .I3(n19646_4) 
);
defparam n19621_s3.INIT=16'h8778;
  LUT4 n19620_s3 (
    .F(n19620_7),
    .I0(execute_RS2[16]),
    .I1(n19621_8),
    .I2(n19625_8),
    .I3(n19620_10) 
);
defparam n19620_s3.INIT=16'hBF40;
  LUT4 n19618_s3 (
    .F(n19618_7),
    .I0(execute_RS2[18]),
    .I1(n19619_8),
    .I2(execute_RS2[19]),
    .I3(n19646_4) 
);
defparam n19618_s3.INIT=16'h4BB4;
  LUT4 n19617_s3 (
    .F(n19617_7),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[18]),
    .I2(n19619_8),
    .I3(n19617_10) 
);
defparam n19617_s3.INIT=16'hEF10;
  LUT4 n19615_s3 (
    .F(n19615_7),
    .I0(execute_RS2[21]),
    .I1(n19616_11),
    .I2(execute_RS2[22]),
    .I3(n19646_4) 
);
defparam n19615_s3.INIT=16'h4BB4;
  LUT4 n19614_s3 (
    .F(n19614_7),
    .I0(n19614_8),
    .I1(n19616_11),
    .I2(execute_RS2[23]),
    .I3(n19646_4) 
);
defparam n19614_s3.INIT=16'h8778;
  LUT4 n19613_s3 (
    .F(n19613_7),
    .I0(n19616_11),
    .I1(n19613_8),
    .I2(execute_RS2[24]),
    .I3(n19646_4) 
);
defparam n19613_s3.INIT=16'h8778;
  LUT4 n19612_s3 (
    .F(n19612_7),
    .I0(execute_RS2[24]),
    .I1(n19616_11),
    .I2(n19613_8),
    .I3(n19612_10) 
);
defparam n19612_s3.INIT=16'hBF40;
  LUT4 n19611_s3 (
    .F(n19611_7),
    .I0(n19611_8),
    .I1(n19616_11),
    .I2(n19613_8),
    .I3(n19611_11) 
);
defparam n19611_s3.INIT=16'h7F80;
  LUT4 n19609_s3 (
    .F(n19609_7),
    .I0(execute_RS2[27]),
    .I1(n19610_8),
    .I2(execute_RS2[28]),
    .I3(n19646_4) 
);
defparam n19609_s3.INIT=16'h4BB4;
  LUT4 n19608_s3 (
    .F(n19608_7),
    .I0(n19608_8),
    .I1(n19610_8),
    .I2(execute_RS2[29]),
    .I3(n19646_4) 
);
defparam n19608_s3.INIT=16'h8778;
  LUT4 n19607_s3 (
    .F(n19607_7),
    .I0(execute_RS2[29]),
    .I1(n19608_8),
    .I2(n19610_8),
    .I3(n19607_10) 
);
defparam n19607_s3.INIT=16'hBF40;
  LUT3 n19606_s2 (
    .F(n19606_5),
    .I0(decode_to_execute_IS_RS1_SIGNED),
    .I1(execute_RS2[31]),
    .I2(n19606_6) 
);
defparam n19606_s2.INIT=8'hF4;
  LUT3 _zz_memory_DivPlugin_div_result_3_0_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_0_8),
    .I0(memory_DivPlugin_rs1[0]),
    .I1(memory_DivPlugin_accumulator[0]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_0_s3.INIT=8'hCA;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[1]),
    .I0(memory_DivPlugin_div_needRevert),
    .I1(_zz_memory_DivPlugin_div_result_3_0_8),
    .I2(_zz_memory_DivPlugin_div_result_3_1_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_2_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[2]),
    .I0(_zz_memory_DivPlugin_div_result_3_0_8),
    .I1(_zz_memory_DivPlugin_div_result_3_1_9),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(_zz_memory_DivPlugin_div_result_3_2_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s3.INIT=16'hB04F;
  LUT2 _zz_memory_DivPlugin_div_result_3_3_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[3]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s3.INIT=4'h9;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[6]),
    .I0(_zz_memory_DivPlugin_div_result_3_4_9),
    .I1(_zz_memory_DivPlugin_div_result_3_4_10),
    .I2(_zz_memory_DivPlugin_div_result_3_5_9),
    .I3(_zz_memory_DivPlugin_div_result_3_6_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s3.INIT=16'h02FD;
  LUT4 _zz_memory_DivPlugin_div_result_3_8_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[8]),
    .I0(_zz_memory_DivPlugin_div_result_3_4_9),
    .I1(_zz_memory_DivPlugin_div_result_3_7_9),
    .I2(_zz_memory_DivPlugin_div_result_3_7_10),
    .I3(_zz_memory_DivPlugin_div_result_3_8_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s3.INIT=16'h08F7;
  LUT2 _zz_memory_DivPlugin_div_result_3_9_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[9]),
    .I0(_zz_memory_DivPlugin_div_result_3_9_9),
    .I1(_zz_memory_DivPlugin_div_result_3_9_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s3.INIT=4'h9;
  LUT2 _zz_memory_DivPlugin_div_result_3_10_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[10]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_11_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[11]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10),
    .I2(_zz_memory_DivPlugin_div_result_3_11_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s3.INIT=8'h2D;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[12]),
    .I0(_zz_memory_DivPlugin_div_result_3_10_9),
    .I1(_zz_memory_DivPlugin_div_result_3_10_10),
    .I2(_zz_memory_DivPlugin_div_result_3_11_9),
    .I3(_zz_memory_DivPlugin_div_result_3_12_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s3.INIT=16'h02FD;
  LUT2 _zz_memory_DivPlugin_div_result_3_13_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[13]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s3.INIT=4'h9;
  LUT3 _zz_memory_DivPlugin_div_result_3_14_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[14]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_14_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s3.INIT=8'h4B;
  LUT4 _zz_memory_DivPlugin_div_result_3_15_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[15]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_14_9),
    .I3(_zz_memory_DivPlugin_div_result_3_15_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s3.INIT=16'h04FB;
  LUT3 _zz_memory_DivPlugin_div_result_3_16_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[16]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_9),
    .I2(_zz_memory_DivPlugin_div_result_3_16_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[17]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_10),
    .I2(_zz_memory_DivPlugin_div_result_3_16_9),
    .I3(_zz_memory_DivPlugin_div_result_3_17_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s3.INIT=16'h20DF;
  LUT4 _zz_memory_DivPlugin_div_result_3_18_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[18]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_9),
    .I2(_zz_memory_DivPlugin_div_result_3_18_9),
    .I3(_zz_memory_DivPlugin_div_result_3_18_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s3.INIT=16'h807F;
  LUT3 _zz_memory_DivPlugin_div_result_3_19_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[19]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_19_12),
    .I2(_zz_memory_DivPlugin_div_result_3_19_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[20]),
    .I0(_zz_memory_DivPlugin_div_result_3_20_12),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_16_9),
    .I3(_zz_memory_DivPlugin_div_result_3_20_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s3.INIT=16'h807F;
  LUT3 _zz_memory_DivPlugin_div_result_3_21_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[21]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_21_9),
    .I2(_zz_memory_DivPlugin_div_result_3_21_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s3.INIT=8'h87;
  LUT3 _zz_memory_DivPlugin_div_result_3_22_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[22]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_13),
    .I2(_zz_memory_DivPlugin_div_result_3_22_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s3.INIT=8'h87;
  LUT4 _zz_memory_DivPlugin_div_result_3_23_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[23]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13),
    .I3(_zz_memory_DivPlugin_div_result_3_23_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s3.INIT=16'h20DF;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[24]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_13),
    .I2(_zz_memory_DivPlugin_div_result_3_24_9),
    .I3(_zz_memory_DivPlugin_div_result_3_24_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_25_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[25]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_13),
    .I2(_zz_memory_DivPlugin_div_result_3_25_12),
    .I3(_zz_memory_DivPlugin_div_result_3_25_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[26]),
    .I0(_zz_memory_DivPlugin_div_result_3_26_12),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13),
    .I3(_zz_memory_DivPlugin_div_result_3_26_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[27]),
    .I0(_zz_memory_DivPlugin_div_result_3_27_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13),
    .I3(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[28]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_13),
    .I2(_zz_memory_DivPlugin_div_result_3_28_9),
    .I3(_zz_memory_DivPlugin_div_result_3_28_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[29]),
    .I0(_zz_memory_DivPlugin_div_result_3_13_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_9),
    .I2(_zz_memory_DivPlugin_div_result_3_29_9),
    .I3(_zz_memory_DivPlugin_div_result_3_29_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_30_s3 (
    .F(_zz_memory_DivPlugin_div_result_3[30]),
    .I0(_zz_memory_DivPlugin_div_result_3_30_9),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13),
    .I3(_zz_memory_DivPlugin_div_result_3_30_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s3.INIT=16'h807F;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s2 (
    .F(_zz_memory_DivPlugin_div_result_3[31]),
    .I0(_zz_memory_DivPlugin_div_result_3_31_7),
    .I1(_zz_memory_DivPlugin_div_result_3_13_10),
    .I2(_zz_memory_DivPlugin_div_result_3_22_13),
    .I3(_zz_memory_DivPlugin_div_result_3_31_8) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s2.INIT=16'h807F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s480 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_578),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_582) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s480.INIT=16'h7FFF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s (
    .F(_zz_execute_SHIFT_RIGHT_1[1]),
    .I0(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_1_7),
    .I2(_zz_execute_SHIFT_RIGHT_1_1_8),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s.INIT=16'h050C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s (
    .F(_zz_execute_SHIFT_RIGHT_1[2]),
    .I0(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_2_7),
    .I2(_zz_execute_SHIFT_RIGHT_1_2_8),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s.INIT=16'h050C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_3_s (
    .F(_zz_execute_SHIFT_RIGHT_1[3]),
    .I0(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_3_7),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s.INIT=8'h5C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s (
    .F(_zz_execute_SHIFT_RIGHT_1[4]),
    .I0(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_4_7),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s.INIT=8'hA3;
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_s (
    .F(_zz_execute_SHIFT_RIGHT_1[5]),
    .I0(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_5_7),
    .I2(_zz_execute_SHIFT_RIGHT_1_5_8),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s.INIT=16'h050C;
  LUT2 n19181_s1 (
    .F(n19181_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .I1(n19151_4) 
);
defparam n19181_s1.INIT=4'h8;
  LUT2 n19182_s1 (
    .F(n19182_5),
    .I0(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .I1(n19151_4) 
);
defparam n19182_s1.INIT=4'h8;
  LUT3 execute_BranchPlugin_branch_src1_1_s2 (
    .F(execute_BranchPlugin_branch_src1[1]),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_1_s2.INIT=8'h80;
  LUT3 execute_BranchPlugin_branch_src1_0_s2 (
    .F(execute_BranchPlugin_branch_src1[0]),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src1_0_s2.INIT=8'h80;
  LUT2 CsrPlugin_trapCause_2_s1 (
    .F(CsrPlugin_trapCause[2]),
    .I0(CsrPlugin_hadException),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]) 
);
defparam CsrPlugin_trapCause_2_s1.INIT=4'h8;
  LUT4 n17865_s1 (
    .F(n17865_5),
    .I0(memory_arbitration_isValid),
    .I1(n19216_4),
    .I2(memory_arbitration_isValid_9),
    .I3(n18909_11) 
);
defparam n17865_s1.INIT=16'h8000;
  LUT4 n17861_s1 (
    .F(n17861_5),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(IBusCachedPlugin_fetchPc_output_fire_38),
    .I3(CsrPlugin_pipelineLiberator_pcValids_1_7) 
);
defparam n17861_s1.INIT=16'h4000;
  LUT4 n17462_s1 (
    .F(n17462_5),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .I2(n17462_6),
    .I3(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
defparam n17462_s1.INIT=16'h4000;
  LUT4 _zz_execute_SRC1_0_s5 (
    .F(_zz_execute_SRC1_0_10),
    .I0(execute_RS1[0]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_0_s5.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_1_s4 (
    .F(_zz_execute_SRC1_1_9),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_1_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_3_s4 (
    .F(_zz_execute_SRC1_3_9),
    .I0(execute_RS1[3]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_3_s4.INIT=16'hC00A;
  LUT4 _zz_execute_SRC1_4_s4 (
    .F(_zz_execute_SRC1_4_9),
    .I0(execute_RS1[4]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[0]),
    .I3(decode_to_execute_SRC1_CTRL[1]) 
);
defparam _zz_execute_SRC1_4_s4.INIT=16'hC00A;
  LUT3 execute_BranchPlugin_branch_src2_0_s2 (
    .F(execute_BranchPlugin_branch_src2[0]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_0_s2.INIT=8'h80;
  LUT3 _zz_execute_SRC1_5_s7 (
    .F(_zz_execute_SRC1[5]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[5]) 
);
defparam _zz_execute_SRC1_5_s7.INIT=8'h10;
  LUT3 _zz_execute_SRC1_6_s7 (
    .F(_zz_execute_SRC1[6]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[6]) 
);
defparam _zz_execute_SRC1_6_s7.INIT=8'h10;
  LUT3 _zz_execute_SRC1_7_s7 (
    .F(_zz_execute_SRC1[7]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[7]) 
);
defparam _zz_execute_SRC1_7_s7.INIT=8'h10;
  LUT3 _zz_execute_SRC1_8_s7 (
    .F(_zz_execute_SRC1[8]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[8]) 
);
defparam _zz_execute_SRC1_8_s7.INIT=8'h10;
  LUT3 _zz_execute_SRC1_9_s7 (
    .F(_zz_execute_SRC1[9]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[9]) 
);
defparam _zz_execute_SRC1_9_s7.INIT=8'h10;
  LUT3 _zz_execute_SRC1_10_s7 (
    .F(_zz_execute_SRC1[10]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[10]) 
);
defparam _zz_execute_SRC1_10_s7.INIT=8'h10;
  LUT3 _zz_execute_SRC1_11_s7 (
    .F(_zz_execute_SRC1[11]),
    .I0(decode_to_execute_SRC1_CTRL[0]),
    .I1(decode_to_execute_SRC1_CTRL[1]),
    .I2(execute_RS1[11]) 
);
defparam _zz_execute_SRC1_11_s7.INIT=8'h10;
  LUT4 _zz_execute_SRC1_12_s5 (
    .F(_zz_execute_SRC1[12]),
    .I0(execute_RS1[12]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_12_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_13_s5 (
    .F(_zz_execute_SRC1[13]),
    .I0(execute_RS1[13]),
    .I1(decode_to_execute_INSTRUCTION[13]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_13_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_14_s5 (
    .F(_zz_execute_SRC1[14]),
    .I0(execute_RS1[14]),
    .I1(decode_to_execute_INSTRUCTION[14]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_14_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_15_s5 (
    .F(_zz_execute_SRC1[15]),
    .I0(execute_RS1[15]),
    .I1(decode_to_execute_INSTRUCTION[15]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_15_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_16_s5 (
    .F(_zz_execute_SRC1[16]),
    .I0(execute_RS1[16]),
    .I1(decode_to_execute_INSTRUCTION[16]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_16_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_17_s5 (
    .F(_zz_execute_SRC1[17]),
    .I0(execute_RS1[17]),
    .I1(decode_to_execute_INSTRUCTION[17]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_17_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_18_s5 (
    .F(_zz_execute_SRC1[18]),
    .I0(execute_RS1[18]),
    .I1(decode_to_execute_INSTRUCTION[18]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_18_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_19_s5 (
    .F(_zz_execute_SRC1[19]),
    .I0(execute_RS1[19]),
    .I1(decode_to_execute_INSTRUCTION[19]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_19_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_20_s5 (
    .F(_zz_execute_SRC1[20]),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(execute_RS1[20]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_20_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_21_s5 (
    .F(_zz_execute_SRC1[21]),
    .I0(execute_RS1[21]),
    .I1(decode_to_execute_INSTRUCTION[21]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_21_s5.INIT=16'h0C0A;
  LUT4 _zz_execute_SRC1_22_s5 (
    .F(_zz_execute_SRC1[22]),
    .I0(decode_to_execute_INSTRUCTION[22]),
    .I1(execute_RS1[22]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_22_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_23_s5 (
    .F(_zz_execute_SRC1[23]),
    .I0(decode_to_execute_INSTRUCTION[23]),
    .I1(execute_RS1[23]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_23_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_24_s5 (
    .F(_zz_execute_SRC1[24]),
    .I0(decode_to_execute_INSTRUCTION[24]),
    .I1(execute_RS1[24]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_24_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_25_s5 (
    .F(_zz_execute_SRC1[25]),
    .I0(decode_to_execute_INSTRUCTION[25]),
    .I1(execute_RS1[25]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_25_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_26_s5 (
    .F(_zz_execute_SRC1[26]),
    .I0(decode_to_execute_INSTRUCTION[26]),
    .I1(execute_RS1[26]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_26_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_27_s5 (
    .F(_zz_execute_SRC1[27]),
    .I0(decode_to_execute_INSTRUCTION[27]),
    .I1(execute_RS1[27]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_27_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_28_s5 (
    .F(_zz_execute_SRC1[28]),
    .I0(decode_to_execute_INSTRUCTION[28]),
    .I1(execute_RS1[28]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_28_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_29_s5 (
    .F(_zz_execute_SRC1[29]),
    .I0(decode_to_execute_INSTRUCTION[29]),
    .I1(execute_RS1[29]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_29_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_30_s5 (
    .F(_zz_execute_SRC1[30]),
    .I0(decode_to_execute_INSTRUCTION[30]),
    .I1(execute_RS1[30]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_30_s5.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC1_31_s5 (
    .F(_zz_execute_SRC1[31]),
    .I0(decode_to_execute_INSTRUCTION[31]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_SRC1_CTRL[1]),
    .I3(decode_to_execute_SRC1_CTRL[0]) 
);
defparam _zz_execute_SRC1_31_s5.INIT=16'h0A0C;
  LUT4 n17969_s3 (
    .F(n17969_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(_zz_dBusWishbone_ADR_0[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]) 
);
defparam n17969_s3.INIT=16'h1000;
  LUT3 n17968_s2 (
    .F(n17968_6),
    .I0(_zz_dBusWishbone_ADR_0[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(n17968_7) 
);
defparam n17968_s2.INIT=8'h60;
  LUT4 n17967_s2 (
    .F(n17967_6),
    .I0(_zz_dBusWishbone_ADR_0[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(_zz_dBusWishbone_ADR[2]),
    .I3(n17968_7) 
);
defparam n17967_s2.INIT=16'h7800;
  LUT4 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .I0(stageB_unaligned),
    .I1(_zz_decode_RS2_2_30_4),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_s1.INIT=16'h00F8;
  LUT3 CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .I0(IBusCachedPlugin_fetchPc_output_fire_4),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .I2(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionValids_decode_s1.INIT=8'hE0;
  LUT2 lastStageRegFileWrite_payload_data_0_s2 (
    .F(lastStageRegFileWrite_payload_data[0]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[0]) 
);
defparam lastStageRegFileWrite_payload_data_0_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_1_s2 (
    .F(lastStageRegFileWrite_payload_data[1]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[1]) 
);
defparam lastStageRegFileWrite_payload_data_1_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_2_s2 (
    .F(lastStageRegFileWrite_payload_data[2]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[2]) 
);
defparam lastStageRegFileWrite_payload_data_2_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_3_s2 (
    .F(lastStageRegFileWrite_payload_data[3]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[3]) 
);
defparam lastStageRegFileWrite_payload_data_3_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_4_s2 (
    .F(lastStageRegFileWrite_payload_data[4]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[4]) 
);
defparam lastStageRegFileWrite_payload_data_4_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_5_s2 (
    .F(lastStageRegFileWrite_payload_data[5]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[5]) 
);
defparam lastStageRegFileWrite_payload_data_5_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_6_s2 (
    .F(lastStageRegFileWrite_payload_data[6]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[6]) 
);
defparam lastStageRegFileWrite_payload_data_6_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_7_s2 (
    .F(lastStageRegFileWrite_payload_data[7]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[7]) 
);
defparam lastStageRegFileWrite_payload_data_7_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_8_s2 (
    .F(lastStageRegFileWrite_payload_data[8]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[8]) 
);
defparam lastStageRegFileWrite_payload_data_8_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_9_s2 (
    .F(lastStageRegFileWrite_payload_data[9]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[9]) 
);
defparam lastStageRegFileWrite_payload_data_9_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_13_s2 (
    .F(lastStageRegFileWrite_payload_data[13]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[13]) 
);
defparam lastStageRegFileWrite_payload_data_13_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_14_s2 (
    .F(lastStageRegFileWrite_payload_data[14]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[14]) 
);
defparam lastStageRegFileWrite_payload_data_14_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_15_s2 (
    .F(lastStageRegFileWrite_payload_data[15]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[15]) 
);
defparam lastStageRegFileWrite_payload_data_15_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_16_s2 (
    .F(lastStageRegFileWrite_payload_data[16]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[16]) 
);
defparam lastStageRegFileWrite_payload_data_16_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_18_s2 (
    .F(lastStageRegFileWrite_payload_data[18]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[18]) 
);
defparam lastStageRegFileWrite_payload_data_18_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_19_s2 (
    .F(lastStageRegFileWrite_payload_data[19]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[19]) 
);
defparam lastStageRegFileWrite_payload_data_19_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_20_s2 (
    .F(lastStageRegFileWrite_payload_data[20]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[20]) 
);
defparam lastStageRegFileWrite_payload_data_20_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_21_s2 (
    .F(lastStageRegFileWrite_payload_data[21]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[21]) 
);
defparam lastStageRegFileWrite_payload_data_21_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_22_s2 (
    .F(lastStageRegFileWrite_payload_data[22]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[22]) 
);
defparam lastStageRegFileWrite_payload_data_22_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_23_s2 (
    .F(lastStageRegFileWrite_payload_data[23]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[23]) 
);
defparam lastStageRegFileWrite_payload_data_23_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_25_s2 (
    .F(lastStageRegFileWrite_payload_data[25]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[25]) 
);
defparam lastStageRegFileWrite_payload_data_25_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_26_s2 (
    .F(lastStageRegFileWrite_payload_data[26]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[26]) 
);
defparam lastStageRegFileWrite_payload_data_26_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_27_s2 (
    .F(lastStageRegFileWrite_payload_data[27]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[27]) 
);
defparam lastStageRegFileWrite_payload_data_27_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_28_s2 (
    .F(lastStageRegFileWrite_payload_data[28]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[28]) 
);
defparam lastStageRegFileWrite_payload_data_28_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_29_s2 (
    .F(lastStageRegFileWrite_payload_data[29]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[29]) 
);
defparam lastStageRegFileWrite_payload_data_29_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_30_s2 (
    .F(lastStageRegFileWrite_payload_data[30]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[30]) 
);
defparam lastStageRegFileWrite_payload_data_30_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_data_31_s2 (
    .F(lastStageRegFileWrite_payload_data[31]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2[31]) 
);
defparam lastStageRegFileWrite_payload_data_31_s2.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_0_s6 (
    .F(lastStageRegFileWrite_payload_address[0]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[7]) 
);
defparam lastStageRegFileWrite_payload_address_0_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_1_s6 (
    .F(lastStageRegFileWrite_payload_address[1]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[8]) 
);
defparam lastStageRegFileWrite_payload_address_1_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_2_s6 (
    .F(lastStageRegFileWrite_payload_address[2]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[9]) 
);
defparam lastStageRegFileWrite_payload_address_2_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_3_s6 (
    .F(lastStageRegFileWrite_payload_address[3]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[10]) 
);
defparam lastStageRegFileWrite_payload_address_3_s6.INIT=4'h4;
  LUT2 lastStageRegFileWrite_payload_address_4_s6 (
    .F(lastStageRegFileWrite_payload_address[4]),
    .I0(_zz_10),
    .I1(memory_to_writeBack_INSTRUCTION[11]) 
);
defparam lastStageRegFileWrite_payload_address_4_s6.INIT=4'h4;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s1 (
    .F(DBusCachedPlugin_exceptionBus_valid),
    .I0(DBusCachedPlugin_exceptionBus_valid_6),
    .I1(n1248_5),
    .I2(_zz_decode_RS2_2_30_4),
    .I3(stageB_unaligned) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s1.INIT=16'h1000;
  LUT3 n17845_s2 (
    .F(n17845_6),
    .I0(memory_to_writeBack_INSTRUCTION[28]),
    .I1(memory_to_writeBack_INSTRUCTION[29]),
    .I2(n17845_7) 
);
defparam n17845_s2.INIT=8'h7F;
  LUT2 CsrPlugin_trapCause_0_s2 (
    .F(CsrPlugin_trapCause[0]),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .I1(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_0_s2.INIT=4'hB;
  LUT2 CsrPlugin_trapCause_1_s2 (
    .F(CsrPlugin_trapCause[1]),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .I1(CsrPlugin_hadException) 
);
defparam CsrPlugin_trapCause_1_s2.INIT=4'hB;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .I0(builder_self5),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_7),
    .I2(iBus_cmd_ready_4),
    .I3(main_basesoc_dbus_stb) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s2.INIT=16'h0EFF;
  LUT2 lastStageRegFileWrite_valid_s1 (
    .F(lastStageRegFileWrite_valid),
    .I0(_zz_10),
    .I1(HazardSimplePlugin_writeBackWrites_valid) 
);
defparam lastStageRegFileWrite_valid_s1.INIT=4'hE;
  LUT3 n18879_s7 (
    .F(n18879_8),
    .I0(execute_to_memory_BRANCH_CALC[31]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18879_s7.INIT=8'hCA;
  LUT3 n18880_s6 (
    .F(n18880_8),
    .I0(execute_to_memory_BRANCH_CALC[30]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18880_s6.INIT=8'hCA;
  LUT3 n18881_s6 (
    .F(n18881_8),
    .I0(execute_to_memory_BRANCH_CALC[29]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18881_s6.INIT=8'hCA;
  LUT3 n18882_s6 (
    .F(n18882_8),
    .I0(execute_to_memory_BRANCH_CALC[28]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18882_s6.INIT=8'hCA;
  LUT3 n18883_s6 (
    .F(n18883_8),
    .I0(execute_to_memory_BRANCH_CALC[27]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18883_s6.INIT=8'hCA;
  LUT3 n18884_s6 (
    .F(n18884_8),
    .I0(execute_to_memory_BRANCH_CALC[26]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18884_s6.INIT=8'hCA;
  LUT3 n18885_s6 (
    .F(n18885_8),
    .I0(execute_to_memory_BRANCH_CALC[25]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18885_s6.INIT=8'hCA;
  LUT3 n18886_s6 (
    .F(n18886_8),
    .I0(execute_to_memory_BRANCH_CALC[24]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18886_s6.INIT=8'hCA;
  LUT3 n18887_s6 (
    .F(n18887_8),
    .I0(execute_to_memory_BRANCH_CALC[23]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18887_s6.INIT=8'hCA;
  LUT3 n18888_s6 (
    .F(n18888_8),
    .I0(execute_to_memory_BRANCH_CALC[22]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18888_s6.INIT=8'hCA;
  LUT3 n18889_s6 (
    .F(n18889_8),
    .I0(execute_to_memory_BRANCH_CALC[21]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18889_s6.INIT=8'hCA;
  LUT3 n18890_s6 (
    .F(n18890_8),
    .I0(execute_to_memory_BRANCH_CALC[20]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18890_s6.INIT=8'hCA;
  LUT3 n18891_s6 (
    .F(n18891_8),
    .I0(execute_to_memory_BRANCH_CALC[19]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18891_s6.INIT=8'hCA;
  LUT3 n18892_s6 (
    .F(n18892_8),
    .I0(execute_to_memory_BRANCH_CALC[18]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18892_s6.INIT=8'hCA;
  LUT3 n18893_s6 (
    .F(n18893_8),
    .I0(execute_to_memory_BRANCH_CALC[17]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18893_s6.INIT=8'hCA;
  LUT3 n18894_s6 (
    .F(n18894_8),
    .I0(execute_to_memory_BRANCH_CALC[16]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18894_s6.INIT=8'hCA;
  LUT3 n18895_s6 (
    .F(n18895_8),
    .I0(execute_to_memory_BRANCH_CALC[15]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18895_s6.INIT=8'hCA;
  LUT3 n18896_s6 (
    .F(n18896_8),
    .I0(execute_to_memory_BRANCH_CALC[14]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18896_s6.INIT=8'hCA;
  LUT3 n18897_s6 (
    .F(n18897_8),
    .I0(execute_to_memory_BRANCH_CALC[13]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18897_s6.INIT=8'hCA;
  LUT3 n18898_s6 (
    .F(n18898_8),
    .I0(execute_to_memory_BRANCH_CALC[12]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18898_s6.INIT=8'hCA;
  LUT3 n18899_s6 (
    .F(n18899_8),
    .I0(execute_to_memory_BRANCH_CALC[11]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18899_s6.INIT=8'hCA;
  LUT3 n18900_s6 (
    .F(n18900_8),
    .I0(execute_to_memory_BRANCH_CALC[10]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18900_s6.INIT=8'hCA;
  LUT3 n18901_s6 (
    .F(n18901_8),
    .I0(execute_to_memory_BRANCH_CALC[9]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18901_s6.INIT=8'hCA;
  LUT3 n18902_s6 (
    .F(n18902_8),
    .I0(execute_to_memory_BRANCH_CALC[8]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18902_s6.INIT=8'hCA;
  LUT3 n18903_s6 (
    .F(n18903_8),
    .I0(execute_to_memory_BRANCH_CALC[7]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18903_s6.INIT=8'hCA;
  LUT3 n18904_s6 (
    .F(n18904_8),
    .I0(execute_to_memory_BRANCH_CALC[6]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18904_s6.INIT=8'hCA;
  LUT3 n18905_s6 (
    .F(n18905_8),
    .I0(execute_to_memory_BRANCH_CALC[5]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18905_s6.INIT=8'hCA;
  LUT3 n18906_s6 (
    .F(n18906_8),
    .I0(execute_to_memory_BRANCH_CALC[4]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18906_s6.INIT=8'hCA;
  LUT3 n18907_s6 (
    .F(n18907_8),
    .I0(execute_to_memory_BRANCH_CALC[3]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18907_s6.INIT=8'hCA;
  LUT3 n18908_s6 (
    .F(n18908_8),
    .I0(execute_to_memory_BRANCH_CALC[2]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18908_s6.INIT=8'hCA;
  LUT3 n18909_s7 (
    .F(n18909_8),
    .I0(execute_to_memory_BRANCH_CALC[1]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18909_s7.INIT=8'hCA;
  LUT2 n17953_s0 (
    .F(n17953_4),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(main_basesoc_ibus_adr[0]) 
);
defparam n17953_s0.INIT=4'h6;
  LUT3 n17952_s0 (
    .F(n17952_4),
    .I0(main_basesoc_ibus_adr[1]),
    .I1(main_basesoc_ibus_adr[0]),
    .I2(main_basesoc_ibus_adr[2]) 
);
defparam n17952_s0.INIT=8'h78;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_2_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s4.INIT=4'h4;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_2_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s5.INIT=16'hBBF0;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_3_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_3_0_s3.INIT=4'h1;
  LUT2 _zz__zz_decode_IS_RS2_SIGNED_4_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_4_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_4_s4.INIT=4'h4;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_15_s4 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s4.INIT=16'h0100;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_55_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s1.INIT=16'hFA3F;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_113_0_s1 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_113_0_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_113_0_s1.INIT=8'h07;
  LUT3 execute_BRANCH_DO_s1 (
    .F(execute_BRANCH_DO_4),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(execute_BRANCH_DO_6),
    .I2(execute_BRANCH_DO_7) 
);
defparam execute_BRANCH_DO_s1.INIT=8'hE0;
  LUT3 execute_BRANCH_DO_s2 (
    .F(execute_BRANCH_DO_5),
    .I0(execute_BRANCH_DO_8),
    .I1(decode_to_execute_BRANCH_CTRL[1]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2) 
);
defparam execute_BRANCH_DO_s2.INIT=8'hB0;
  LUT4 _zz_decode_RS2_31_s1 (
    .F(_zz_decode_RS2_31_4),
    .I0(_zz_decode_RS2_31_7),
    .I1(_zz_decode_RS2_31_8),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_31_s1.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_31_s2 (
    .F(_zz_decode_RS2_31_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[31]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_31_9),
    .I3(_zz_decode_RS2_31_10) 
);
defparam _zz_decode_RS2_31_s2.INIT=16'h0700;
  LUT2 _zz_decode_RS2_31_s3 (
    .F(_zz_decode_RS2_31_6),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s3.INIT=4'h8;
  LUT2 _zz_decode_RS2_30_s1 (
    .F(_zz_decode_RS2_30_4),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_30_s1.INIT=4'h4;
  LUT4 _zz_decode_RS2_30_s2 (
    .F(_zz_decode_RS2_30_5),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_30_8),
    .I3(_zz_execute_SRC1[30]) 
);
defparam _zz_decode_RS2_30_s2.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_30_s3 (
    .F(_zz_decode_RS2_30_6),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_30_8) 
);
defparam _zz_decode_RS2_30_s3.INIT=8'h07;
  LUT4 _zz_decode_RS2_29_s1 (
    .F(_zz_decode_RS2_29_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_29_8),
    .I3(_zz_execute_SRC1[29]) 
);
defparam _zz_decode_RS2_29_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_29_s2 (
    .F(_zz_decode_RS2_29_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_29_7) 
);
defparam _zz_decode_RS2_29_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_28_s1 (
    .F(_zz_decode_RS2_28_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_28_8),
    .I3(_zz_execute_SRC1[28]) 
);
defparam _zz_decode_RS2_28_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_28_s2 (
    .F(_zz_decode_RS2_28_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_28_7) 
);
defparam _zz_decode_RS2_28_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_27_s1 (
    .F(_zz_decode_RS2_27_4),
    .I0(_zz_decode_RS2_27_6),
    .I1(_zz_decode_RS2_27_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_27_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_27_s2 (
    .F(_zz_decode_RS2_27_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[27]),
    .I2(_zz_decode_RS2_27_8) 
);
defparam _zz_decode_RS2_27_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_26_s1 (
    .F(_zz_decode_RS2_26_4),
    .I0(_zz_decode_RS2_26_6),
    .I1(_zz_decode_RS2_26_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_26_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_26_s2 (
    .F(_zz_decode_RS2_26_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[26]),
    .I2(_zz_decode_RS2_26_8) 
);
defparam _zz_decode_RS2_26_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_25_s1 (
    .F(_zz_decode_RS2_25_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_25_8),
    .I3(_zz_execute_SRC1[25]) 
);
defparam _zz_decode_RS2_25_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_25_s2 (
    .F(_zz_decode_RS2_25_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_25_7) 
);
defparam _zz_decode_RS2_25_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_24_s1 (
    .F(_zz_decode_RS2_24_4),
    .I0(_zz_decode_RS2_24_6),
    .I1(_zz_decode_RS2_24_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_24_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_24_s2 (
    .F(_zz_decode_RS2_24_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[24]),
    .I2(_zz_decode_RS2_24_8) 
);
defparam _zz_decode_RS2_24_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_23_s1 (
    .F(_zz_decode_RS2_23_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_23_8),
    .I3(_zz_execute_SRC1[23]) 
);
defparam _zz_decode_RS2_23_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_23_s2 (
    .F(_zz_decode_RS2_23_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_23_7) 
);
defparam _zz_decode_RS2_23_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_22_s1 (
    .F(_zz_decode_RS2_22_4),
    .I0(_zz_decode_RS2_22_6),
    .I1(_zz_decode_RS2_22_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_22_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_22_s2 (
    .F(_zz_decode_RS2_22_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[22]),
    .I2(_zz_decode_RS2_22_8) 
);
defparam _zz_decode_RS2_22_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_21_s1 (
    .F(_zz_decode_RS2_21_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_21_8),
    .I3(_zz_execute_SRC1[21]) 
);
defparam _zz_decode_RS2_21_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_21_s2 (
    .F(_zz_decode_RS2_21_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_21_7) 
);
defparam _zz_decode_RS2_21_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_20_s1 (
    .F(_zz_decode_RS2_20_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_20_8),
    .I3(_zz_execute_SRC1[20]) 
);
defparam _zz_decode_RS2_20_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_20_s2 (
    .F(_zz_decode_RS2_20_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_20_7) 
);
defparam _zz_decode_RS2_20_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_19_s1 (
    .F(_zz_decode_RS2_19_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_19_8),
    .I3(_zz_execute_SRC1[19]) 
);
defparam _zz_decode_RS2_19_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_19_s2 (
    .F(_zz_decode_RS2_19_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_19_7) 
);
defparam _zz_decode_RS2_19_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_18_s1 (
    .F(_zz_decode_RS2_18_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_18_8),
    .I3(_zz_execute_SRC1[18]) 
);
defparam _zz_decode_RS2_18_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_18_s2 (
    .F(_zz_decode_RS2_18_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_18_7) 
);
defparam _zz_decode_RS2_18_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_17_s1 (
    .F(_zz_decode_RS2_17_4),
    .I0(_zz_decode_RS2_17_6),
    .I1(_zz_decode_RS2_17_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_17_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_17_s2 (
    .F(_zz_decode_RS2_17_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[17]),
    .I2(_zz_decode_RS2_17_8) 
);
defparam _zz_decode_RS2_17_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_16_s1 (
    .F(_zz_decode_RS2_16_4),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_16_8),
    .I3(_zz_execute_SRC1[16]) 
);
defparam _zz_decode_RS2_16_s1.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_16_s2 (
    .F(_zz_decode_RS2_16_5),
    .I0(decode_to_execute_IS_CSR),
    .I1(execute_arbitration_isValid),
    .I2(_zz_decode_RS2_16_7) 
);
defparam _zz_decode_RS2_16_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_15_s1 (
    .F(_zz_decode_RS2_15_4),
    .I0(_zz_decode_RS2_15_6),
    .I1(_zz_decode_RS2_15_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_15_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_15_s2 (
    .F(_zz_decode_RS2_15_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[15]),
    .I2(_zz_decode_RS2_15_8) 
);
defparam _zz_decode_RS2_15_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_14_s1 (
    .F(_zz_decode_RS2_14_4),
    .I0(_zz_decode_RS2_14_6),
    .I1(_zz_decode_RS2_14_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_14_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_14_s2 (
    .F(_zz_decode_RS2_14_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[14]),
    .I2(_zz_decode_RS2_14_8) 
);
defparam _zz_decode_RS2_14_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_13_s1 (
    .F(_zz_decode_RS2_13_4),
    .I0(_zz_decode_RS2_13_6),
    .I1(_zz_decode_RS2_13_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_13_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_13_s2 (
    .F(_zz_decode_RS2_13_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[13]),
    .I2(_zz_decode_RS2_13_8) 
);
defparam _zz_decode_RS2_13_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_12_s1 (
    .F(_zz_decode_RS2_12_4),
    .I0(_zz_decode_RS2_12_6),
    .I1(_zz_decode_RS2_12_7),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_12_s1.INIT=16'hC5FC;
  LUT3 _zz_decode_RS2_12_s2 (
    .F(_zz_decode_RS2_12_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[12]),
    .I2(_zz_decode_RS2_12_8) 
);
defparam _zz_decode_RS2_12_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_11_s1 (
    .F(_zz_decode_RS2_11_4),
    .I0(_zz_decode_RS2_11_6),
    .I1(execute_SrcPlugin_addSub[11]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_11_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_11_s2 (
    .F(_zz_decode_RS2_11_5),
    .I0(_zz_decode_RS2_11_7),
    .I1(_zz_decode_RS2_11_8),
    .I2(_zz_decode_RS2_11_9) 
);
defparam _zz_decode_RS2_11_s2.INIT=8'h80;
  LUT4 _zz_decode_RS2_10_s1 (
    .F(_zz_decode_RS2_10_4),
    .I0(_zz_decode_RS2_10_6),
    .I1(execute_SrcPlugin_addSub[10]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_10_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_10_s2 (
    .F(_zz_decode_RS2_10_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[10]),
    .I2(_zz_decode_RS2_10_7) 
);
defparam _zz_decode_RS2_10_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_9_s1 (
    .F(_zz_decode_RS2_9_4),
    .I0(_zz_decode_RS2_9_6),
    .I1(execute_SrcPlugin_addSub[9]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_9_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_9_s2 (
    .F(_zz_decode_RS2_9_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[9]),
    .I2(_zz_decode_RS2_9_7) 
);
defparam _zz_decode_RS2_9_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_8_s1 (
    .F(_zz_decode_RS2_8_4),
    .I0(_zz_decode_RS2_8_6),
    .I1(execute_SrcPlugin_addSub[8]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_8_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_8_s2 (
    .F(_zz_decode_RS2_8_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[8]),
    .I2(_zz_decode_RS2_8_7) 
);
defparam _zz_decode_RS2_8_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_7_s1 (
    .F(_zz_decode_RS2_7_4),
    .I0(_zz_decode_RS2_7_6),
    .I1(execute_SrcPlugin_addSub[7]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_7_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_7_s2 (
    .F(_zz_decode_RS2_7_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_7_7),
    .I3(_zz_decode_RS2_7_8) 
);
defparam _zz_decode_RS2_7_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_6_s1 (
    .F(_zz_decode_RS2_6_4),
    .I0(_zz_decode_RS2_6_6),
    .I1(execute_SrcPlugin_addSub[6]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_6_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_6_s2 (
    .F(_zz_decode_RS2_6_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[6]),
    .I2(_zz_decode_RS2_6_7) 
);
defparam _zz_decode_RS2_6_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_5_s1 (
    .F(_zz_decode_RS2_5_4),
    .I0(_zz_decode_RS2_5_6),
    .I1(execute_SrcPlugin_addSub[5]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_5_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_5_s2 (
    .F(_zz_decode_RS2_5_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[5]),
    .I2(_zz_decode_RS2_5_7) 
);
defparam _zz_decode_RS2_5_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_4_s1 (
    .F(_zz_decode_RS2_4_4),
    .I0(_zz_decode_RS2_4_6),
    .I1(execute_SrcPlugin_addSub[4]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_4_s1.INIT=16'h35F3;
  LUT3 _zz_decode_RS2_4_s2 (
    .F(_zz_decode_RS2_4_5),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[4]),
    .I2(_zz_decode_RS2_4_7) 
);
defparam _zz_decode_RS2_4_s2.INIT=8'h70;
  LUT4 _zz_decode_RS2_3_s1 (
    .F(_zz_decode_RS2_3_4),
    .I0(_zz_decode_RS2_3_6),
    .I1(execute_SrcPlugin_addSub[3]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_3_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_3_s2 (
    .F(_zz_decode_RS2_3_5),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MSIE),
    .I2(_zz_decode_RS2_3_7),
    .I3(_zz_decode_RS2_3_8) 
);
defparam _zz_decode_RS2_3_s2.INIT=16'h7000;
  LUT4 _zz_decode_RS2_2_s1 (
    .F(_zz_decode_RS2_2_4),
    .I0(_zz_decode_RS2_2_6),
    .I1(execute_SrcPlugin_addSub[2]),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_2_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_2_s2 (
    .F(_zz_decode_RS2_2_5),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(_zz_decode_RS2_2_7),
    .I3(_zz_decode_RS2_2_8) 
);
defparam _zz_decode_RS2_2_s2.INIT=16'h0700;
  LUT4 _zz_decode_RS2_1_s1 (
    .F(_zz_decode_RS2_1_4),
    .I0(_zz_decode_RS2_1_6),
    .I1(stage0_mask_3_3),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_1_s1.INIT=16'h35F3;
  LUT4 _zz_decode_RS2_1_s2 (
    .F(_zz_decode_RS2_1_5),
    .I0(CsrPlugin_mcause_exceptionCode[1]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(_zz_decode_RS2_1_7),
    .I3(_zz_decode_RS2_1_8) 
);
defparam _zz_decode_RS2_1_s2.INIT=16'h0700;
  LUT3 _zz_decode_RS2_0_s1 (
    .F(_zz_decode_RS2_0_4),
    .I0(decode_to_execute_ALU_CTRL[1]),
    .I1(decode_to_execute_ALU_CTRL[0]),
    .I2(_zz_decode_RS2_0_7) 
);
defparam _zz_decode_RS2_0_s1.INIT=8'h04;
  LUT4 _zz_decode_RS2_0_s2 (
    .F(_zz_decode_RS2_0_5),
    .I0(_zz_decode_RS2_0_8),
    .I1(n4_6_0),
    .I2(decode_to_execute_ALU_CTRL[0]),
    .I3(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_0_s2.INIT=16'hC5FC;
  LUT4 _zz_decode_RS2_0_s3 (
    .F(_zz_decode_RS2_0_6),
    .I0(CsrPlugin_mcause_exceptionCode[0]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(_zz_decode_RS2_0_9),
    .I3(_zz_decode_RS2_0_10) 
);
defparam _zz_decode_RS2_0_s3.INIT=16'h0700;
  LUT4 decode_RS2_31_s2 (
    .F(decode_RS2_31_5),
    .I0(n14933_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS2_31_s2.INIT=16'h4000;
  LUT4 decode_RS2_31_s3 (
    .F(decode_RS2_31_6),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(_zz_decode_RS2_2_31_12),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_31_s3.INIT=16'hF200;
  LUT4 decode_RS2_31_s4 (
    .F(decode_RS2_31_7),
    .I0(decode_RS2_31_8),
    .I1(_zz_decode_RS2_1[31]),
    .I2(decode_RS2_31_12),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_31_s4.INIT=16'h7077;
  LUT3 decode_RS2_30_s2 (
    .F(decode_RS2_30_5),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_30_8),
    .I2(decode_RS2_30_9) 
);
defparam decode_RS2_30_s2.INIT=8'h10;
  LUT4 decode_RS2_30_s3 (
    .F(decode_RS2_30_6),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I1(_zz_RegFilePlugin_regFile_port1[30]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_30_s3.INIT=16'h5300;
  LUT4 decode_RS2_30_s4 (
    .F(decode_RS2_30_7),
    .I0(_zz_decode_RS2_1[30]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[30]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_30_s4.INIT=16'hB0BB;
  LUT4 decode_RS2_29_s2 (
    .F(decode_RS2_29_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I1(_zz_RegFilePlugin_regFile_port1[29]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_29_s2.INIT=16'h5300;
  LUT4 decode_RS2_29_s3 (
    .F(decode_RS2_29_6),
    .I0(_zz_decode_RS2_1[29]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[29]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_29_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_28_s2 (
    .F(decode_RS2_28_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I1(_zz_RegFilePlugin_regFile_port1[28]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_28_s2.INIT=16'h5300;
  LUT4 decode_RS2_28_s3 (
    .F(decode_RS2_28_6),
    .I0(_zz_decode_RS2_1[28]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[28]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_28_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_27_s2 (
    .F(decode_RS2_27_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I1(_zz_RegFilePlugin_regFile_port1[27]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_27_s2.INIT=16'h5300;
  LUT4 decode_RS2_27_s3 (
    .F(decode_RS2_27_6),
    .I0(_zz_decode_RS2_1[27]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[27]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_27_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_26_s2 (
    .F(decode_RS2_26_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I1(_zz_RegFilePlugin_regFile_port1[26]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_26_s2.INIT=16'h5300;
  LUT4 decode_RS2_26_s3 (
    .F(decode_RS2_26_6),
    .I0(_zz_decode_RS2_1[26]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[26]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_26_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_25_s2 (
    .F(decode_RS2_25_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I1(_zz_RegFilePlugin_regFile_port1[25]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_25_s2.INIT=16'h5300;
  LUT4 decode_RS2_25_s3 (
    .F(decode_RS2_25_6),
    .I0(_zz_decode_RS2_1[25]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[25]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_25_s3.INIT=16'hB0BB;
  LUT3 decode_RS2_24_s2 (
    .F(decode_RS2_24_5),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_24_5),
    .I2(decode_RS2_30_5) 
);
defparam decode_RS2_24_s2.INIT=8'h40;
  LUT4 decode_RS2_24_s3 (
    .F(decode_RS2_24_6),
    .I0(_zz_decode_RS2_1[24]),
    .I1(decode_RS2_31_8),
    .I2(decode_RS2_24_9),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_24_s3.INIT=16'h0BBB;
  LUT4 decode_RS2_23_s2 (
    .F(decode_RS2_23_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I1(_zz_RegFilePlugin_regFile_port1[23]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_23_s2.INIT=16'h5300;
  LUT4 decode_RS2_23_s3 (
    .F(decode_RS2_23_6),
    .I0(_zz_decode_RS2_1[23]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[23]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_23_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_22_s2 (
    .F(decode_RS2_22_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I1(_zz_RegFilePlugin_regFile_port1[22]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_22_s2.INIT=16'h5300;
  LUT4 decode_RS2_22_s3 (
    .F(decode_RS2_22_6),
    .I0(_zz_decode_RS2_1[22]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[22]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_22_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_21_s2 (
    .F(decode_RS2_21_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I1(_zz_RegFilePlugin_regFile_port1[21]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_21_s2.INIT=16'h5300;
  LUT4 decode_RS2_21_s3 (
    .F(decode_RS2_21_6),
    .I0(_zz_decode_RS2_1[21]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[21]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_21_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_20_s2 (
    .F(decode_RS2_20_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I1(_zz_RegFilePlugin_regFile_port1[20]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_20_s2.INIT=16'h5300;
  LUT4 decode_RS2_20_s3 (
    .F(decode_RS2_20_6),
    .I0(_zz_decode_RS2_1[20]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[20]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_20_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_19_s2 (
    .F(decode_RS2_19_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I1(_zz_RegFilePlugin_regFile_port1[19]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_19_s2.INIT=16'h5300;
  LUT4 decode_RS2_19_s3 (
    .F(decode_RS2_19_6),
    .I0(_zz_decode_RS2_1[19]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[19]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_19_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_18_s2 (
    .F(decode_RS2_18_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I1(_zz_RegFilePlugin_regFile_port1[18]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_18_s2.INIT=16'h5300;
  LUT4 decode_RS2_18_s3 (
    .F(decode_RS2_18_6),
    .I0(_zz_decode_RS2_1[18]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[18]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_18_s3.INIT=16'hB0BB;
  LUT3 decode_RS2_17_s2 (
    .F(decode_RS2_17_5),
    .I0(_zz_decode_RS2_2_17_4),
    .I1(_zz_decode_RS2_2_17_5),
    .I2(decode_RS2_30_5) 
);
defparam decode_RS2_17_s2.INIT=8'h40;
  LUT4 decode_RS2_17_s3 (
    .F(decode_RS2_17_6),
    .I0(_zz_decode_RS2_1[17]),
    .I1(decode_RS2_31_8),
    .I2(decode_RS2_17_9),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_17_s3.INIT=16'h0BBB;
  LUT4 decode_RS2_16_s2 (
    .F(decode_RS2_16_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I1(_zz_RegFilePlugin_regFile_port1[16]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_16_s2.INIT=16'h5300;
  LUT4 decode_RS2_16_s3 (
    .F(decode_RS2_16_6),
    .I0(_zz_decode_RS2_1[16]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[16]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_16_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_15_s2 (
    .F(decode_RS2_15_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I1(_zz_RegFilePlugin_regFile_port1[15]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_15_s2.INIT=16'h5300;
  LUT4 decode_RS2_15_s3 (
    .F(decode_RS2_15_6),
    .I0(_zz_decode_RS2_1[15]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[15]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_15_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_14_s2 (
    .F(decode_RS2_14_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I1(_zz_RegFilePlugin_regFile_port1[14]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_14_s2.INIT=16'h5300;
  LUT4 decode_RS2_14_s3 (
    .F(decode_RS2_14_6),
    .I0(_zz_decode_RS2_1[14]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[14]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_14_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_13_s2 (
    .F(decode_RS2_13_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I1(_zz_RegFilePlugin_regFile_port1[13]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_13_s2.INIT=16'h5300;
  LUT4 decode_RS2_13_s3 (
    .F(decode_RS2_13_6),
    .I0(_zz_decode_RS2_1[13]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[13]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_13_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_12_s2 (
    .F(decode_RS2_12_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I1(_zz_RegFilePlugin_regFile_port1[12]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_12_s2.INIT=16'h5300;
  LUT4 decode_RS2_12_s3 (
    .F(decode_RS2_12_6),
    .I0(_zz_decode_RS2_1[12]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[12]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_12_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_11_s2 (
    .F(decode_RS2_11_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I1(_zz_RegFilePlugin_regFile_port1[11]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_11_s2.INIT=16'h5300;
  LUT4 decode_RS2_11_s3 (
    .F(decode_RS2_11_6),
    .I0(_zz_decode_RS2_1[11]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[11]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_11_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_10_s2 (
    .F(decode_RS2_10_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I1(_zz_RegFilePlugin_regFile_port1[10]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_10_s2.INIT=16'h5300;
  LUT4 decode_RS2_10_s3 (
    .F(decode_RS2_10_6),
    .I0(_zz_decode_RS2_1[10]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[10]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_10_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_9_s2 (
    .F(decode_RS2_9_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I1(_zz_RegFilePlugin_regFile_port1[9]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_9_s2.INIT=16'h5300;
  LUT4 decode_RS2_9_s3 (
    .F(decode_RS2_9_6),
    .I0(_zz_decode_RS2_1[9]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[9]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_9_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_8_s2 (
    .F(decode_RS2_8_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I1(_zz_RegFilePlugin_regFile_port1[8]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_8_s2.INIT=16'hAC00;
  LUT4 decode_RS2_8_s3 (
    .F(decode_RS2_8_6),
    .I0(decode_RS2_31_8),
    .I1(_zz_decode_RS2_1[8]),
    .I2(decode_RS2_30_5),
    .I3(_zz_decode_RS2_2[8]) 
);
defparam decode_RS2_8_s3.INIT=16'h0777;
  LUT4 decode_RS2_7_s3 (
    .F(decode_RS2_7_6),
    .I0(_zz_decode_RS2_2[7]),
    .I1(decode_RS2_7_11),
    .I2(decode_RS2_30_8),
    .I3(decode_RS2_30_9) 
);
defparam decode_RS2_7_s3.INIT=16'h0A03;
  LUT4 decode_RS2_6_s3 (
    .F(decode_RS2_6_6),
    .I0(_zz_decode_RS2_2[6]),
    .I1(decode_RS2_6_11),
    .I2(decode_RS2_30_8),
    .I3(decode_RS2_30_9) 
);
defparam decode_RS2_6_s3.INIT=16'h0A03;
  LUT4 decode_RS2_5_s2 (
    .F(decode_RS2_5_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I1(_zz_RegFilePlugin_regFile_port1[5]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_5_9) 
);
defparam decode_RS2_5_s2.INIT=16'hAC00;
  LUT4 decode_RS2_5_s3 (
    .F(decode_RS2_5_6),
    .I0(decode_RS2_30_9),
    .I1(_zz_decode_RS2_2[5]),
    .I2(_zz_decode_RS2_1[5]),
    .I3(decode_RS2_30_8) 
);
defparam decode_RS2_5_s3.INIT=16'h0F77;
  LUT4 decode_RS2_4_s2 (
    .F(decode_RS2_4_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I1(_zz_RegFilePlugin_regFile_port1[4]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_4_s2.INIT=16'h5300;
  LUT4 decode_RS2_4_s3 (
    .F(decode_RS2_4_6),
    .I0(_zz_decode_RS2_1[4]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[4]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_4_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_3_s2 (
    .F(decode_RS2_3_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I1(_zz_RegFilePlugin_regFile_port1[3]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_3_s2.INIT=16'h5300;
  LUT4 decode_RS2_3_s3 (
    .F(decode_RS2_3_6),
    .I0(_zz_decode_RS2_1[3]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2[3]),
    .I3(decode_RS2_31_5) 
);
defparam decode_RS2_3_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_2_s2 (
    .F(decode_RS2_2_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I1(_zz_RegFilePlugin_regFile_port1[2]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_31_10) 
);
defparam decode_RS2_2_s2.INIT=16'h5300;
  LUT4 decode_RS2_2_s3 (
    .F(decode_RS2_2_6),
    .I0(_zz_decode_RS2_1[2]),
    .I1(decode_RS2_31_8),
    .I2(_zz_decode_RS2_2[2]),
    .I3(decode_RS2_30_5) 
);
defparam decode_RS2_2_s3.INIT=16'hB0BB;
  LUT4 decode_RS2_1_s2 (
    .F(decode_RS2_1_5),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I1(_zz_RegFilePlugin_regFile_port1[1]),
    .I2(decode_RS2_30_10),
    .I3(decode_RS2_5_9) 
);
defparam decode_RS2_1_s2.INIT=16'hAC00;
  LUT4 decode_RS2_1_s3 (
    .F(decode_RS2_1_6),
    .I0(decode_RS2_30_9),
    .I1(_zz_decode_RS2_2[1]),
    .I2(_zz_decode_RS2_1[1]),
    .I3(decode_RS2_30_8) 
);
defparam decode_RS2_1_s3.INIT=16'h0F77;
  LUT4 decode_RS2_0_s3 (
    .F(decode_RS2_0_6),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS2_0_11),
    .I2(decode_RS2_30_8),
    .I3(decode_RS2_30_9) 
);
defparam decode_RS2_0_s3.INIT=16'h0A03;
  LUT4 decode_RS1_31_s2 (
    .F(decode_RS1_31_5),
    .I0(n14927_3),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID),
    .I3(decode_to_execute_BYPASSABLE_EXECUTE_STAGE) 
);
defparam decode_RS1_31_s2.INIT=16'h4000;
  LUT4 decode_RS1_31_s3 (
    .F(decode_RS1_31_6),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(_zz_decode_RS2_2_31_12),
    .I2(_zz_decode_RS2_2_31_6),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_31_s3.INIT=16'hF200;
  LUT4 decode_RS1_31_s4 (
    .F(decode_RS1_31_7),
    .I0(decode_RS1_31_8),
    .I1(_zz_decode_RS2_1[31]),
    .I2(decode_RS1_31_12),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_31_s4.INIT=16'h7077;
  LUT3 decode_RS1_30_s2 (
    .F(decode_RS1_30_5),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_30_8),
    .I2(decode_RS1_30_9) 
);
defparam decode_RS1_30_s2.INIT=8'h10;
  LUT4 decode_RS1_30_s3 (
    .F(decode_RS1_30_6),
    .I0(_zz_RegFilePlugin_regFile_port0[30]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_30_s3.INIT=16'h3500;
  LUT4 decode_RS1_30_s4 (
    .F(decode_RS1_30_7),
    .I0(_zz_decode_RS2_1[30]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[30]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_30_s4.INIT=16'hB0BB;
  LUT4 decode_RS1_29_s2 (
    .F(decode_RS1_29_5),
    .I0(_zz_RegFilePlugin_regFile_port0[29]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_29_s2.INIT=16'h3500;
  LUT4 decode_RS1_29_s3 (
    .F(decode_RS1_29_6),
    .I0(_zz_decode_RS2_1[29]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[29]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_29_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_28_s2 (
    .F(decode_RS1_28_5),
    .I0(_zz_RegFilePlugin_regFile_port0[28]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_28_s2.INIT=16'h3500;
  LUT4 decode_RS1_28_s3 (
    .F(decode_RS1_28_6),
    .I0(_zz_decode_RS2_1[28]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[28]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_28_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_27_s2 (
    .F(decode_RS1_27_5),
    .I0(_zz_RegFilePlugin_regFile_port0[27]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_27_s2.INIT=16'h3500;
  LUT4 decode_RS1_27_s3 (
    .F(decode_RS1_27_6),
    .I0(_zz_decode_RS2_1[27]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[27]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_27_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_26_s2 (
    .F(decode_RS1_26_5),
    .I0(_zz_RegFilePlugin_regFile_port0[26]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_26_s2.INIT=16'h3500;
  LUT4 decode_RS1_26_s3 (
    .F(decode_RS1_26_6),
    .I0(_zz_decode_RS2_1[26]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[26]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_26_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_25_s2 (
    .F(decode_RS1_25_5),
    .I0(_zz_RegFilePlugin_regFile_port0[25]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_25_s2.INIT=16'h3500;
  LUT4 decode_RS1_25_s3 (
    .F(decode_RS1_25_6),
    .I0(_zz_decode_RS2_1[25]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[25]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_25_s3.INIT=16'hB0BB;
  LUT3 decode_RS1_24_s2 (
    .F(decode_RS1_24_5),
    .I0(_zz_decode_RS2_2_24_4),
    .I1(_zz_decode_RS2_2_24_5),
    .I2(decode_RS1_30_5) 
);
defparam decode_RS1_24_s2.INIT=8'h40;
  LUT4 decode_RS1_24_s3 (
    .F(decode_RS1_24_6),
    .I0(decode_RS1_24_9),
    .I1(decode_RS1_31_10),
    .I2(_zz_decode_RS2_1[24]),
    .I3(decode_RS1_31_8) 
);
defparam decode_RS1_24_s3.INIT=16'h7077;
  LUT4 decode_RS1_23_s2 (
    .F(decode_RS1_23_5),
    .I0(_zz_RegFilePlugin_regFile_port0[23]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_23_s2.INIT=16'h3500;
  LUT4 decode_RS1_23_s3 (
    .F(decode_RS1_23_6),
    .I0(_zz_decode_RS2_1[23]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[23]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_23_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_22_s2 (
    .F(decode_RS1_22_5),
    .I0(_zz_RegFilePlugin_regFile_port0[22]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_22_s2.INIT=16'h3500;
  LUT4 decode_RS1_22_s3 (
    .F(decode_RS1_22_6),
    .I0(_zz_decode_RS2_1[22]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[22]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_22_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_21_s2 (
    .F(decode_RS1_21_5),
    .I0(_zz_RegFilePlugin_regFile_port0[21]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_21_s2.INIT=16'h3500;
  LUT4 decode_RS1_21_s3 (
    .F(decode_RS1_21_6),
    .I0(_zz_decode_RS2_1[21]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[21]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_21_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_20_s2 (
    .F(decode_RS1_20_5),
    .I0(_zz_RegFilePlugin_regFile_port0[20]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_20_s2.INIT=16'h3500;
  LUT4 decode_RS1_20_s3 (
    .F(decode_RS1_20_6),
    .I0(_zz_decode_RS2_1[20]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[20]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_20_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_19_s2 (
    .F(decode_RS1_19_5),
    .I0(_zz_RegFilePlugin_regFile_port0[19]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_19_s2.INIT=16'h3500;
  LUT4 decode_RS1_19_s3 (
    .F(decode_RS1_19_6),
    .I0(_zz_decode_RS2_1[19]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[19]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_19_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_18_s2 (
    .F(decode_RS1_18_5),
    .I0(_zz_RegFilePlugin_regFile_port0[18]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_18_s2.INIT=16'h3500;
  LUT4 decode_RS1_18_s3 (
    .F(decode_RS1_18_6),
    .I0(_zz_decode_RS2_1[18]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[18]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_18_s3.INIT=16'hB0BB;
  LUT3 decode_RS1_17_s2 (
    .F(decode_RS1_17_5),
    .I0(_zz_decode_RS2_2_17_4),
    .I1(_zz_decode_RS2_2_17_5),
    .I2(decode_RS1_30_5) 
);
defparam decode_RS1_17_s2.INIT=8'h40;
  LUT4 decode_RS1_17_s3 (
    .F(decode_RS1_17_6),
    .I0(_zz_decode_RS2_1[17]),
    .I1(decode_RS1_31_8),
    .I2(decode_RS1_17_9),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_17_s3.INIT=16'h0BBB;
  LUT4 decode_RS1_16_s2 (
    .F(decode_RS1_16_5),
    .I0(_zz_RegFilePlugin_regFile_port0[16]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_16_s2.INIT=16'h3500;
  LUT4 decode_RS1_16_s3 (
    .F(decode_RS1_16_6),
    .I0(_zz_decode_RS2_1[16]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[16]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_16_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_15_s2 (
    .F(decode_RS1_15_5),
    .I0(_zz_RegFilePlugin_regFile_port0[15]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_15_s2.INIT=16'h3500;
  LUT4 decode_RS1_15_s3 (
    .F(decode_RS1_15_6),
    .I0(_zz_decode_RS2_1[15]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[15]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_15_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_14_s2 (
    .F(decode_RS1_14_5),
    .I0(_zz_RegFilePlugin_regFile_port0[14]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_14_s2.INIT=16'h3500;
  LUT4 decode_RS1_14_s3 (
    .F(decode_RS1_14_6),
    .I0(_zz_decode_RS2_1[14]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[14]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_14_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_13_s2 (
    .F(decode_RS1_13_5),
    .I0(_zz_RegFilePlugin_regFile_port0[13]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_13_s2.INIT=16'h3500;
  LUT4 decode_RS1_13_s3 (
    .F(decode_RS1_13_6),
    .I0(_zz_decode_RS2_1[13]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[13]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_13_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_12_s2 (
    .F(decode_RS1_12_5),
    .I0(_zz_RegFilePlugin_regFile_port0[12]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_12_s2.INIT=16'h3500;
  LUT4 decode_RS1_12_s3 (
    .F(decode_RS1_12_6),
    .I0(_zz_decode_RS2_1[12]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[12]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_12_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_11_s2 (
    .F(decode_RS1_11_5),
    .I0(_zz_RegFilePlugin_regFile_port0[11]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_11_s2.INIT=16'h3500;
  LUT4 decode_RS1_11_s3 (
    .F(decode_RS1_11_6),
    .I0(_zz_decode_RS2_2[11]),
    .I1(decode_RS1_30_5),
    .I2(_zz_decode_RS2_1[11]),
    .I3(decode_RS1_31_8) 
);
defparam decode_RS1_11_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_10_s2 (
    .F(decode_RS1_10_5),
    .I0(_zz_RegFilePlugin_regFile_port0[10]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_10_s2.INIT=16'h3500;
  LUT4 decode_RS1_10_s3 (
    .F(decode_RS1_10_6),
    .I0(_zz_decode_RS2_2[10]),
    .I1(decode_RS1_30_5),
    .I2(_zz_decode_RS2_1[10]),
    .I3(decode_RS1_31_8) 
);
defparam decode_RS1_10_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_9_s2 (
    .F(decode_RS1_9_5),
    .I0(_zz_RegFilePlugin_regFile_port0[9]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_9_s2.INIT=16'h3500;
  LUT4 decode_RS1_9_s3 (
    .F(decode_RS1_9_6),
    .I0(_zz_decode_RS2_2[9]),
    .I1(decode_RS1_30_5),
    .I2(_zz_decode_RS2_1[9]),
    .I3(decode_RS1_31_8) 
);
defparam decode_RS1_9_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_8_s2 (
    .F(decode_RS1_8_5),
    .I0(_zz_RegFilePlugin_regFile_port0[8]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_8_s2.INIT=16'h3500;
  LUT4 decode_RS1_8_s3 (
    .F(decode_RS1_8_6),
    .I0(_zz_decode_RS2_1[8]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[8]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_8_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_7_s2 (
    .F(decode_RS1_7_5),
    .I0(_zz_RegFilePlugin_regFile_port0[7]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_7_s2.INIT=16'hCA00;
  LUT4 decode_RS1_7_s3 (
    .F(decode_RS1_7_6),
    .I0(_zz_decode_RS2_1[7]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[7]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_7_s3.INIT=16'h0777;
  LUT4 decode_RS1_6_s2 (
    .F(decode_RS1_6_5),
    .I0(_zz_RegFilePlugin_regFile_port0[6]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_6_s2.INIT=16'hCA00;
  LUT4 decode_RS1_6_s3 (
    .F(decode_RS1_6_6),
    .I0(_zz_decode_RS2_1[6]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2_2[6]),
    .I3(decode_RS1_30_5) 
);
defparam decode_RS1_6_s3.INIT=16'h0777;
  LUT4 decode_RS1_5_s2 (
    .F(decode_RS1_5_5),
    .I0(decode_RS1_30_9),
    .I1(decode_RS1_5_11),
    .I2(_zz_decode_RS2_1[5]),
    .I3(decode_RS1_30_8) 
);
defparam decode_RS1_5_s2.INIT=16'h0FEE;
  LUT4 decode_RS1_4_s2 (
    .F(decode_RS1_4_5),
    .I0(_zz_RegFilePlugin_regFile_port0[4]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_4_s2.INIT=16'h3500;
  LUT4 decode_RS1_4_s3 (
    .F(decode_RS1_4_6),
    .I0(_zz_decode_RS2_1[4]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[4]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_4_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_3_s2 (
    .F(decode_RS1_3_5),
    .I0(_zz_RegFilePlugin_regFile_port0[3]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_3_s2.INIT=16'h3500;
  LUT4 decode_RS1_3_s3 (
    .F(decode_RS1_3_6),
    .I0(_zz_decode_RS2_1[3]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[3]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_3_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_2_s2 (
    .F(decode_RS1_2_5),
    .I0(_zz_RegFilePlugin_regFile_port0[2]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .I2(decode_RS1_30_10),
    .I3(decode_RS1_31_10) 
);
defparam decode_RS1_2_s2.INIT=16'h3500;
  LUT4 decode_RS1_2_s3 (
    .F(decode_RS1_2_6),
    .I0(_zz_decode_RS2_1[2]),
    .I1(decode_RS1_31_8),
    .I2(_zz_decode_RS2[2]),
    .I3(decode_RS1_31_5) 
);
defparam decode_RS1_2_s3.INIT=16'hB0BB;
  LUT4 decode_RS1_1_s2 (
    .F(decode_RS1_1_5),
    .I0(decode_RS1_30_9),
    .I1(decode_RS1_1_11),
    .I2(_zz_decode_RS2_1[1]),
    .I3(decode_RS1_30_8) 
);
defparam decode_RS1_1_s2.INIT=16'h0FEE;
  LUT4 decode_RS1_0_s3 (
    .F(decode_RS1_0_6),
    .I0(_zz_decode_RS2_2[0]),
    .I1(decode_RS1_0_11),
    .I2(decode_RS1_30_8),
    .I3(decode_RS1_30_9) 
);
defparam decode_RS1_0_s3.INIT=16'h0A03;
  LUT3 _zz_decode_RS2_1_31_s1 (
    .F(_zz_decode_RS2_1_31_4),
    .I0(_zz_decode_RS2_1_31_5),
    .I1(memory_DivPlugin_div_result[31]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_31_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_30_s1 (
    .F(_zz_decode_RS2_1_30_4),
    .I0(_zz_decode_RS2_1_30_5),
    .I1(memory_DivPlugin_div_result[30]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_30_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_29_s1 (
    .F(_zz_decode_RS2_1_29_4),
    .I0(_zz_decode_RS2_1_29_5),
    .I1(memory_DivPlugin_div_result[29]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_29_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_28_s1 (
    .F(_zz_decode_RS2_1_28_4),
    .I0(_zz_decode_RS2_1_28_5),
    .I1(memory_DivPlugin_div_result[28]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_28_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_27_s1 (
    .F(_zz_decode_RS2_1_27_4),
    .I0(_zz_decode_RS2_1_27_5),
    .I1(memory_DivPlugin_div_result[27]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_27_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_26_s1 (
    .F(_zz_decode_RS2_1_26_4),
    .I0(_zz_decode_RS2_1_26_5),
    .I1(memory_DivPlugin_div_result[26]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_26_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_25_s1 (
    .F(_zz_decode_RS2_1_25_4),
    .I0(_zz_decode_RS2_1_25_5),
    .I1(memory_DivPlugin_div_result[25]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_25_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_24_s1 (
    .F(_zz_decode_RS2_1_24_4),
    .I0(_zz_decode_RS2_1_24_5),
    .I1(memory_DivPlugin_div_result[24]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_24_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_23_s1 (
    .F(_zz_decode_RS2_1_23_4),
    .I0(_zz_decode_RS2_1_23_5),
    .I1(memory_DivPlugin_div_result[23]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_23_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_22_s1 (
    .F(_zz_decode_RS2_1_22_4),
    .I0(_zz_decode_RS2_1_22_5),
    .I1(memory_DivPlugin_div_result[22]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_22_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_21_s1 (
    .F(_zz_decode_RS2_1_21_4),
    .I0(_zz_decode_RS2_1_21_5),
    .I1(memory_DivPlugin_div_result[21]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_21_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_20_s1 (
    .F(_zz_decode_RS2_1_20_4),
    .I0(_zz_decode_RS2_1_20_5),
    .I1(memory_DivPlugin_div_result[20]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_20_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_19_s1 (
    .F(_zz_decode_RS2_1_19_4),
    .I0(_zz_decode_RS2_1_19_5),
    .I1(memory_DivPlugin_div_result[19]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_19_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_18_s1 (
    .F(_zz_decode_RS2_1_18_4),
    .I0(_zz_decode_RS2_1_18_5),
    .I1(memory_DivPlugin_div_result[18]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_18_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_17_s1 (
    .F(_zz_decode_RS2_1_17_4),
    .I0(_zz_decode_RS2_1_17_5),
    .I1(memory_DivPlugin_div_result[17]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_17_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_16_s1 (
    .F(_zz_decode_RS2_1_16_4),
    .I0(_zz_decode_RS2_1_16_5),
    .I1(memory_DivPlugin_div_result[16]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_16_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_15_s1 (
    .F(_zz_decode_RS2_1_15_4),
    .I0(_zz_decode_RS2_1_15_5),
    .I1(memory_DivPlugin_div_result[15]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_15_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_14_s1 (
    .F(_zz_decode_RS2_1_14_4),
    .I0(_zz_decode_RS2_1_14_5),
    .I1(memory_DivPlugin_div_result[14]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_14_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_13_s1 (
    .F(_zz_decode_RS2_1_13_4),
    .I0(_zz_decode_RS2_1_13_5),
    .I1(memory_DivPlugin_div_result[13]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_13_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_12_s1 (
    .F(_zz_decode_RS2_1_12_4),
    .I0(_zz_decode_RS2_1_12_5),
    .I1(memory_DivPlugin_div_result[12]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_12_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_11_s1 (
    .F(_zz_decode_RS2_1_11_4),
    .I0(_zz_decode_RS2_1_11_5),
    .I1(memory_DivPlugin_div_result[11]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_11_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_10_s1 (
    .F(_zz_decode_RS2_1_10_4),
    .I0(_zz_decode_RS2_1_10_5),
    .I1(memory_DivPlugin_div_result[10]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_10_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_9_s1 (
    .F(_zz_decode_RS2_1_9_4),
    .I0(_zz_decode_RS2_1_9_5),
    .I1(memory_DivPlugin_div_result[9]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_9_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_8_s1 (
    .F(_zz_decode_RS2_1_8_4),
    .I0(_zz_decode_RS2_1_8_5),
    .I1(memory_DivPlugin_div_result[8]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_8_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_7_s1 (
    .F(_zz_decode_RS2_1_7_4),
    .I0(_zz_decode_RS2_1_7_5),
    .I1(memory_DivPlugin_div_result[7]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_7_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_6_s1 (
    .F(_zz_decode_RS2_1_6_4),
    .I0(_zz_decode_RS2_1_6_5),
    .I1(memory_DivPlugin_div_result[6]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_6_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_5_s1 (
    .F(_zz_decode_RS2_1_5_4),
    .I0(_zz_decode_RS2_1_5_5),
    .I1(memory_DivPlugin_div_result[5]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_5_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_4_s1 (
    .F(_zz_decode_RS2_1_4_4),
    .I0(_zz_decode_RS2_1_4_5),
    .I1(memory_DivPlugin_div_result[4]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_4_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_3_s1 (
    .F(_zz_decode_RS2_1_3_4),
    .I0(_zz_decode_RS2_1_3_5),
    .I1(memory_DivPlugin_div_result[3]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_3_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_2_s1 (
    .F(_zz_decode_RS2_1_2_4),
    .I0(_zz_decode_RS2_1_2_5),
    .I1(memory_DivPlugin_div_result[2]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_2_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_1_s1 (
    .F(_zz_decode_RS2_1_1_4),
    .I0(_zz_decode_RS2_1_1_5),
    .I1(memory_DivPlugin_div_result[1]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_1_s1.INIT=8'hC5;
  LUT3 _zz_decode_RS2_1_0_s1 (
    .F(_zz_decode_RS2_1_0_4),
    .I0(_zz_decode_RS2_1_0_5),
    .I1(memory_DivPlugin_div_result[0]),
    .I2(execute_to_memory_IS_DIV) 
);
defparam _zz_decode_RS2_1_0_s1.INIT=8'hC5;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s3 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I0(CsrPlugin_interrupt_valid),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I2(CsrPlugin_pipelineLiberator_pcValids_1_7),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_8) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s3.INIT=16'h4F00;
  LUT2 _zz_decode_RS2_2_31_s1 (
    .F(_zz_decode_RS2_2_31_4),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_31_s1.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_31_s3 (
    .F(_zz_decode_RS2_2_31_6),
    .I0(_zz_decode_RS2_2_31_8),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_31_14),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_31_s3.INIT=16'h000D;
  LUT2 _zz_decode_RS2_2_30_s1 (
    .F(_zz_decode_RS2_2_30_4),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_30_s1.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_30_s2 (
    .F(_zz_decode_RS2_2_30_5),
    .I0(_zz_decode_RS2_2_30_7),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_30_13),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_30_s2.INIT=16'h00EF;
  LUT4 _zz_decode_RS2_2_30_s3 (
    .F(_zz_decode_RS2_2_30_6),
    .I0(writeBack_MulPlugin_result[62]),
    .I1(memory_to_writeBack_MUL_LOW[30]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_30_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_29_s1 (
    .F(_zz_decode_RS2_2_29_4),
    .I0(_zz_decode_RS2_2_30_7),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_29_9),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_29_s1.INIT=16'h00EF;
  LUT4 _zz_decode_RS2_2_29_s2 (
    .F(_zz_decode_RS2_2_29_5),
    .I0(writeBack_MulPlugin_result[61]),
    .I1(memory_to_writeBack_MUL_LOW[29]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_29_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_28_s1 (
    .F(_zz_decode_RS2_2_28_4),
    .I0(_zz_decode_RS2_2_30_7),
    .I1(_zz_decode_RS2_2_27_4),
    .I2(_zz_decode_RS2_2_28_9),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_28_s1.INIT=16'h00EF;
  LUT4 _zz_decode_RS2_2_28_s2 (
    .F(_zz_decode_RS2_2_28_5),
    .I0(writeBack_MulPlugin_result[60]),
    .I1(memory_to_writeBack_MUL_LOW[28]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_28_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_27_s1 (
    .F(_zz_decode_RS2_2_27_4),
    .I0(_zz_decode_RS2_2_27_8),
    .I1(_zz_decode_RS2_2_27_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_27_14) 
);
defparam _zz_decode_RS2_2_27_s1.INIT=16'h3A00;
  LUT4 _zz_decode_RS2_2_27_s2 (
    .F(_zz_decode_RS2_2_27_5),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_27_11),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_27_s2.INIT=16'h0D00;
  LUT4 _zz_decode_RS2_2_27_s4 (
    .F(_zz_decode_RS2_2_27_7),
    .I0(writeBack_MulPlugin_result[59]),
    .I1(memory_to_writeBack_MUL_LOW[27]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_27_s4.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_26_s1 (
    .F(_zz_decode_RS2_2_26_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_26_7),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_26_s1.INIT=16'h0D00;
  LUT4 _zz_decode_RS2_2_26_s3 (
    .F(_zz_decode_RS2_2_26_6),
    .I0(writeBack_MulPlugin_result[58]),
    .I1(memory_to_writeBack_MUL_LOW[26]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_26_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_25_s1 (
    .F(_zz_decode_RS2_2_25_4),
    .I0(_zz_decode_RS2_2_25_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_25_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_25_s3 (
    .F(_zz_decode_RS2_2_25_6),
    .I0(writeBack_MulPlugin_result[57]),
    .I1(memory_to_writeBack_MUL_LOW[25]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_25_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_24_s1 (
    .F(_zz_decode_RS2_2_24_4),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_30_7),
    .I2(_zz_decode_RS2_2_24_6),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_24_s1.INIT=16'hFE00;
  LUT4 _zz_decode_RS2_2_24_s2 (
    .F(_zz_decode_RS2_2_24_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .I1(_zz_decode_RS2_2_23_13),
    .I2(_zz_decode_RS2_2_24_9),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_24_s2.INIT=16'h7077;
  LUT4 _zz_decode_RS2_2_23_s2 (
    .F(_zz_decode_RS2_2_23_5),
    .I0(writeBack_MulPlugin_result[55]),
    .I1(memory_to_writeBack_MUL_LOW[23]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_23_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_23_s3 (
    .F(_zz_decode_RS2_2_23_6),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_30_7),
    .I2(_zz_decode_RS2_2_23_7),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_23_s3.INIT=16'hFE00;
  LUT3 _zz_decode_RS2_2_22_s1 (
    .F(_zz_decode_RS2_2_22_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_22_7),
    .I2(_zz_decode_RS2_2_30_7) 
);
defparam _zz_decode_RS2_2_22_s1.INIT=8'h0D;
  LUT3 _zz_decode_RS2_2_22_s3 (
    .F(_zz_decode_RS2_2_22_6),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .I2(_zz_decode_RS2_2_22_8) 
);
defparam _zz_decode_RS2_2_22_s3.INIT=8'h07;
  LUT4 _zz_decode_RS2_2_21_s1 (
    .F(_zz_decode_RS2_2_21_4),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_21_7),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_21_s1.INIT=16'h0D00;
  LUT4 _zz_decode_RS2_2_21_s3 (
    .F(_zz_decode_RS2_2_21_6),
    .I0(writeBack_MulPlugin_result[53]),
    .I1(memory_to_writeBack_MUL_LOW[21]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_21_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_20_s1 (
    .F(_zz_decode_RS2_2_20_4),
    .I0(_zz_decode_RS2_2_20_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_20_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_20_s3 (
    .F(_zz_decode_RS2_2_20_6),
    .I0(writeBack_MulPlugin_result[52]),
    .I1(memory_to_writeBack_MUL_LOW[20]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_20_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_19_s1 (
    .F(_zz_decode_RS2_2_19_4),
    .I0(_zz_decode_RS2_2_19_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_19_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_19_s3 (
    .F(_zz_decode_RS2_2_19_6),
    .I0(writeBack_MulPlugin_result[51]),
    .I1(memory_to_writeBack_MUL_LOW[19]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_19_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_18_s1 (
    .F(_zz_decode_RS2_2_18_4),
    .I0(_zz_decode_RS2_2_18_7),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_18_s1.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_18_s3 (
    .F(_zz_decode_RS2_2_18_6),
    .I0(writeBack_MulPlugin_result[50]),
    .I1(memory_to_writeBack_MUL_LOW[18]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_18_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_17_s1 (
    .F(_zz_decode_RS2_2_17_4),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_30_7),
    .I2(_zz_decode_RS2_2_17_10),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_17_s1.INIT=16'hFE00;
  LUT4 _zz_decode_RS2_2_17_s2 (
    .F(_zz_decode_RS2_2_17_5),
    .I0(_zz_decode_RS2_2_30_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .I2(_zz_decode_RS2_2_17_12),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_17_s2.INIT=16'hF0BB;
  LUT4 _zz_decode_RS2_2_16_s1 (
    .F(_zz_decode_RS2_2_16_4),
    .I0(writeBack_MulPlugin_result[48]),
    .I1(memory_to_writeBack_MUL_LOW[16]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_16_s1.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_16_s2 (
    .F(_zz_decode_RS2_2_16_5),
    .I0(_zz_decode_RS2_2_27_4),
    .I1(_zz_decode_RS2_2_30_7),
    .I2(_zz_decode_RS2_2_16_6),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_16_s2.INIT=16'hFE00;
  LUT3 _zz_decode_RS2_2_15_s2 (
    .F(_zz_decode_RS2_2_15_5),
    .I0(_zz_decode_RS2_2_23_13),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .I2(_zz_decode_RS2_2_15_6) 
);
defparam _zz_decode_RS2_2_15_s2.INIT=8'h07;
  LUT4 _zz_decode_RS2_2_14_s2 (
    .F(_zz_decode_RS2_2_14_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .I1(_zz_decode_RS2_2_23_13),
    .I2(_zz_decode_RS2_2_14_10),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_14_s2.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_2_13_s2 (
    .F(_zz_decode_RS2_2_13_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .I1(_zz_decode_RS2_2_23_13),
    .I2(_zz_decode_RS2_2_13_10),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_13_s2.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_2_12_s2 (
    .F(_zz_decode_RS2_2_12_5),
    .I0(_zz_decode_RS2_2_12_10),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .I3(_zz_decode_RS2_2_23_13) 
);
defparam _zz_decode_RS2_2_12_s2.INIT=16'h7077;
  LUT4 _zz_decode_RS2_2_11_s2 (
    .F(_zz_decode_RS2_2_11_5),
    .I0(_zz_decode_RS2_2_11_10),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .I3(_zz_decode_RS2_2_23_13) 
);
defparam _zz_decode_RS2_2_11_s2.INIT=16'h7077;
  LUT4 _zz_decode_RS2_2_10_s2 (
    .F(_zz_decode_RS2_2_10_5),
    .I0(_zz_decode_RS2_2_10_10),
    .I1(_zz_decode_RS2_2_31_4),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .I3(_zz_decode_RS2_2_23_13) 
);
defparam _zz_decode_RS2_2_10_s2.INIT=16'h7077;
  LUT4 _zz_decode_RS2_2_9_s1 (
    .F(_zz_decode_RS2_2_9_4),
    .I0(_zz_decode_RS2_2_25_7),
    .I1(_zz_decode_RS2_2_9_6),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_9_s1.INIT=16'h0503;
  LUT4 _zz_decode_RS2_2_9_s2 (
    .F(_zz_decode_RS2_2_9_5),
    .I0(_zz_decode_RS2_2_30_4),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .I2(_zz_decode_RS2_2_9_9),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_9_s2.INIT=16'h0FEE;
  LUT4 _zz_decode_RS2_2_8_s2 (
    .F(_zz_decode_RS2_2_8_5),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .I1(_zz_decode_RS2_2_23_13),
    .I2(_zz_decode_RS2_2_8_10),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_8_s2.INIT=16'h0BBB;
  LUT4 _zz_decode_RS2_2_7_s1 (
    .F(_zz_decode_RS2_2_7_4),
    .I0(_zz_decode_RS2_2_27_8),
    .I1(_zz_decode_RS2_2_27_9),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_7_s1.INIT=16'h3A00;
  LUT4 _zz_decode_RS2_2_7_s2 (
    .F(_zz_decode_RS2_2_7_5),
    .I0(writeBack_MulPlugin_result[39]),
    .I1(memory_to_writeBack_MUL_LOW[7]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_7_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_6_s1 (
    .F(_zz_decode_RS2_2_6_4),
    .I0(_zz_decode_RS2_2_6_6),
    .I1(_zz_decode_RS2_2_14_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_6_s1.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_6_s2 (
    .F(_zz_decode_RS2_2_6_5),
    .I0(writeBack_MulPlugin_result[38]),
    .I1(memory_to_writeBack_MUL_LOW[6]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_6_s2.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_5_s1 (
    .F(_zz_decode_RS2_2_5_4),
    .I0(_zz_decode_RS2_2_13_7),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I2(_zz_decode_RS2_2_5_6),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_5_s1.INIT=16'h0700;
  LUT4 _zz_decode_RS2_2_5_s2 (
    .F(_zz_decode_RS2_2_5_5),
    .I0(writeBack_MulPlugin_result[37]),
    .I1(memory_to_writeBack_MUL_LOW[5]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_5_s2.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_4_s1 (
    .F(_zz_decode_RS2_2_4_4),
    .I0(_zz_decode_RS2_2_4_6),
    .I1(_zz_decode_RS2_2_4_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_4_s1.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_3_s1 (
    .F(_zz_decode_RS2_2_3_4),
    .I0(_zz_decode_RS2_2_3_6),
    .I1(_zz_decode_RS2_2_3_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_3_s1.INIT=16'hBBF0;
  LUT4 _zz_decode_RS2_2_2_s1 (
    .F(_zz_decode_RS2_2_2_4),
    .I0(writeBack_MulPlugin_result[34]),
    .I1(memory_to_writeBack_MUL_LOW[2]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_2_s1.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_2_s2 (
    .F(_zz_decode_RS2_2_2_5),
    .I0(_zz_decode_RS2_2_10_6),
    .I1(_zz_decode_RS2_2_2_6),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_2_s2.INIT=16'hA300;
  LUT4 _zz_decode_RS2_2_1_s1 (
    .F(_zz_decode_RS2_2_1_4),
    .I0(_zz_decode_RS2_2_1_6),
    .I1(_zz_decode_RS2_2_1_7),
    .I2(_zz_decode_RS2_2_30_4),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_1_s1.INIT=16'hAF30;
  LUT4 _zz_decode_RS2_2_0_s1 (
    .F(_zz_decode_RS2_2_0_4),
    .I0(_zz_decode_RS2_2_8_6),
    .I1(_zz_decode_RS2_2_0_6),
    .I2(_zz_decode_RS2_2_30_4),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_0_s1.INIT=16'hAFC0;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s1 (
    .F(IBusCachedPlugin_fetchPc_output_fire_4),
    .I0(IBusCachedPlugin_fetchPc_output_fire_7),
    .I1(IBusCachedPlugin_fetchPc_output_fire_8),
    .I2(IBusCachedPlugin_fetchPc_output_fire_9),
    .I3(CsrPlugin_pipelineLiberator_pcValids_1_7) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s1.INIT=16'h0100;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s3 (
    .F(IBusCachedPlugin_fetchPc_output_fire_6),
    .I0(n17813_4),
    .I1(IBusCachedPlugin_fetchPc_output_fire_11),
    .I2(IBusCachedPlugin_fetchPc_output_fire_12),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s3.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_31_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_31_6),
    .I0(CsrPlugin_mepc[31]),
    .I1(CsrPlugin_mtvec_base[29]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_31_7),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[31]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_11),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s4.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_30_4),
    .I0(IBusCachedPlugin_fetchPc_pc_30_7),
    .I1(IBusCachedPlugin_fetchPc_pc_30_18),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pcReg[30]) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s1.INIT=16'h0708;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_29_4),
    .I0(IBusCachedPlugin_fetchPc_pc_29_7),
    .I1(IBusCachedPlugin_fetchPc_pc_30_7),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pcReg[29]) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s1.INIT=16'h0708;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_28_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_28_5),
    .I0(CsrPlugin_mepc[28]),
    .I1(CsrPlugin_mtvec_base[26]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_28_6),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_28_8),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_27_4),
    .I0(IBusCachedPlugin_fetchPc_pc_27_7),
    .I1(IBusCachedPlugin_fetchPc_pc_30_7),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pcReg[27]) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s1.INIT=16'h0708;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_26_4),
    .I0(IBusCachedPlugin_fetchPc_pc_26_7),
    .I1(IBusCachedPlugin_fetchPc_pc_30_7),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pcReg[26]) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s1.INIT=16'h0708;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_25_4),
    .I0(IBusCachedPlugin_fetchPc_pc_25_7),
    .I1(IBusCachedPlugin_fetchPc_pc_25_8),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s1.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_25_5),
    .I0(IBusCachedPlugin_fetchPc_pc_25_10),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s2.INIT=16'h3A00;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_24_4),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_24_6),
    .I2(IBusCachedPlugin_fetchPc_pc_24_7),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s1.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_24_5),
    .I0(IBusCachedPlugin_fetchPc_pc_24_8),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s2.INIT=16'h3A00;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_23_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_7),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_23_5),
    .I0(CsrPlugin_mepc[23]),
    .I1(CsrPlugin_mtvec_base[21]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_23_6),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_23_7),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_22_4),
    .I0(CsrPlugin_mepc[22]),
    .I1(CsrPlugin_mtvec_base[20]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s1.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_22_5),
    .I0(IBusCachedPlugin_fetchPc_pc_22_11),
    .I1(memory_arbitration_isValid_9),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(memory_to_writeBack_PC[22]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s2.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_22_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_fetchPc_pc_22_8),
    .I2(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_21_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_fetchPc_pc_21_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[21]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_21_5),
    .I0(CsrPlugin_mepc[21]),
    .I1(CsrPlugin_mtvec_base[19]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_21_6),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_21_8),
    .I2(memory_to_writeBack_PC[21]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_20_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_20_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_20_5),
    .I0(CsrPlugin_mepc[20]),
    .I1(CsrPlugin_mtvec_base[18]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_20_6),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_20_8),
    .I2(memory_to_writeBack_PC[20]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_19_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_19_6),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s1.INIT=16'h55C3;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_18_4),
    .I0(IBusCachedPlugin_fetchPc_pc_18_6),
    .I1(IBusCachedPlugin_fetchPc_pc_18_7),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s1.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_18_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_18_8),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s2.INIT=16'h5C00;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_17_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(IBusCachedPlugin_fetchPc_pc_17_10),
    .I2(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_17_5),
    .I0(CsrPlugin_mepc[17]),
    .I1(CsrPlugin_mtvec_base[15]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_17_6),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[17]),
    .I2(IBusCachedPlugin_fetchPc_pc_17_8),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_16_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_16_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[16]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_16_5),
    .I0(CsrPlugin_mepc[16]),
    .I1(CsrPlugin_mtvec_base[14]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_16_6),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_16_8),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(memory_to_writeBack_PC[16]) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_15_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(IBusCachedPlugin_fetchPc_pc_15_7),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_15_5),
    .I0(CsrPlugin_mepc[15]),
    .I1(CsrPlugin_mtvec_base[13]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_15_6),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_15_8),
    .I2(memory_to_writeBack_PC[15]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s3.INIT=16'h0777;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_14_4),
    .I0(IBusCachedPlugin_fetchPc_pc_14_6),
    .I1(IBusCachedPlugin_fetchPc_pc_14_7),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s1.INIT=8'h3A;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_14_5),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_14_8),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s2.INIT=16'h5300;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_13_4),
    .I0(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_13_8),
    .I2(when_IBusCachedPlugin_l256),
    .I3(IBusCachedPlugin_fetchPc_pcReg[13]) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s1.INIT=16'h0708;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_13_6),
    .I0(CsrPlugin_mepc[13]),
    .I1(CsrPlugin_mtvec_base[11]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s3.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_13_7),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_13_9),
    .I2(memory_to_writeBack_PC[13]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s4.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s1 (
    .F(IBusCachedPlugin_fetchPc_pc_12_4),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I2(IBusCachedPlugin_fetchPc_pc_13_8),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s1.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s2 (
    .F(IBusCachedPlugin_fetchPc_pc_12_5),
    .I0(CsrPlugin_mepc[12]),
    .I1(CsrPlugin_mtvec_base[10]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s2.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_12_6),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_12_7),
    .I2(memory_to_writeBack_PC[12]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s3.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_11_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_11_14),
    .I2(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s5.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_11_9),
    .I0(CsrPlugin_mepc[11]),
    .I1(CsrPlugin_mtvec_base[9]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s6.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_11_10),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_11_12),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(memory_to_writeBack_PC[11]) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s7.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_10_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_fetchPc_pc_10_14),
    .I2(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s5.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_10_9),
    .I0(CsrPlugin_mepc[10]),
    .I1(CsrPlugin_mtvec_base[8]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s6.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_10_10),
    .I0(IBusCachedPlugin_fetchPc_pc_10_12),
    .I1(memory_arbitration_isValid_9),
    .I2(memory_to_writeBack_PC[10]),
    .I3(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s7.INIT=16'h0BBB;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_9_8),
    .I0(CsrPlugin_mepc[9]),
    .I1(CsrPlugin_mtvec_base[7]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s5.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_9_9),
    .I0(IBusCachedPlugin_fetchPc_pc_9_14),
    .I1(memory_arbitration_isValid_9),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(memory_to_writeBack_PC[9]) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s6.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_9_10),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I2(IBusCachedPlugin_fetchPc_pc_9_12),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s7.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_8_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_11),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s5.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_8_9),
    .I0(CsrPlugin_mepc[8]),
    .I1(CsrPlugin_mtvec_base[6]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s6.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_8_10),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_8_12),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(memory_to_writeBack_PC[8]) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s7.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_7_8),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_7_15),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s5.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_7_9),
    .I0(CsrPlugin_mepc[7]),
    .I1(CsrPlugin_mtvec_base[5]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s6.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_7_10),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[7]),
    .I2(IBusCachedPlugin_fetchPc_pc_7_12),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s7.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_6_8),
    .I0(IBusCachedPlugin_fetchPc_pc_6_10),
    .I1(execute_to_memory_BRANCH_CALC[6]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s5.INIT=16'hC500;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_6_9),
    .I0(CsrPlugin_mepc[6]),
    .I1(CsrPlugin_mtvec_base[4]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s6.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_5_8),
    .I0(CsrPlugin_mepc[5]),
    .I1(CsrPlugin_mtvec_base[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9),
    .I3(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s5.INIT=16'h0C0A;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_5_9),
    .I0(IBusCachedPlugin_fetchPc_pc_5_10),
    .I1(execute_to_memory_BRANCH_CALC[5]),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I3(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s6.INIT=16'hC500;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_4_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_4_12),
    .I2(IBusCachedPlugin_fetchPc_pcReg[4]),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_4_7),
    .I0(CsrPlugin_mepc[4]),
    .I1(CsrPlugin_mtvec_base[2]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s4.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_4_8),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[4]),
    .I2(IBusCachedPlugin_fetchPc_pc_4_10),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s5.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_3_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_3_9),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_3_7),
    .I0(CsrPlugin_mepc[3]),
    .I1(CsrPlugin_mtvec_base[1]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s4.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_3_8),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[3]),
    .I2(IBusCachedPlugin_fetchPc_pc_3_10),
    .I3(memory_arbitration_isValid_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s5.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_2_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s3.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_2_7),
    .I0(CsrPlugin_mepc[2]),
    .I1(CsrPlugin_mtvec_base[0]),
    .I2(n17845_6),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s4.INIT=16'hCA00;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_2_8),
    .I0(memory_arbitration_isValid_9),
    .I1(IBusCachedPlugin_fetchPc_pc_2_9),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(memory_to_writeBack_PC[2]) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s5.INIT=16'h0777;
  LUT4 n13040_s1 (
    .F(n13040_4),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam n13040_s1.INIT=16'h0FFB;
  LUT3 HazardSimplePlugin_writeBackWrites_valid_s1 (
    .F(HazardSimplePlugin_writeBackWrites_valid_4),
    .I0(stageB_unaligned),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID) 
);
defparam HazardSimplePlugin_writeBackWrites_valid_s1.INIT=8'h70;
  LUT3 execute_BranchPlugin_branch_src2_19_s1 (
    .F(execute_BranchPlugin_branch_src2_19_4),
    .I0(decode_to_execute_BRANCH_CTRL[0]),
    .I1(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_19_s1.INIT=8'h5C;
  LUT4 execute_BranchPlugin_branch_src2_11_s1 (
    .F(execute_BranchPlugin_branch_src2_11_4),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_11_s1.INIT=16'h0C0A;
  LUT3 execute_BranchPlugin_branch_src2_4_s1 (
    .F(execute_BranchPlugin_branch_src2_4_4),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2) 
);
defparam execute_BranchPlugin_branch_src2_4_s1.INIT=8'h70;
  LUT3 execute_BranchPlugin_branch_src2_2_s1 (
    .F(execute_BranchPlugin_branch_src2_2_4),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_BRANCH_CTRL[1]) 
);
defparam execute_BranchPlugin_branch_src2_2_s1.INIT=8'h35;
  LUT4 when_CsrPlugin_l1390_s1 (
    .F(when_CsrPlugin_l1390_4),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .I2(CsrPlugin_interrupt_valid),
    .I3(CsrPlugin_pipelineLiberator_pcValids_2) 
);
defparam when_CsrPlugin_l1390_s1.INIT=16'h1000;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[30]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_30_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[29]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_29_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[28]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_28_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s1.INIT=8'h70;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_4),
    .I0(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .I1(execute_CsrPlugin_csr_3008),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_25_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s1.INIT=16'h0700;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[23]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_23_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[21]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_21_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[20]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_20_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[19]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_19_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[18]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_18_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s1.INIT=8'h70;
  LUT3 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s1 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_4),
    .I0(execute_CsrPlugin_csr_833),
    .I1(CsrPlugin_mepc[16]),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_16_5) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s1.INIT=8'h70;
  LUT4 n24913_s1 (
    .F(n24913_4),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(n24749_4),
    .I3(when_MulDivIterativePlugin_l126_5) 
);
defparam n24913_s1.INIT=16'h4000;
  LUT4 when_MulDivIterativePlugin_l126_s2 (
    .F(when_MulDivIterativePlugin_l126_5),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(memory_DivPlugin_div_counter_value[3]),
    .I2(memory_DivPlugin_div_counter_value[4]),
    .I3(memory_DivPlugin_div_counter_value[5]) 
);
defparam when_MulDivIterativePlugin_l126_s2.INIT=16'h0100;
  LUT4 iBus_cmd_ready_s1 (
    .F(iBus_cmd_ready_4),
    .I0(main_basesoc_ram_bus_ack),
    .I1(main_hyperram_bus_ack),
    .I2(builder_done),
    .I3(iBus_cmd_ready_5) 
);
defparam iBus_cmd_ready_s1.INIT=16'h0100;
  LUT2 n17810_s1 (
    .F(n17810_4),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam n17810_s1.INIT=4'h8;
  LUT4 n17810_s2 (
    .F(n17810_5),
    .I0(n18807_5),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I2(decode_to_execute_PC_31_8),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam n17810_s2.INIT=16'h0E00;
  LUT4 n17813_s1 (
    .F(n17813_4),
    .I0(n17813_8),
    .I1(IBusCachedPlugin_fetchPc_pc_25_14),
    .I2(DBusCachedPlugin_exceptionBus_valid),
    .I3(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam n17813_s1.INIT=16'h0100;
  LUT4 n17813_s2 (
    .F(n17813_5),
    .I0(n18807_5),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I2(decode_to_execute_PC_31_8),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam n17813_s2.INIT=16'hE000;
  LUT4 n17857_s3 (
    .F(n17857_6),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_768),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_8) 
);
defparam n17857_s3.INIT=16'h8000;
  LUT3 n24511_s1 (
    .F(n24511_4),
    .I0(n24511_5),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I2(n24511_6) 
);
defparam n24511_s1.INIT=8'h40;
  LUT3 n18807_s2 (
    .F(n18807_5),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]) 
);
defparam n18807_s2.INIT=8'h40;
  LUT3 n18910_s2 (
    .F(n18910_5),
    .I0(decode_to_execute_INSTRUCTION[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I2(n18807_5) 
);
defparam n18910_s2.INIT=8'hAC;
  LUT4 n19151_s1 (
    .F(n19151_4),
    .I0(decode_to_execute_CSR_WRITE_OPCODE),
    .I1(execute_CsrPlugin_csr_833),
    .I2(_zz_decode_RS2_31_6),
    .I3(decode_to_execute_PC_31_8) 
);
defparam n19151_s1.INIT=16'h8000;
  LUT4 n19345_s2 (
    .F(n19345_5),
    .I0(execute_RS1[30]),
    .I1(execute_RS1[29]),
    .I2(n19345_6),
    .I3(n19345_7) 
);
defparam n19345_s2.INIT=16'h1000;
  LUT4 n19346_s1 (
    .F(n19346_4),
    .I0(execute_RS1[29]),
    .I1(n19646_6),
    .I2(n19345_6),
    .I3(n19345_7) 
);
defparam n19346_s1.INIT=16'h5333;
  LUT4 n19347_s1 (
    .F(n19347_4),
    .I0(n19345_6),
    .I1(n19345_7),
    .I2(execute_RS1[29]),
    .I3(n19646_6) 
);
defparam n19347_s1.INIT=16'h8778;
  LUT4 n19348_s1 (
    .F(n19348_4),
    .I0(execute_RS1[27]),
    .I1(n19646_6),
    .I2(n19348_7),
    .I3(n19345_7) 
);
defparam n19348_s1.INIT=16'h5333;
  LUT4 n19349_s1 (
    .F(n19349_4),
    .I0(n19348_7),
    .I1(n19345_7),
    .I2(execute_RS1[27]),
    .I3(n19646_6) 
);
defparam n19349_s1.INIT=16'h8778;
  LUT4 n19350_s1 (
    .F(n19350_4),
    .I0(n19350_5),
    .I1(n19345_7),
    .I2(execute_RS1[26]),
    .I3(n19646_6) 
);
defparam n19350_s1.INIT=16'h8778;
  LUT4 n19351_s1 (
    .F(n19351_4),
    .I0(execute_RS1[23]),
    .I1(n19646_6),
    .I2(execute_RS1[24]),
    .I3(n19345_7) 
);
defparam n19351_s1.INIT=16'h3533;
  LUT3 n19352_s1 (
    .F(n19352_4),
    .I0(n19646_6),
    .I1(execute_RS1[23]),
    .I2(n19345_7) 
);
defparam n19352_s1.INIT=8'h35;
  LUT4 n19354_s1 (
    .F(n19354_4),
    .I0(execute_RS1[21]),
    .I1(n19646_6),
    .I2(n19354_5),
    .I3(n19354_6) 
);
defparam n19354_s1.INIT=16'h5333;
  LUT4 n19355_s1 (
    .F(n19355_4),
    .I0(execute_RS1[20]),
    .I1(n19355_8),
    .I2(n19355_6),
    .I3(n19646_6) 
);
defparam n19355_s1.INIT=16'hBF00;
  LUT4 n19356_s1 (
    .F(n19356_4),
    .I0(n19355_8),
    .I1(n19355_6),
    .I2(execute_RS1[20]),
    .I3(n19646_6) 
);
defparam n19356_s1.INIT=16'h8778;
  LUT4 n19357_s1 (
    .F(n19357_4),
    .I0(n19355_8),
    .I1(n19357_5),
    .I2(n19357_6),
    .I3(n19646_6) 
);
defparam n19357_s1.INIT=16'h7F00;
  LUT4 n19358_s1 (
    .F(n19358_4),
    .I0(execute_RS1[17]),
    .I1(n19646_6),
    .I2(n19355_8),
    .I3(n19357_5) 
);
defparam n19358_s1.INIT=16'h5333;
  LUT3 n19359_s1 (
    .F(n19359_4),
    .I0(n19357_5),
    .I1(n19355_8),
    .I2(n19646_6) 
);
defparam n19359_s1.INIT=8'h70;
  LUT4 n19360_s1 (
    .F(n19360_4),
    .I0(execute_RS1[15]),
    .I1(execute_RS1[14]),
    .I2(n19355_8),
    .I3(n19646_6) 
);
defparam n19360_s1.INIT=16'h10EF;
  LUT3 n19361_s1 (
    .F(n19361_4),
    .I0(n19646_6),
    .I1(execute_RS1[14]),
    .I2(n19355_8) 
);
defparam n19361_s1.INIT=8'h35;
  LUT3 n19362_s1 (
    .F(n19362_4),
    .I0(execute_RS1[14]),
    .I1(n19646_6),
    .I2(n19355_8) 
);
defparam n19362_s1.INIT=8'h96;
  LUT4 n19363_s1 (
    .F(n19363_4),
    .I0(execute_RS1[11]),
    .I1(n19646_6),
    .I2(execute_RS1[12]),
    .I3(n19354_6) 
);
defparam n19363_s1.INIT=16'h3533;
  LUT3 n19364_s1 (
    .F(n19364_4),
    .I0(n19646_6),
    .I1(execute_RS1[11]),
    .I2(n19354_6) 
);
defparam n19364_s1.INIT=8'h35;
  LUT4 n19366_s1 (
    .F(n19366_4),
    .I0(execute_RS1[8]),
    .I1(n19646_6),
    .I2(execute_RS1[9]),
    .I3(n19366_8) 
);
defparam n19366_s1.INIT=16'h3533;
  LUT3 n19367_s1 (
    .F(n19367_4),
    .I0(n19646_6),
    .I1(execute_RS1[8]),
    .I2(n19366_8) 
);
defparam n19367_s1.INIT=8'h35;
  LUT4 n19369_s1 (
    .F(n19369_4),
    .I0(execute_RS1[5]),
    .I1(execute_RS1[6]),
    .I2(n19371_4),
    .I3(n19646_6) 
);
defparam n19369_s1.INIT=16'hFE00;
  LUT3 n19370_s1 (
    .F(n19370_4),
    .I0(n19371_4),
    .I1(execute_RS1[5]),
    .I2(n19646_6) 
);
defparam n19370_s1.INIT=8'hE0;
  LUT4 n19371_s1 (
    .F(n19371_4),
    .I0(execute_RS1[3]),
    .I1(execute_RS1[4]),
    .I2(n19371_5),
    .I3(n19646_6) 
);
defparam n19371_s1.INIT=16'hEF00;
  LUT3 n19372_s1 (
    .F(n19372_4),
    .I0(n19371_5),
    .I1(execute_RS1[3]),
    .I2(n19646_6) 
);
defparam n19372_s1.INIT=8'hD0;
  LUT3 n19374_s1 (
    .F(n19374_4),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[1]),
    .I2(n19646_6) 
);
defparam n19374_s1.INIT=8'hE0;
  LUT2 n19646_s1 (
    .F(n19646_4),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19646_s1.INIT=4'h8;
  LUT4 n19646_s2 (
    .F(n19646_5),
    .I0(decode_to_execute_INSTRUCTION[13]),
    .I1(execute_RS2[31]),
    .I2(n19646_7),
    .I3(n19646_8) 
);
defparam n19646_s2.INIT=16'h1000;
  LUT3 n19646_s3 (
    .F(n19646_6),
    .I0(execute_RS1[31]),
    .I1(decode_to_execute_IS_RS1_SIGNED),
    .I2(decode_to_execute_IS_DIV) 
);
defparam n19646_s3.INIT=8'h80;
  LUT4 n20595_s5 (
    .F(n20595_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(n20599_6) 
);
defparam n20595_s5.INIT=16'h8000;
  LUT2 n20599_s3 (
    .F(n20599_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(n20628_8) 
);
defparam n20599_s3.INIT=4'h4;
  LUT4 n20599_s4 (
    .F(n20599_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam n20599_s4.INIT=16'h1000;
  LUT3 n20605_s5 (
    .F(n20605_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n20605_9) 
);
defparam n20605_s5.INIT=8'h10;
  LUT4 n20616_s5 (
    .F(n20616_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(n20616_9),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(n20635_9) 
);
defparam n20616_s5.INIT=16'h4000;
  LUT4 n20628_s5 (
    .F(n20628_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(n20635_9) 
);
defparam n20628_s5.INIT=16'h0100;
  LUT4 n20628_s6 (
    .F(n20628_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(n20599_7) 
);
defparam n20628_s6.INIT=16'h4000;
  LUT2 n20635_s6 (
    .F(n20635_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam n20635_s6.INIT=4'h1;
  LUT2 n20635_s7 (
    .F(n20635_10),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]) 
);
defparam n20635_s7.INIT=4'h1;
  LUT3 _zz_execute_SHIFT_RIGHT_1_6_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_15),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s0.INIT=8'hC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_4),
    .I0(n11_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s1.INIT=16'hF0BB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_5),
    .I0(n13_3),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s2.INIT=16'h7000;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s1.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I0(decode_to_execute_SHIFT_CTRL[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(_zz_execute_SRC1[31]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s0.INIT=8'h80;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s1.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s2.INIT=16'h0CF5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s0.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I1(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s1.INIT=16'h03F5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I0(n23_3),
    .I1(n19_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s0.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s1.INIT=16'h03F5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I0(n20_3),
    .I1(n24_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s0.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s1.INIT=16'h03F5;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s0.INIT=8'h3A;
  LUT4 _zz_execute_SHIFT_RIGHT_1_14_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_12_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s0.INIT=16'h3533;
  LUT3 _zz_execute_SHIFT_RIGHT_1_14_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_14_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_14_s1.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I2(_zz_execute_SHIFT_RIGHT_1_15_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_15_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s1.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_16_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_16_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_16_s0.INIT=8'h3A;
  LUT3 _zz_execute_SHIFT_RIGHT_1_17_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_17_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_17_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_18_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_18_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_10_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_18_s0.INIT=8'h35;
  LUT3 _zz_execute_SHIFT_RIGHT_1_19_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_19_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_11_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_19_s0.INIT=8'hCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_20_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_20_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s0.INIT=16'hC0AF;
  LUT4 _zz_execute_SHIFT_RIGHT_1_21_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SHIFT_RIGHT_1_21_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s0.INIT=16'hAF30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_24_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s0.INIT=16'hAFC0;
  LUT2 _zz_execute_SHIFT_RIGHT_1_24_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_24_4),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s1.INIT=4'h1;
  LUT4 _zz_execute_SHIFT_RIGHT_1_25_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_25_4),
    .I1(n30_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_25_5) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s0.INIT=16'hAF30;
  LUT4 _zz_execute_SHIFT_RIGHT_1_26_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_26_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s0.INIT=16'h0CFA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_27_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_27_5),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s0.INIT=8'hCA;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s0.INIT=8'hAC;
  LUT3 _zz_execute_SHIFT_RIGHT_1_28_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_28_s1.INIT=8'h01;
  LUT3 _zz_execute_SHIFT_RIGHT_1_29_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_25_4),
    .I1(n30_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_29_s0.INIT=8'hA3;
  LUT3 _zz_execute_SHIFT_RIGHT_1_30_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(execute_FullBarrelShifterPlugin_reversed[30]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s0.INIT=8'hAC;
  LUT3 _zz_execute_SRC2_4_31_s5 (
    .F(_zz_execute_SRC2_4_31_9),
    .I0(execute_RS2[31]),
    .I1(decode_to_execute_PC[31]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_31_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_30_s5 (
    .F(_zz_execute_SRC2_4_30_9),
    .I0(execute_RS2[30]),
    .I1(decode_to_execute_PC[30]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_30_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_29_s5 (
    .F(_zz_execute_SRC2_4_29_9),
    .I0(execute_RS2[29]),
    .I1(decode_to_execute_PC[29]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_29_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_28_s5 (
    .F(_zz_execute_SRC2_4_28_9),
    .I0(execute_RS2[28]),
    .I1(decode_to_execute_PC[28]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_28_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_27_s5 (
    .F(_zz_execute_SRC2_4_27_9),
    .I0(execute_RS2[27]),
    .I1(decode_to_execute_PC[27]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_27_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_26_s5 (
    .F(_zz_execute_SRC2_4_26_9),
    .I0(execute_RS2[26]),
    .I1(decode_to_execute_PC[26]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_26_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_25_s5 (
    .F(_zz_execute_SRC2_4_25_9),
    .I0(execute_RS2[25]),
    .I1(decode_to_execute_PC[25]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_25_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_24_s5 (
    .F(_zz_execute_SRC2_4_24_9),
    .I0(execute_RS2[24]),
    .I1(decode_to_execute_PC[24]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_24_s5.INIT=8'h35;
  LUT3 _zz_execute_SRC2_4_23_s5 (
    .F(_zz_execute_SRC2_4_23_9),
    .I0(execute_RS2[23]),
    .I1(decode_to_execute_PC[23]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_23_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_22_s5 (
    .F(_zz_execute_SRC2_4_22_9),
    .I0(execute_RS2[22]),
    .I1(decode_to_execute_PC[22]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_22_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_21_s5 (
    .F(_zz_execute_SRC2_4_21_9),
    .I0(execute_RS2[21]),
    .I1(decode_to_execute_PC[21]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_21_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_20_s5 (
    .F(_zz_execute_SRC2_4_20_9),
    .I0(execute_RS2[20]),
    .I1(decode_to_execute_PC[20]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_20_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_19_s5 (
    .F(_zz_execute_SRC2_4_19_9),
    .I0(execute_RS2[19]),
    .I1(decode_to_execute_PC[19]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_19_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_18_s5 (
    .F(_zz_execute_SRC2_4_18_9),
    .I0(execute_RS2[18]),
    .I1(decode_to_execute_PC[18]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_18_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_17_s5 (
    .F(_zz_execute_SRC2_4_17_9),
    .I0(execute_RS2[17]),
    .I1(decode_to_execute_PC[17]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_17_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_16_s5 (
    .F(_zz_execute_SRC2_4_16_9),
    .I0(execute_RS2[16]),
    .I1(decode_to_execute_PC[16]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_16_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_15_s5 (
    .F(_zz_execute_SRC2_4_15_9),
    .I0(execute_RS2[15]),
    .I1(decode_to_execute_PC[15]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_15_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_14_s5 (
    .F(_zz_execute_SRC2_4_14_9),
    .I0(execute_RS2[14]),
    .I1(decode_to_execute_PC[14]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_14_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_13_s5 (
    .F(_zz_execute_SRC2_4_13_9),
    .I0(execute_RS2[13]),
    .I1(decode_to_execute_PC[13]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_13_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_12_s5 (
    .F(_zz_execute_SRC2_4_12_9),
    .I0(execute_RS2[12]),
    .I1(decode_to_execute_PC[12]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_12_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_11_s5 (
    .F(_zz_execute_SRC2_4_11_9),
    .I0(execute_RS2[11]),
    .I1(decode_to_execute_PC[11]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_11_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_10_s5 (
    .F(_zz_execute_SRC2_4_10_9),
    .I0(execute_RS2[10]),
    .I1(decode_to_execute_PC[10]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_10_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_9_s5 (
    .F(_zz_execute_SRC2_4_9_9),
    .I0(execute_RS2[9]),
    .I1(decode_to_execute_PC[9]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_9_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_8_s5 (
    .F(_zz_execute_SRC2_4_8_9),
    .I0(execute_RS2[8]),
    .I1(decode_to_execute_PC[8]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_8_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_7_s5 (
    .F(_zz_execute_SRC2_4_7_9),
    .I0(execute_RS2[7]),
    .I1(decode_to_execute_PC[7]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_7_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_6_s5 (
    .F(_zz_execute_SRC2_4_6_9),
    .I0(execute_RS2[6]),
    .I1(decode_to_execute_PC[6]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_6_s5.INIT=8'hC5;
  LUT3 _zz_execute_SRC2_4_5_s6 (
    .F(_zz_execute_SRC2_4_5_10),
    .I0(execute_RS2[5]),
    .I1(decode_to_execute_PC[5]),
    .I2(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_5_s6.INIT=8'hC5;
  LUT4 _zz_execute_SRC2_4_1_s7 (
    .F(_zz_execute_SRC2_4_1_12),
    .I0(decode_to_execute_INSTRUCTION[21]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_SRC2_CTRL[1]),
    .I3(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SRC2_4_1_s7.INIT=16'h0A0C;
  LUT4 _zz_execute_SRC2_4_0_s7 (
    .F(_zz_execute_SRC2_4_0_12),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_SRC2_CTRL[0]),
    .I3(decode_to_execute_SRC2_CTRL[1]) 
);
defparam _zz_execute_SRC2_4_0_s7.INIT=16'h0A0C;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_18_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_18_0_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_18_0_s2.INIT=16'hF100;
  LUT3 n18225_s2 (
    .F(n18225_5),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I1(CsrPlugin_hadException),
    .I2(when_CsrPlugin_l1390_4) 
);
defparam n18225_s2.INIT=8'h10;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_0_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I0(CsrPlugin_pipelineLiberator_pcValids_0_8),
    .I1(CsrPlugin_pipelineLiberator_pcValids_0_9),
    .I2(execute_arbitration_isValid),
    .I3(stageB_flusher_counter[7]) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s3.INIT=16'h4F00;
  LUT2 CsrPlugin_pipelineLiberator_pcValids_1_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_1_7),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s3.INIT=4'h8;
  LUT4 n19216_s2 (
    .F(n19216_5),
    .I0(stageB_waysHitsBeforeInvalidate[0]),
    .I1(_zz_dBus_rsp_valid),
    .I2(stageB_request_wr),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam n19216_s2.INIT=16'h0C0A;
  LUT3 n19216_s3 (
    .F(n19216_6),
    .I0(stageB_request_wr),
    .I1(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .I2(stageB_unaligned) 
);
defparam n19216_s3.INIT=8'h07;
  LUT4 decode_REGFILE_WRITE_VALID_s3 (
    .F(decode_REGFILE_WRITE_VALID_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .I3(decode_REGFILE_WRITE_VALID_7) 
);
defparam decode_REGFILE_WRITE_VALID_s3.INIT=16'h0100;
  LUT4 n20176_s2 (
    .F(n20176_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(n20176_6) 
);
defparam n20176_s2.INIT=16'h0100;
  LUT2 memory_arbitration_isValid_s4 (
    .F(memory_arbitration_isValid_9),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam memory_arbitration_isValid_s4.INIT=4'h4;
  LUT2 CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4 (
    .F(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s4.INIT=4'h8;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_31_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_31_12),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[7]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_31_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_30_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_30_12),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[6]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_30_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_29_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_29_12),
    .I0(execute_RS2[13]),
    .I1(execute_RS2[5]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_29_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_28_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_28_12),
    .I0(execute_RS2[12]),
    .I1(execute_RS2[4]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_28_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_27_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_27_12),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[3]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_27_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_26_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_26_12),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[2]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_26_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_25_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_25_12),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[1]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_25_s8.INIT=8'hAC;
  LUT3 _zz_execute_MEMORY_STORE_DATA_RF_24_s8 (
    .F(_zz_execute_MEMORY_STORE_DATA_RF_24_12),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[0]),
    .I2(decode_to_execute_INSTRUCTION[12]) 
);
defparam _zz_execute_MEMORY_STORE_DATA_RF_24_s8.INIT=8'hAC;
  LUT2 n19635_s4 (
    .F(n19635_8),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]) 
);
defparam n19635_s4.INIT=4'h1;
  LUT4 n19633_s4 (
    .F(n19633_8),
    .I0(execute_RS2[2]),
    .I1(execute_RS2[3]),
    .I2(n19635_8),
    .I3(n19646_4) 
);
defparam n19633_s4.INIT=16'hEF00;
  LUT3 n19629_s4 (
    .F(n19629_8),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(n19631_11) 
);
defparam n19629_s4.INIT=8'h10;
  LUT4 n19628_s4 (
    .F(n19628_8),
    .I0(execute_RS2[7]),
    .I1(execute_RS2[6]),
    .I2(execute_RS2[8]),
    .I3(n19631_11) 
);
defparam n19628_s4.INIT=16'h0100;
  LUT4 n19626_s4 (
    .F(n19626_8),
    .I0(execute_RS2[10]),
    .I1(execute_RS2[9]),
    .I2(execute_RS2[8]),
    .I3(n19629_8) 
);
defparam n19626_s4.INIT=16'h0100;
  LUT2 n19625_s4 (
    .F(n19625_8),
    .I0(execute_RS2[11]),
    .I1(n19626_8) 
);
defparam n19625_s4.INIT=4'h4;
  LUT3 n19622_s4 (
    .F(n19622_8),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[13]),
    .I2(execute_RS2[12]) 
);
defparam n19622_s4.INIT=8'h01;
  LUT4 n19621_s4 (
    .F(n19621_8),
    .I0(execute_RS2[15]),
    .I1(execute_RS2[14]),
    .I2(execute_RS2[13]),
    .I3(execute_RS2[12]) 
);
defparam n19621_s4.INIT=16'h0001;
  LUT4 n19619_s4 (
    .F(n19619_8),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[16]),
    .I2(n19628_8),
    .I3(n19619_9) 
);
defparam n19619_s4.INIT=16'h1000;
  LUT2 n19614_s4 (
    .F(n19614_8),
    .I0(execute_RS2[22]),
    .I1(execute_RS2[21]) 
);
defparam n19614_s4.INIT=4'h1;
  LUT3 n19613_s4 (
    .F(n19613_8),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[22]),
    .I2(execute_RS2[21]) 
);
defparam n19613_s4.INIT=8'h01;
  LUT2 n19611_s4 (
    .F(n19611_8),
    .I0(execute_RS2[25]),
    .I1(execute_RS2[24]) 
);
defparam n19611_s4.INIT=4'h1;
  LUT4 n19610_s4 (
    .F(n19610_8),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[16]),
    .I2(n19610_9),
    .I3(n19628_8) 
);
defparam n19610_s4.INIT=16'h1000;
  LUT2 n19608_s4 (
    .F(n19608_8),
    .I0(execute_RS2[28]),
    .I1(execute_RS2[27]) 
);
defparam n19608_s4.INIT=4'h1;
  LUT4 n19606_s3 (
    .F(n19606_6),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[29]),
    .I2(n19608_8),
    .I3(n19610_8) 
);
defparam n19606_s3.INIT=16'h1000;
  LUT3 _zz_memory_DivPlugin_div_result_3_1_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_1_9),
    .I0(memory_DivPlugin_rs1[1]),
    .I1(memory_DivPlugin_accumulator[1]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_1_s4.INIT=8'h35;
  LUT3 _zz_memory_DivPlugin_div_result_3_2_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_2_9),
    .I0(memory_DivPlugin_rs1[2]),
    .I1(memory_DivPlugin_accumulator[2]),
    .I2(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_2_s4.INIT=8'h35;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_3_9),
    .I0(_zz_memory_DivPlugin_div_result_3_0_8),
    .I1(_zz_memory_DivPlugin_div_result_3_1_9),
    .I2(_zz_memory_DivPlugin_div_result_3_2_9),
    .I3(memory_DivPlugin_div_needRevert) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s4.INIT=16'h4000;
  LUT4 _zz_memory_DivPlugin_div_result_3_3_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_3_10),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs1[3]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_3_s5.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_4_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_4_9),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s4.INIT=4'h2;
  LUT4 _zz_memory_DivPlugin_div_result_3_4_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_4_10),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs1[4]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_5_9),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs1[5]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_6_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_6_9),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs1[6]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_6_s4.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_7_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_7_9),
    .I0(_zz_memory_DivPlugin_div_result_3_4_10),
    .I1(_zz_memory_DivPlugin_div_result_3_5_9),
    .I2(_zz_memory_DivPlugin_div_result_3_6_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s4.INIT=8'h01;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_7_10),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs1[7]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_8_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_8_9),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs1[8]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_8_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_9_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_9_9),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs1[9]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_9_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_9_10),
    .I0(_zz_memory_DivPlugin_div_result_3_4_9),
    .I1(_zz_memory_DivPlugin_div_result_3_7_9),
    .I2(_zz_memory_DivPlugin_div_result_3_7_10),
    .I3(_zz_memory_DivPlugin_div_result_3_8_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_9_s5.INIT=16'h0008;
  LUT4 _zz_memory_DivPlugin_div_result_3_10_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_10_9),
    .I0(_zz_memory_DivPlugin_div_result_3_10_11),
    .I1(_zz_memory_DivPlugin_div_result_3_4_9),
    .I2(_zz_memory_DivPlugin_div_result_3_7_9),
    .I3(_zz_memory_DivPlugin_div_result_3_7_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s4.INIT=16'h0080;
  LUT4 _zz_memory_DivPlugin_div_result_3_10_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_10_10),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs1[10]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_11_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_11_9),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs1[11]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_11_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_12_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_12_9),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs1[12]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_12_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_13_9),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs1[13]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_13_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_13_10),
    .I0(_zz_memory_DivPlugin_div_result_3_13_11),
    .I1(_zz_memory_DivPlugin_div_result_3_9_9),
    .I2(_zz_memory_DivPlugin_div_result_3_9_10),
    .I3(_zz_memory_DivPlugin_div_result_3_10_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s5.INIT=16'h0020;
  LUT4 _zz_memory_DivPlugin_div_result_3_14_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_14_9),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs1[14]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_14_s4.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_15_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_15_9),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs1[15]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_15_s4.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_16_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_16_9),
    .I0(_zz_memory_DivPlugin_div_result_3_13_9),
    .I1(_zz_memory_DivPlugin_div_result_3_14_9),
    .I2(_zz_memory_DivPlugin_div_result_3_15_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s4.INIT=8'h01;
  LUT4 _zz_memory_DivPlugin_div_result_3_16_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_16_10),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs1[16]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_16_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_17_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_17_9),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs1[17]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_17_s4.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_18_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_18_9),
    .I0(_zz_memory_DivPlugin_div_result_3_16_10),
    .I1(_zz_memory_DivPlugin_div_result_3_17_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s4.INIT=4'h1;
  LUT4 _zz_memory_DivPlugin_div_result_3_18_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_18_10),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs1[18]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_18_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_19_10),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs1[19]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_20_10),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs1[20]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_21_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_21_9),
    .I0(_zz_memory_DivPlugin_div_result_3_19_10),
    .I1(_zz_memory_DivPlugin_div_result_3_19_12),
    .I2(_zz_memory_DivPlugin_div_result_3_20_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s4.INIT=8'h04;
  LUT4 _zz_memory_DivPlugin_div_result_3_21_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_21_10),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs1[21]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_21_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_22_10),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs1[22]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_23_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_23_9),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs1[23]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_23_s4.INIT=16'hA5C3;
  LUT2 _zz_memory_DivPlugin_div_result_3_24_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_24_9),
    .I0(_zz_memory_DivPlugin_div_result_3_22_10),
    .I1(_zz_memory_DivPlugin_div_result_3_23_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s4.INIT=4'h1;
  LUT4 _zz_memory_DivPlugin_div_result_3_24_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_24_10),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs1[24]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_24_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_25_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_25_10),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs1[25]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_26_10),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs1[26]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_27_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_27_9),
    .I0(_zz_memory_DivPlugin_div_result_3_25_10),
    .I1(_zz_memory_DivPlugin_div_result_3_25_12),
    .I2(_zz_memory_DivPlugin_div_result_3_26_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s4.INIT=8'h04;
  LUT4 _zz_memory_DivPlugin_div_result_3_27_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_27_10),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs1[27]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_27_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_28_9),
    .I0(_zz_memory_DivPlugin_div_result_3_25_10),
    .I1(_zz_memory_DivPlugin_div_result_3_25_12),
    .I2(_zz_memory_DivPlugin_div_result_3_26_10),
    .I3(_zz_memory_DivPlugin_div_result_3_27_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s4.INIT=16'h0004;
  LUT4 _zz_memory_DivPlugin_div_result_3_28_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_28_10),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs1[28]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_28_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_29_9),
    .I0(_zz_memory_DivPlugin_div_result_3_29_13),
    .I1(_zz_memory_DivPlugin_div_result_3_18_10),
    .I2(_zz_memory_DivPlugin_div_result_3_18_9),
    .I3(_zz_memory_DivPlugin_div_result_3_28_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s4.INIT=16'h2000;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_29_10),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs1[29]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s5.INIT=16'hA5C3;
  LUT3 _zz_memory_DivPlugin_div_result_3_30_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_30_9),
    .I0(_zz_memory_DivPlugin_div_result_3_28_10),
    .I1(_zz_memory_DivPlugin_div_result_3_28_9),
    .I2(_zz_memory_DivPlugin_div_result_3_29_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s4.INIT=8'h04;
  LUT4 _zz_memory_DivPlugin_div_result_3_30_s5 (
    .F(_zz_memory_DivPlugin_div_result_3_30_10),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs1[30]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_30_s5.INIT=16'hA5C3;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s3 (
    .F(_zz_memory_DivPlugin_div_result_3_31_7),
    .I0(_zz_memory_DivPlugin_div_result_3_28_10),
    .I1(_zz_memory_DivPlugin_div_result_3_28_9),
    .I2(_zz_memory_DivPlugin_div_result_3_29_10),
    .I3(_zz_memory_DivPlugin_div_result_3_30_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s3.INIT=16'h0004;
  LUT4 _zz_memory_DivPlugin_div_result_3_31_s4 (
    .F(_zz_memory_DivPlugin_div_result_3_31_8),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_accumulator[31]),
    .I2(memory_DivPlugin_div_needRevert),
    .I3(execute_to_memory_INSTRUCTION[13]) 
);
defparam _zz_memory_DivPlugin_div_result_3_31_s4.INIT=16'hC3A5;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s481 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_579),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_584),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_586) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s481.INIT=16'h1000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s482 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_580),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_589),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_590) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s482.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s483 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_581),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_594) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s483.INIT=16'h00F8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s484 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_582),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_596),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_691),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_598) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s484.INIT=16'h00F8;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_7),
    .I0(n6_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s0.INIT=16'h0FBB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_8),
    .I0(n2_69),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s1.INIT=16'hD000;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_7),
    .I0(n7_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s0.INIT=16'hF0BB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_8),
    .I0(n3_5),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s1.INIT=16'hD000;
  LUT3 _zz_execute_SHIFT_RIGHT_1_3_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_3_8),
    .I1(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s0.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_4_12),
    .I1(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I2(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s0.INIT=16'hF0BB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_s0 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_7),
    .I0(n10_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I2(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s0.INIT=16'h0FBB;
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_8),
    .I0(n12_3),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SHIFT_RIGHT_1_5_9),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_4) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s1.INIT=16'h7000;
  LUT2 n17462_s2 (
    .F(n17462_6),
    .I0(IBusCachedPlugin_fetchPc_pc_31_17),
    .I1(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam n17462_s2.INIT=4'h4;
  LUT3 n17968_s3 (
    .F(n17968_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]) 
);
defparam n17968_s3.INIT=8'h40;
  LUT4 DBusCachedPlugin_exceptionBus_valid_s2 (
    .F(DBusCachedPlugin_exceptionBus_valid_6),
    .I0(dataCache_1_io_mem_cmd_payload_address[31]),
    .I1(stageB_request_wr),
    .I2(stageB_waysHitsBeforeInvalidate[0]),
    .I3(stageB_dataColisions[0]) 
);
defparam DBusCachedPlugin_exceptionBus_valid_s2.INIT=16'h1000;
  LUT3 n17845_s3 (
    .F(n17845_7),
    .I0(memory_to_writeBack_ENV_CTRL[1]),
    .I1(memory_to_writeBack_ENV_CTRL[0]),
    .I2(writeBack_arbitration_isValid) 
);
defparam n17845_s3.INIT=8'h40;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s3 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_7),
    .I0(n17968_7),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_8),
    .I2(builder_grant) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s3.INIT=8'hD0;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_55_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_55_5),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_55_s2.INIT=16'hACF3;
  LUT4 execute_BRANCH_DO_s3 (
    .F(execute_BRANCH_DO_6),
    .I0(_zz_decode_RS2_0_7),
    .I1(n14502_3),
    .I2(decode_to_execute_INSTRUCTION[14]),
    .I3(decode_to_execute_INSTRUCTION[12]) 
);
defparam execute_BRANCH_DO_s3.INIT=16'hFC53;
  LUT4 execute_BRANCH_DO_s4 (
    .F(execute_BRANCH_DO_7),
    .I0(execute_BRANCH_DO_9),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[13]),
    .I3(_zz_decode_RS2_0_7) 
);
defparam execute_BRANCH_DO_s4.INIT=16'h8C44;
  LUT3 execute_BRANCH_DO_s5 (
    .F(execute_BRANCH_DO_8),
    .I0(execute_RS1[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_INSTRUCTION[21]) 
);
defparam execute_BRANCH_DO_s5.INIT=8'h87;
  LUT4 _zz_decode_RS2_31_s4 (
    .F(_zz_decode_RS2_31_7),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_31_8),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_decode_RS2_31_s4.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_31_s5 (
    .F(_zz_decode_RS2_31_8),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SrcPlugin_addSub[31]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_31_s5.INIT=8'h53;
  LUT2 _zz_decode_RS2_31_s6 (
    .F(_zz_decode_RS2_31_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[31]) 
);
defparam _zz_decode_RS2_31_s6.INIT=4'h8;
  LUT4 _zz_decode_RS2_31_s7 (
    .F(_zz_decode_RS2_31_10),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_interrupt),
    .I2(CsrPlugin_mepc[31]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_31_s7.INIT=16'h0777;
  LUT4 _zz_decode_RS2_30_s5 (
    .F(_zz_decode_RS2_30_8),
    .I0(_zz_execute_SrcPlugin_addSub[30]),
    .I1(_zz_execute_SRC1[30]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_30_s5.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_29_s4 (
    .F(_zz_decode_RS2_29_7),
    .I0(_zz_execute_SrcPlugin_addSub[29]),
    .I1(_zz_execute_SRC1[29]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_29_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_28_s4 (
    .F(_zz_decode_RS2_28_7),
    .I0(_zz_execute_SrcPlugin_addSub[28]),
    .I1(_zz_execute_SRC1[28]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_28_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_27_s3 (
    .F(_zz_decode_RS2_27_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_27_8),
    .I3(_zz_execute_SRC1[27]) 
);
defparam _zz_decode_RS2_27_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_27_s4 (
    .F(_zz_decode_RS2_27_7),
    .I0(_zz_execute_SrcPlugin_addSub[27]),
    .I1(_zz_execute_SRC1[27]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_27_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_27_s5 (
    .F(_zz_decode_RS2_27_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[27]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[27]) 
);
defparam _zz_decode_RS2_27_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_26_s3 (
    .F(_zz_decode_RS2_26_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_26_8),
    .I3(_zz_execute_SRC1[26]) 
);
defparam _zz_decode_RS2_26_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_26_s4 (
    .F(_zz_decode_RS2_26_7),
    .I0(_zz_execute_SrcPlugin_addSub[26]),
    .I1(_zz_execute_SRC1[26]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_26_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_26_s5 (
    .F(_zz_decode_RS2_26_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[26]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[26]) 
);
defparam _zz_decode_RS2_26_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_25_s4 (
    .F(_zz_decode_RS2_25_7),
    .I0(_zz_execute_SrcPlugin_addSub[25]),
    .I1(_zz_execute_SRC1[25]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_25_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_24_s3 (
    .F(_zz_decode_RS2_24_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_24_8),
    .I3(_zz_execute_SRC1[24]) 
);
defparam _zz_decode_RS2_24_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_24_s4 (
    .F(_zz_decode_RS2_24_7),
    .I0(_zz_execute_SrcPlugin_addSub[24]),
    .I1(_zz_execute_SRC1[24]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_24_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_24_s5 (
    .F(_zz_decode_RS2_24_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[24]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[24]) 
);
defparam _zz_decode_RS2_24_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_23_s4 (
    .F(_zz_decode_RS2_23_7),
    .I0(_zz_execute_SrcPlugin_addSub[23]),
    .I1(_zz_execute_SRC1[23]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_23_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_22_s3 (
    .F(_zz_decode_RS2_22_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_22_8),
    .I3(_zz_execute_SRC1[22]) 
);
defparam _zz_decode_RS2_22_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_22_s4 (
    .F(_zz_decode_RS2_22_7),
    .I0(_zz_execute_SrcPlugin_addSub[22]),
    .I1(_zz_execute_SRC1[22]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_22_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_22_s5 (
    .F(_zz_decode_RS2_22_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[22]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[22]) 
);
defparam _zz_decode_RS2_22_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_21_s4 (
    .F(_zz_decode_RS2_21_7),
    .I0(_zz_execute_SrcPlugin_addSub[21]),
    .I1(_zz_execute_SRC1[21]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_21_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_20_s4 (
    .F(_zz_decode_RS2_20_7),
    .I0(_zz_execute_SrcPlugin_addSub[20]),
    .I1(_zz_execute_SRC1[20]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_20_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_19_s4 (
    .F(_zz_decode_RS2_19_7),
    .I0(_zz_execute_SrcPlugin_addSub[19]),
    .I1(_zz_execute_SRC1[19]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_19_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_18_s4 (
    .F(_zz_decode_RS2_18_7),
    .I0(_zz_execute_SrcPlugin_addSub[18]),
    .I1(_zz_execute_SRC1[18]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_18_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_17_s3 (
    .F(_zz_decode_RS2_17_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_17_8),
    .I3(_zz_execute_SRC1[17]) 
);
defparam _zz_decode_RS2_17_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_17_s4 (
    .F(_zz_decode_RS2_17_7),
    .I0(_zz_execute_SrcPlugin_addSub[17]),
    .I1(_zz_execute_SRC1[17]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_17_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_17_s5 (
    .F(_zz_decode_RS2_17_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[17]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[17]) 
);
defparam _zz_decode_RS2_17_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_16_s4 (
    .F(_zz_decode_RS2_16_7),
    .I0(_zz_execute_SrcPlugin_addSub[16]),
    .I1(_zz_execute_SRC1[16]),
    .I2(_zz_decode_RS2_30_9),
    .I3(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_16_s4.INIT=16'hC0A0;
  LUT4 _zz_decode_RS2_15_s3 (
    .F(_zz_decode_RS2_15_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_15_8),
    .I3(_zz_execute_SRC1[15]) 
);
defparam _zz_decode_RS2_15_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_15_s4 (
    .F(_zz_decode_RS2_15_7),
    .I0(_zz_execute_SrcPlugin_addSub[15]),
    .I1(_zz_execute_SRC1[15]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_15_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_15_s5 (
    .F(_zz_decode_RS2_15_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[15]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[15]) 
);
defparam _zz_decode_RS2_15_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_14_s3 (
    .F(_zz_decode_RS2_14_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_14_8),
    .I3(_zz_execute_SRC1[14]) 
);
defparam _zz_decode_RS2_14_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_14_s4 (
    .F(_zz_decode_RS2_14_7),
    .I0(_zz_execute_SrcPlugin_addSub[14]),
    .I1(_zz_execute_SRC1[14]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_14_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_14_s5 (
    .F(_zz_decode_RS2_14_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[14]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[14]) 
);
defparam _zz_decode_RS2_14_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_13_s3 (
    .F(_zz_decode_RS2_13_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_13_8),
    .I3(_zz_execute_SRC1[13]) 
);
defparam _zz_decode_RS2_13_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_13_s4 (
    .F(_zz_decode_RS2_13_7),
    .I0(_zz_execute_SrcPlugin_addSub[13]),
    .I1(_zz_execute_SRC1[13]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_13_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_13_s5 (
    .F(_zz_decode_RS2_13_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[13]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[13]) 
);
defparam _zz_decode_RS2_13_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_12_s3 (
    .F(_zz_decode_RS2_12_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_12_8),
    .I3(_zz_execute_SRC1[12]) 
);
defparam _zz_decode_RS2_12_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_12_s4 (
    .F(_zz_decode_RS2_12_7),
    .I0(_zz_execute_SrcPlugin_addSub[12]),
    .I1(_zz_execute_SRC1[12]),
    .I2(decode_to_execute_SRC2_FORCE_ZERO) 
);
defparam _zz_decode_RS2_12_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_12_s5 (
    .F(_zz_decode_RS2_12_8),
    .I0(CsrPlugin_mstatus_MPP[1]),
    .I1(execute_CsrPlugin_csr_768),
    .I2(execute_CsrPlugin_csr_3264),
    .I3(_zz_decode_RS2_12_9) 
);
defparam _zz_decode_RS2_12_s5.INIT=16'h0700;
  LUT4 _zz_decode_RS2_11_s3 (
    .F(_zz_decode_RS2_11_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_11_8),
    .I3(_zz_execute_SRC1[11]) 
);
defparam _zz_decode_RS2_11_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_11_s4 (
    .F(_zz_decode_RS2_11_7),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .I2(CsrPlugin_mie_MEIE),
    .I3(execute_CsrPlugin_csr_772) 
);
defparam _zz_decode_RS2_11_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s5 (
    .F(_zz_decode_RS2_11_8),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MPP[1]),
    .I2(CsrPlugin_mip_MEIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_decode_RS2_11_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_11_s6 (
    .F(_zz_decode_RS2_11_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[11]),
    .I2(CsrPlugin_mepc[11]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_11_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_10_s3 (
    .F(_zz_decode_RS2_10_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_10_8),
    .I3(_zz_execute_SRC1[10]) 
);
defparam _zz_decode_RS2_10_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_10_s4 (
    .F(_zz_decode_RS2_10_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[10]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[10]) 
);
defparam _zz_decode_RS2_10_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_9_s3 (
    .F(_zz_decode_RS2_9_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_9_8),
    .I3(_zz_execute_SRC1[9]) 
);
defparam _zz_decode_RS2_9_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_9_s4 (
    .F(_zz_decode_RS2_9_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[9]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[9]) 
);
defparam _zz_decode_RS2_9_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_8_s3 (
    .F(_zz_decode_RS2_8_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_8_8),
    .I3(_zz_execute_SRC1[8]) 
);
defparam _zz_decode_RS2_8_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_8_s4 (
    .F(_zz_decode_RS2_8_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[8]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[8]) 
);
defparam _zz_decode_RS2_8_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s3 (
    .F(_zz_decode_RS2_7_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_7_8),
    .I3(_zz_execute_SRC1[7]) 
);
defparam _zz_decode_RS2_7_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_7_s4 (
    .F(_zz_decode_RS2_7_7),
    .I0(execute_CsrPlugin_csr_772),
    .I1(CsrPlugin_mie_MTIE),
    .I2(execute_CsrPlugin_csr_768),
    .I3(CsrPlugin_mstatus_MPIE) 
);
defparam _zz_decode_RS2_7_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_7_s5 (
    .F(_zz_decode_RS2_7_8),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[7]),
    .I2(CsrPlugin_mepc[7]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_7_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_6_s3 (
    .F(_zz_decode_RS2_6_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_6_8),
    .I3(_zz_execute_SRC1[6]) 
);
defparam _zz_decode_RS2_6_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_6_s4 (
    .F(_zz_decode_RS2_6_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[6]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[6]) 
);
defparam _zz_decode_RS2_6_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_5_s3 (
    .F(_zz_decode_RS2_5_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4_5_9),
    .I3(_zz_execute_SRC1[5]) 
);
defparam _zz_decode_RS2_5_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_5_s4 (
    .F(_zz_decode_RS2_5_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[5]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[5]) 
);
defparam _zz_decode_RS2_5_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_4_s3 (
    .F(_zz_decode_RS2_4_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam _zz_decode_RS2_4_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_4_s4 (
    .F(_zz_decode_RS2_4_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[4]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[4]) 
);
defparam _zz_decode_RS2_4_s4.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s3 (
    .F(_zz_decode_RS2_3_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam _zz_decode_RS2_3_s3.INIT=16'h6BB0;
  LUT3 _zz_decode_RS2_3_s4 (
    .F(_zz_decode_RS2_3_7),
    .I0(CsrPlugin_mcause_exceptionCode[3]),
    .I1(execute_CsrPlugin_csr_834),
    .I2(_zz_decode_RS2_3_9) 
);
defparam _zz_decode_RS2_3_s4.INIT=8'h70;
  LUT3 _zz_decode_RS2_3_s5 (
    .F(_zz_decode_RS2_3_8),
    .I0(execute_CsrPlugin_csr_768),
    .I1(CsrPlugin_mstatus_MIE),
    .I2(_zz_decode_RS2_3_10) 
);
defparam _zz_decode_RS2_3_s5.INIT=8'h70;
  LUT4 _zz_decode_RS2_2_s3 (
    .F(_zz_decode_RS2_2_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam _zz_decode_RS2_2_s3.INIT=16'h6BB0;
  LUT2 _zz_decode_RS2_2_s4 (
    .F(_zz_decode_RS2_2_7),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[2]) 
);
defparam _zz_decode_RS2_2_s4.INIT=4'h8;
  LUT4 _zz_decode_RS2_2_s5 (
    .F(_zz_decode_RS2_2_8),
    .I0(execute_CsrPlugin_csr_834),
    .I1(CsrPlugin_mcause_exceptionCode[2]),
    .I2(CsrPlugin_mepc[2]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_2_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_1_s3 (
    .F(_zz_decode_RS2_1_6),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC1_1_9) 
);
defparam _zz_decode_RS2_1_s3.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_1_s4 (
    .F(_zz_decode_RS2_1_7),
    .I0(externalInterruptArray_regNext[1]),
    .I1(execute_CsrPlugin_csr_4032),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[1]) 
);
defparam _zz_decode_RS2_1_s4.INIT=16'hF800;
  LUT4 _zz_decode_RS2_1_s5 (
    .F(_zz_decode_RS2_1_8),
    .I0(CsrPlugin_mtval[1]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[1]) 
);
defparam _zz_decode_RS2_1_s5.INIT=16'h0777;
  LUT4 _zz_decode_RS2_0_s4 (
    .F(_zz_decode_RS2_0_7),
    .I0(decode_to_execute_SRC_LESS_UNSIGNED),
    .I1(_zz_decode_RS2_31_8),
    .I2(_zz_execute_SRC2_4_31_8),
    .I3(_zz_execute_SRC1[31]) 
);
defparam _zz_decode_RS2_0_s4.INIT=16'hCA5C;
  LUT4 _zz_decode_RS2_0_s5 (
    .F(_zz_decode_RS2_0_8),
    .I0(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .I1(decode_to_execute_INSTRUCTION[12]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1_0_10) 
);
defparam _zz_decode_RS2_0_s5.INIT=16'h6BB0;
  LUT4 _zz_decode_RS2_0_s6 (
    .F(_zz_decode_RS2_0_9),
    .I0(externalInterruptArray_regNext[0]),
    .I1(execute_CsrPlugin_csr_4032),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[0]) 
);
defparam _zz_decode_RS2_0_s6.INIT=16'hF800;
  LUT4 _zz_decode_RS2_0_s7 (
    .F(_zz_decode_RS2_0_10),
    .I0(CsrPlugin_mtval[0]),
    .I1(execute_CsrPlugin_csr_835),
    .I2(execute_CsrPlugin_csr_833),
    .I3(CsrPlugin_mepc[0]) 
);
defparam _zz_decode_RS2_0_s7.INIT=16'h0777;
  LUT2 decode_RS2_31_s5 (
    .F(decode_RS2_31_8),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_30_8) 
);
defparam decode_RS2_31_s5.INIT=4'h4;
  LUT2 decode_RS2_31_s7 (
    .F(decode_RS2_31_10),
    .I0(decode_RS2_31_5),
    .I1(decode_RS2_5_9) 
);
defparam decode_RS2_31_s7.INIT=4'h4;
  LUT4 decode_RS2_30_s5 (
    .F(decode_RS2_30_8),
    .I0(n14918_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS2_30_s5.INIT=16'h4000;
  LUT3 decode_RS2_30_s6 (
    .F(decode_RS2_30_9),
    .I0(n14903_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS2_30_s6.INIT=8'h40;
  LUT2 decode_RS2_30_s7 (
    .F(decode_RS2_30_10),
    .I0(n14890_3),
    .I1(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_30_s7.INIT=4'h4;
  LUT2 decode_RS1_31_s5 (
    .F(decode_RS1_31_8),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_30_8) 
);
defparam decode_RS1_31_s5.INIT=4'h4;
  LUT3 decode_RS1_31_s7 (
    .F(decode_RS1_31_10),
    .I0(decode_RS1_31_5),
    .I1(decode_RS1_30_8),
    .I2(decode_RS1_30_9) 
);
defparam decode_RS1_31_s7.INIT=8'h01;
  LUT4 decode_RS1_30_s5 (
    .F(decode_RS1_30_8),
    .I0(n14912_3),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID),
    .I3(execute_to_memory_BYPASSABLE_MEMORY_STAGE) 
);
defparam decode_RS1_30_s5.INIT=16'h4000;
  LUT3 decode_RS1_30_s6 (
    .F(decode_RS1_30_9),
    .I0(n14897_3),
    .I1(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I2(writeBack_arbitration_isValid) 
);
defparam decode_RS1_30_s6.INIT=8'h40;
  LUT2 decode_RS1_30_s7 (
    .F(decode_RS1_30_10),
    .I0(n14884_3),
    .I1(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_30_s7.INIT=4'h4;
  LUT3 _zz_decode_RS2_1_31_s2 (
    .F(_zz_decode_RS2_1_31_5),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(_zz_decode_RS2_1_31_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_31_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_30_s2 (
    .F(_zz_decode_RS2_1_30_5),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(_zz_decode_RS2_1_30_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_30_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_29_s2 (
    .F(_zz_decode_RS2_1_29_5),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(_zz_decode_RS2_1_29_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_29_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_28_s2 (
    .F(_zz_decode_RS2_1_28_5),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(_zz_decode_RS2_1_28_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_28_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_27_s2 (
    .F(_zz_decode_RS2_1_27_5),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(_zz_decode_RS2_1_27_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_27_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_26_s2 (
    .F(_zz_decode_RS2_1_26_5),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(_zz_decode_RS2_1_26_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_26_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_25_s2 (
    .F(_zz_decode_RS2_1_25_5),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(_zz_decode_RS2_1_25_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_25_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_24_s2 (
    .F(_zz_decode_RS2_1_24_5),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(_zz_decode_RS2_1_24_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_24_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_23_s2 (
    .F(_zz_decode_RS2_1_23_5),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(_zz_decode_RS2_1_23_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_23_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_22_s2 (
    .F(_zz_decode_RS2_1_22_5),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(_zz_decode_RS2_1_22_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_22_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_21_s2 (
    .F(_zz_decode_RS2_1_21_5),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(_zz_decode_RS2_1_21_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_21_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_20_s2 (
    .F(_zz_decode_RS2_1_20_5),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(_zz_decode_RS2_1_20_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_20_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_19_s2 (
    .F(_zz_decode_RS2_1_19_5),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(_zz_decode_RS2_1_19_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_19_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_18_s2 (
    .F(_zz_decode_RS2_1_18_5),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(_zz_decode_RS2_1_18_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_18_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_17_s2 (
    .F(_zz_decode_RS2_1_17_5),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(_zz_decode_RS2_1_17_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_17_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_16_s2 (
    .F(_zz_decode_RS2_1_16_5),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(_zz_decode_RS2_1_16_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_16_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_15_s2 (
    .F(_zz_decode_RS2_1_15_5),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(_zz_decode_RS2_1_15_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_15_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_14_s2 (
    .F(_zz_decode_RS2_1_14_5),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(_zz_decode_RS2_1_14_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_14_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_13_s2 (
    .F(_zz_decode_RS2_1_13_5),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(_zz_decode_RS2_1_13_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_13_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_12_s2 (
    .F(_zz_decode_RS2_1_12_5),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(_zz_decode_RS2_1_12_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_12_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_11_s2 (
    .F(_zz_decode_RS2_1_11_5),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(_zz_decode_RS2_1_11_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_11_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_10_s2 (
    .F(_zz_decode_RS2_1_10_5),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(_zz_decode_RS2_1_10_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_10_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_9_s2 (
    .F(_zz_decode_RS2_1_9_5),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(_zz_decode_RS2_1_9_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_9_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_8_s2 (
    .F(_zz_decode_RS2_1_8_5),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(_zz_decode_RS2_1_8_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_8_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_7_s2 (
    .F(_zz_decode_RS2_1_7_5),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(_zz_decode_RS2_1_7_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_7_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_6_s2 (
    .F(_zz_decode_RS2_1_6_5),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(_zz_decode_RS2_1_6_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_6_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_5_s2 (
    .F(_zz_decode_RS2_1_5_5),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(_zz_decode_RS2_1_5_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_5_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_4_s2 (
    .F(_zz_decode_RS2_1_4_5),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(_zz_decode_RS2_1_4_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_4_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_3_s2 (
    .F(_zz_decode_RS2_1_3_5),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(_zz_decode_RS2_1_3_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_3_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_2_s2 (
    .F(_zz_decode_RS2_1_2_5),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(_zz_decode_RS2_1_2_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_2_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_1_s2 (
    .F(_zz_decode_RS2_1_1_5),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(_zz_decode_RS2_1_1_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_1_s2.INIT=8'h5C;
  LUT3 _zz_decode_RS2_1_0_s2 (
    .F(_zz_decode_RS2_1_0_5),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(_zz_decode_RS2_1_0_6),
    .I2(execute_to_memory_SHIFT_CTRL[1]) 
);
defparam _zz_decode_RS2_1_0_s2.INIT=8'h5C;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s4 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_7),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_20),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_11),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_12) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s4.INIT=16'hBBB0;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s5 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_8),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_13),
    .I1(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I3(n19216_4) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s5.INIT=16'h4000;
  LUT2 _zz_decode_RS2_2_31_s4 (
    .F(_zz_decode_RS2_2_31_7),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s4.INIT=4'h1;
  LUT4 _zz_decode_RS2_2_31_s5 (
    .F(_zz_decode_RS2_2_31_8),
    .I0(_zz_decode_RS2_2_31_10),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_30_7),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam _zz_decode_RS2_2_31_s5.INIT=16'h0B00;
  LUT4 _zz_decode_RS2_2_30_s4 (
    .F(_zz_decode_RS2_2_30_7),
    .I0(_zz_decode_RS2_2_31_10),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(_zz_decode_RS2_2_30_9),
    .I3(_zz_decode_RS2_2_30_10) 
);
defparam _zz_decode_RS2_2_30_s4.INIT=16'h4070;
  LUT4 _zz_decode_RS2_2_27_s5 (
    .F(_zz_decode_RS2_2_27_8),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(iBusWishbone_DAT_MISO_regNext[23]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_27_12) 
);
defparam _zz_decode_RS2_2_27_s5.INIT=16'hC0AF;
  LUT3 _zz_decode_RS2_2_27_s6 (
    .F(_zz_decode_RS2_2_27_9),
    .I0(_zz_decode_RS2_2_31_10),
    .I1(_zz_decode_RS2_2_30_10),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_27_s6.INIT=8'hAC;
  LUT3 _zz_decode_RS2_2_27_s8 (
    .F(_zz_decode_RS2_2_27_11),
    .I0(stageB_dataReadRsp_0[27]),
    .I1(iBusWishbone_DAT_MISO_regNext[27]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_27_s8.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_26_s4 (
    .F(_zz_decode_RS2_2_26_7),
    .I0(stageB_dataReadRsp_0[26]),
    .I1(iBusWishbone_DAT_MISO_regNext[26]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_26_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_25_s4 (
    .F(_zz_decode_RS2_2_25_7),
    .I0(stageB_dataReadRsp_0[25]),
    .I1(iBusWishbone_DAT_MISO_regNext[25]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_25_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_24_s3 (
    .F(_zz_decode_RS2_2_24_6),
    .I0(stageB_dataReadRsp_0[24]),
    .I1(iBusWishbone_DAT_MISO_regNext[24]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_24_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_23_s4 (
    .F(_zz_decode_RS2_2_23_7),
    .I0(stageB_dataReadRsp_0[23]),
    .I1(iBusWishbone_DAT_MISO_regNext[23]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_23_s4.INIT=16'hCA00;
  LUT3 _zz_decode_RS2_2_22_s4 (
    .F(_zz_decode_RS2_2_22_7),
    .I0(stageB_dataReadRsp_0[22]),
    .I1(iBusWishbone_DAT_MISO_regNext[22]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_22_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_22_s5 (
    .F(_zz_decode_RS2_2_22_8),
    .I0(writeBack_MulPlugin_result[54]),
    .I1(memory_to_writeBack_MUL_LOW[22]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_22_s5.INIT=16'hCA00;
  LUT3 _zz_decode_RS2_2_21_s4 (
    .F(_zz_decode_RS2_2_21_7),
    .I0(stageB_dataReadRsp_0[21]),
    .I1(iBusWishbone_DAT_MISO_regNext[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_21_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_20_s4 (
    .F(_zz_decode_RS2_2_20_7),
    .I0(stageB_dataReadRsp_0[20]),
    .I1(iBusWishbone_DAT_MISO_regNext[20]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_20_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_19_s4 (
    .F(_zz_decode_RS2_2_19_7),
    .I0(stageB_dataReadRsp_0[19]),
    .I1(iBusWishbone_DAT_MISO_regNext[19]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_19_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_18_s4 (
    .F(_zz_decode_RS2_2_18_7),
    .I0(stageB_dataReadRsp_0[18]),
    .I1(iBusWishbone_DAT_MISO_regNext[18]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_18_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_16_s3 (
    .F(_zz_decode_RS2_2_16_6),
    .I0(stageB_dataReadRsp_0[16]),
    .I1(iBusWishbone_DAT_MISO_regNext[16]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_16_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_15_s3 (
    .F(_zz_decode_RS2_2_15_6),
    .I0(writeBack_MulPlugin_result[47]),
    .I1(memory_to_writeBack_MUL_LOW[15]),
    .I2(_zz_decode_RS2_2_31_7),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_15_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_14_s3 (
    .F(_zz_decode_RS2_2_14_6),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(iBusWishbone_DAT_MISO_regNext[30]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_14_8) 
);
defparam _zz_decode_RS2_2_14_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_13_s3 (
    .F(_zz_decode_RS2_2_13_6),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(iBusWishbone_DAT_MISO_regNext[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_13_s3.INIT=16'h3500;
  LUT4 _zz_decode_RS2_2_13_s4 (
    .F(_zz_decode_RS2_2_13_7),
    .I0(stageB_dataReadRsp_0[13]),
    .I1(iBusWishbone_DAT_MISO_regNext[13]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_13_s4.INIT=16'h0305;
  LUT4 _zz_decode_RS2_2_12_s3 (
    .F(_zz_decode_RS2_2_12_6),
    .I0(iBusWishbone_DAT_MISO_regNext[28]),
    .I1(stageB_dataReadRsp_0[28]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_12_8) 
);
defparam _zz_decode_RS2_2_12_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_11_s3 (
    .F(_zz_decode_RS2_2_11_6),
    .I0(iBusWishbone_DAT_MISO_regNext[27]),
    .I1(stageB_dataReadRsp_0[27]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_11_8) 
);
defparam _zz_decode_RS2_2_11_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_10_s3 (
    .F(_zz_decode_RS2_2_10_6),
    .I0(iBusWishbone_DAT_MISO_regNext[26]),
    .I1(stageB_dataReadRsp_0[26]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_10_8) 
);
defparam _zz_decode_RS2_2_10_s3.INIT=16'h5F30;
  LUT3 _zz_decode_RS2_2_9_s3 (
    .F(_zz_decode_RS2_2_9_6),
    .I0(stageB_dataReadRsp_0[9]),
    .I1(iBusWishbone_DAT_MISO_regNext[9]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_9_s3.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_8_s3 (
    .F(_zz_decode_RS2_2_8_6),
    .I0(iBusWishbone_DAT_MISO_regNext[24]),
    .I1(stageB_dataReadRsp_0[24]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_8_8) 
);
defparam _zz_decode_RS2_2_8_s3.INIT=16'hC0AF;
  LUT4 _zz_decode_RS2_2_6_s3 (
    .F(_zz_decode_RS2_2_6_6),
    .I0(iBusWishbone_DAT_MISO_regNext[22]),
    .I1(stageB_dataReadRsp_0[22]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_6_7) 
);
defparam _zz_decode_RS2_2_6_s3.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_5_s3 (
    .F(_zz_decode_RS2_2_5_6),
    .I0(_zz_decode_RS2_2_13_6),
    .I1(_zz_decode_RS2_2_5_7),
    .I2(_zz_decode_RS2_2_5_8),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_5_s3.INIT=16'h0A03;
  LUT4 _zz_decode_RS2_2_4_s3 (
    .F(_zz_decode_RS2_2_4_6),
    .I0(stageB_dataReadRsp_0[4]),
    .I1(iBusWishbone_DAT_MISO_regNext[4]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_4_8) 
);
defparam _zz_decode_RS2_2_4_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_4_s4 (
    .F(_zz_decode_RS2_2_4_7),
    .I0(_zz_decode_RS2_2_20_7),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(_zz_decode_RS2_2_12_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_4_s4.INIT=16'hF0BB;
  LUT4 _zz_decode_RS2_2_3_s3 (
    .F(_zz_decode_RS2_2_3_6),
    .I0(stageB_dataReadRsp_0[3]),
    .I1(iBusWishbone_DAT_MISO_regNext[3]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(_zz_decode_RS2_2_4_8) 
);
defparam _zz_decode_RS2_2_3_s3.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_3_s4 (
    .F(_zz_decode_RS2_2_3_7),
    .I0(_zz_decode_RS2_2_19_7),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I2(_zz_decode_RS2_2_11_6),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_3_s4.INIT=16'hF0BB;
  LUT3 _zz_decode_RS2_2_2_s3 (
    .F(_zz_decode_RS2_2_2_6),
    .I0(_zz_decode_RS2_2_2_7),
    .I1(_zz_decode_RS2_2_18_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_2_s3.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_1_s3 (
    .F(_zz_decode_RS2_2_1_6),
    .I0(_zz_decode_RS2_2_17_8),
    .I1(_zz_decode_RS2_2_25_7),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_1_s3.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_1_s4 (
    .F(_zz_decode_RS2_2_1_7),
    .I0(iBusWishbone_DAT_MISO_regNext[9]),
    .I1(stageB_dataReadRsp_0[9]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(_zz_decode_RS2_2_1_8) 
);
defparam _zz_decode_RS2_2_1_s4.INIT=16'h5F30;
  LUT4 _zz_decode_RS2_2_0_s3 (
    .F(_zz_decode_RS2_2_0_6),
    .I0(iBusWishbone_DAT_MISO_regNext[16]),
    .I1(stageB_dataReadRsp_0[16]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(_zz_decode_RS2_2_0_7) 
);
defparam _zz_decode_RS2_2_0_s3.INIT=16'hC0AF;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s4 (
    .F(IBusCachedPlugin_fetchPc_output_fire_7),
    .I0(IBusCachedPlugin_fetchPc_output_fire_13),
    .I1(IBusCachedPlugin_fetchPc_output_fire_14),
    .I2(IBusCachedPlugin_fetchPc_output_fire_15),
    .I3(IBusCachedPlugin_fetchPc_output_fire_16) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s4.INIT=16'hF400;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s5 (
    .F(IBusCachedPlugin_fetchPc_output_fire_8),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_fetchPc_output_fire_17),
    .I2(IBusCachedPlugin_fetchPc_output_fire_18),
    .I3(IBusCachedPlugin_fetchPc_output_fire_19) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s5.INIT=16'hF800;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s6 (
    .F(IBusCachedPlugin_fetchPc_output_fire_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_fetchPc_output_fire_20),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_21) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s6.INIT=16'h5C00;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s7 (
    .F(IBusCachedPlugin_fetchPc_output_fire_10),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(DBusCachedPlugin_exceptionBus_valid),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I3(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s7.INIT=16'h0100;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s8 (
    .F(IBusCachedPlugin_fetchPc_output_fire_11),
    .I0(n18807_5),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .I2(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s8.INIT=8'hE0;
  LUT2 IBusCachedPlugin_fetchPc_output_fire_s9 (
    .F(IBusCachedPlugin_fetchPc_output_fire_12),
    .I0(IBusCachedPlugin_fetchPc_output_fire_22),
    .I1(n24511_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s9.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_31_8),
    .I0(IBusCachedPlugin_fetchPc_pc_31_12),
    .I1(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[30]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s5.INIT=16'h8000;
  LUT2 IBusCachedPlugin_fetchPc_pc_31_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_31_10),
    .I0(IBusCachedPlugin_fetchPc_pc_25_9),
    .I1(IBusCachedPlugin_fetchPc_pc_25_14) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s7.INIT=4'h1;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_31_11),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[31]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s8.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_30_7),
    .I0(IBusCachedPlugin_fetchPc_pc_30_11),
    .I1(IBusCachedPlugin_fetchPc_pc_31_13),
    .I2(IBusCachedPlugin_fetchPc_pc_30_12),
    .I3(IBusCachedPlugin_fetchPc_pc_30_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_30_9),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[30]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s6.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_30_10),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[30]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_14),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s7.INIT=16'h0777;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_29_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I2(IBusCachedPlugin_fetchPc_pc_27_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_29_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[29]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s5.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_29_9),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[29]),
    .I2(IBusCachedPlugin_fetchPc_pc_29_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s6.INIT=16'h0777;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_28_7),
    .I0(IBusCachedPlugin_fetchPc_pc_28_9),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_11),
    .I3(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_28_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_28_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[28]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s5.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_27_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[26]) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_27_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[27]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s5.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_27_9),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[27]),
    .I2(IBusCachedPlugin_fetchPc_pc_27_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s6.INIT=16'h0777;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_26_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[25]) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_26_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[26]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s5.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_26_9),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[26]),
    .I2(IBusCachedPlugin_fetchPc_pc_26_10),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s6.INIT=16'h0777;
  LUT3 IBusCachedPlugin_fetchPc_pc_25_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_25_7),
    .I0(CsrPlugin_mepc[25]),
    .I1(CsrPlugin_mtvec_base[23]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s4.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_25_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[25]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s5.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_25_9),
    .I0(when_CsrPlugin_l1390_4),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(n17845_7),
    .I3(CsrPlugin_hadException) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s6.INIT=16'h000D;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_25_10),
    .I0(IBusCachedPlugin_fetchPc_pc_25_12),
    .I1(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_13),
    .I3(IBusCachedPlugin_fetchPc_pcReg[25]) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s7.INIT=16'h807F;
  LUT4 IBusCachedPlugin_fetchPc_pc_24_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_24_6),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[24]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s3.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_24_7),
    .I0(CsrPlugin_mepc[24]),
    .I1(CsrPlugin_mtvec_base[22]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s4.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_24_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_24_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[23]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I2(IBusCachedPlugin_fetchPc_pc_30_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_24_s5.INIT=8'h93;
  LUT4 IBusCachedPlugin_fetchPc_pc_23_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_23_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[23]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_23_s4.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_22_8),
    .I0(IBusCachedPlugin_fetchPc_pc_30_11),
    .I1(IBusCachedPlugin_fetchPc_pc_31_13),
    .I2(IBusCachedPlugin_fetchPc_pc_30_12),
    .I3(IBusCachedPlugin_fetchPc_pc_22_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_21_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_11),
    .I2(IBusCachedPlugin_fetchPc_pc_31_13),
    .I3(IBusCachedPlugin_fetchPc_pc_30_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_21_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_21_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[21]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_21_s5.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_20_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_20_7),
    .I0(IBusCachedPlugin_fetchPc_pc_30_11),
    .I1(IBusCachedPlugin_fetchPc_pc_31_13),
    .I2(IBusCachedPlugin_fetchPc_pc_30_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_20_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_20_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[20]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_20_s5.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_19_6),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_13),
    .I3(IBusCachedPlugin_fetchPc_pc_30_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s3.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_19_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[19]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s4.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_19_8),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(memory_to_writeBack_PC[19]),
    .I2(IBusCachedPlugin_fetchPc_pc_19_9),
    .I3(IBusCachedPlugin_fetchPc_pc_31_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s5.INIT=16'h0777;
  LUT3 IBusCachedPlugin_fetchPc_pc_18_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_18_6),
    .I0(CsrPlugin_mepc[18]),
    .I1(CsrPlugin_mtvec_base[16]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s3.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_18_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[18]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s4.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_18_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_18_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_13),
    .I2(IBusCachedPlugin_fetchPc_pc_30_12),
    .I3(IBusCachedPlugin_fetchPc_pcReg[18]) 
);
defparam IBusCachedPlugin_fetchPc_pc_18_s5.INIT=16'h807F;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_17_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[17]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s5.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_16_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_16_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s4.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_16_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_16_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[16]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_16_s5.INIT=16'hF0BB;
  LUT2 IBusCachedPlugin_fetchPc_pc_15_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_15_7),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s4.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_15_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_15_8),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[15]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_15_s5.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_14_s3 (
    .F(IBusCachedPlugin_fetchPc_pc_14_6),
    .I0(CsrPlugin_mepc[14]),
    .I1(CsrPlugin_mtvec_base[12]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s3.INIT=8'h35;
  LUT4 IBusCachedPlugin_fetchPc_pc_14_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_14_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[14]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s4.INIT=16'hF0BB;
  LUT2 IBusCachedPlugin_fetchPc_pc_14_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_14_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_14_s5.INIT=4'h6;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s5 (
    .F(IBusCachedPlugin_fetchPc_pc_13_8),
    .I0(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I3(IBusCachedPlugin_fetchPc_pc_9_12) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s5.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_13_9),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[13]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s6.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_12_s4 (
    .F(IBusCachedPlugin_fetchPc_pc_12_7),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[12]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_12_s4.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_11_12),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[11]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s9.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_10_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_10_12),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[10]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s9.INIT=16'h0F77;
  LUT2 IBusCachedPlugin_fetchPc_pc_9_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_9_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I1(IBusCachedPlugin_fetchPc_pc_8_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s9.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_8_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[7]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s8.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_8_12),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[8]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s9.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_7_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_7_12),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[7]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s9.INIT=16'hF0BB;
  LUT3 IBusCachedPlugin_fetchPc_pc_6_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_6_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .I1(IBusCachedPlugin_fetchPc_pc_6_11),
    .I2(IBusCachedPlugin_fetchPc_pc_31_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s7.INIT=8'h5C;
  LUT3 IBusCachedPlugin_fetchPc_pc_5_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_5_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_5_11),
    .I2(IBusCachedPlugin_fetchPc_pc_31_17) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s7.INIT=8'h5C;
  LUT4 IBusCachedPlugin_fetchPc_pc_4_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_4_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[4]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s7.INIT=16'hF0BB;
  LUT2 IBusCachedPlugin_fetchPc_pc_3_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_3_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s6.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_3_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_3_10),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[3]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_3_s7.INIT=16'hF0BB;
  LUT4 IBusCachedPlugin_fetchPc_pc_2_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_2_9),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(execute_to_memory_BRANCH_CALC[2]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_2_s6.INIT=16'hF0BB;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_30_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_30_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[30]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[30]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_30_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_29_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_29_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[29]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[29]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_29_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_28_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_28_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[28]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[28]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_28_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_25_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_25_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[25]),
    .I2(CsrPlugin_mepc[25]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_25_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_23_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_23_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[23]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[23]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_23_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_21_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_21_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[21]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[21]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_21_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_20_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_20_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[20]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[20]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_20_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_19_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_19_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[19]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[19]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_19_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_18_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_18_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[18]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[18]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_18_s2.INIT=16'h0777;
  LUT4 _zz_CsrPlugin_csrMapping_writeDataSignal_16_s2 (
    .F(_zz_CsrPlugin_csrMapping_writeDataSignal_16_5),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[16]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[16]) 
);
defparam _zz_CsrPlugin_csrMapping_writeDataSignal_16_s2.INIT=16'h0777;
  LUT2 iBus_cmd_ready_s2 (
    .F(iBus_cmd_ready_5),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam iBus_cmd_ready_s2.INIT=4'h1;
  LUT3 n24511_s2 (
    .F(n24511_5),
    .I0(IBusCachedPlugin_fetchPc_output_fire_10),
    .I1(n17813_4),
    .I2(IBusCachedPlugin_fetchPc_output_fire_22) 
);
defparam n24511_s2.INIT=8'h10;
  LUT4 n24511_s3 (
    .F(n24511_6),
    .I0(lineLoader_flushPending_9),
    .I1(_zz_when_InstructionCache_l342),
    .I2(lineLoader_flushCounter[7]),
    .I3(n24511_9) 
);
defparam n24511_s3.INIT=16'h4000;
  LUT3 n19345_s3 (
    .F(n19345_6),
    .I0(execute_RS1[28]),
    .I1(execute_RS1[27]),
    .I2(n19348_7) 
);
defparam n19345_s3.INIT=8'h10;
  LUT4 n19345_s4 (
    .F(n19345_7),
    .I0(execute_RS1[22]),
    .I1(execute_RS1[21]),
    .I2(n19354_6),
    .I3(n19354_5) 
);
defparam n19345_s4.INIT=16'h1000;
  LUT3 n19350_s2 (
    .F(n19350_5),
    .I0(execute_RS1[25]),
    .I1(execute_RS1[24]),
    .I2(execute_RS1[23]) 
);
defparam n19350_s2.INIT=8'h01;
  LUT4 n19354_s2 (
    .F(n19354_5),
    .I0(execute_RS1[20]),
    .I1(execute_RS1[11]),
    .I2(n19354_7),
    .I3(n19355_6) 
);
defparam n19354_s2.INIT=16'h1000;
  LUT4 n19354_s3 (
    .F(n19354_6),
    .I0(execute_RS1[10]),
    .I1(execute_RS1[9]),
    .I2(n19354_8),
    .I3(n19354_9) 
);
defparam n19354_s3.INIT=16'h1000;
  LUT4 n19355_s3 (
    .F(n19355_6),
    .I0(execute_RS1[19]),
    .I1(execute_RS1[18]),
    .I2(execute_RS1[17]),
    .I3(n19357_5) 
);
defparam n19355_s3.INIT=16'h0100;
  LUT3 n19357_s2 (
    .F(n19357_5),
    .I0(execute_RS1[16]),
    .I1(execute_RS1[15]),
    .I2(execute_RS1[14]) 
);
defparam n19357_s2.INIT=8'h01;
  LUT2 n19357_s3 (
    .F(n19357_6),
    .I0(execute_RS1[18]),
    .I1(execute_RS1[17]) 
);
defparam n19357_s3.INIT=4'h1;
  LUT3 n19371_s2 (
    .F(n19371_5),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[2]),
    .I2(execute_RS1[0]) 
);
defparam n19371_s2.INIT=8'h01;
  LUT4 n19646_s4 (
    .F(n19646_7),
    .I0(execute_RS2[26]),
    .I1(n19631_9),
    .I2(n19646_9),
    .I3(n19646_10) 
);
defparam n19646_s4.INIT=16'h4000;
  LUT4 n19646_s5 (
    .F(n19646_8),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[16]),
    .I2(n19646_11),
    .I3(n19646_12) 
);
defparam n19646_s5.INIT=16'h1000;
  LUT4 n20605_s6 (
    .F(n20605_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[22]) 
);
defparam n20605_s6.INIT=16'h0100;
  LUT2 n20616_s6 (
    .F(n20616_9),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]) 
);
defparam n20616_s6.INIT=4'h1;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_6),
    .I0(n23_3),
    .I1(n27_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_11) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s3.INIT=16'hFA0C;
  LUT2 _zz_execute_SHIFT_RIGHT_1_6_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_8),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s5.INIT=4'h4;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_9),
    .I0(n19_3),
    .I1(n15_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_13) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s6.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_10),
    .I0(n9_3),
    .I1(n7_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s7.INIT=16'hF503;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s2.INIT=8'hAC;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_12) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s3.INIT=16'h3533;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_7),
    .I0(n12_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_7_10) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s4.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_8),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_7_12) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s5.INIT=16'hFA03;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I0(n23_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s3.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_8_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_7),
    .I0(n19_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s4.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_8),
    .I0(n9_3),
    .I1(n13_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_8_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s5.INIT=16'hF503;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I0(n24_3),
    .I1(n22_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s2.INIT=8'h53;
  LUT3 _zz_execute_SHIFT_RIGHT_1_9_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_6),
    .I0(n20_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s3.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_7),
    .I0(n10_3),
    .I1(n14_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_9_8) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s4.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_5),
    .I0(n21_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s2.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_6),
    .I0(n15_3),
    .I1(n11_4),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_10_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s3.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_5),
    .I0(n22_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s2.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_6),
    .I0(n12_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_11_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s3.INIT=16'hF50C;
  LUT4 _zz_execute_SHIFT_RIGHT_1_12_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_5),
    .I0(n13_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_12_8) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s2.INIT=16'hF503;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s3.INIT=8'h35;
  LUT2 _zz_execute_SHIFT_RIGHT_1_12_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_7),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s4.INIT=4'h1;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_5),
    .I0(n14_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_13_7) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s2.INIT=16'hF503;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_6),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s3.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_20_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_20_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_6),
    .I1(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_20_s1.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_21_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_21_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_9_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_21_s1.INIT=16'h0CFA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_24_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_24_5),
    .I0(n27_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s2.INIT=16'hFA0C;
  LUT3 _zz_execute_SHIFT_RIGHT_1_25_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_25_4),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s1.INIT=8'h35;
  LUT4 _zz_execute_SHIFT_RIGHT_1_25_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_25_5),
    .I0(n28_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s2.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_26_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_26_4),
    .I0(n29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s1.INIT=16'h305F;
  LUT3 _zz_execute_SHIFT_RIGHT_1_27_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_4),
    .I0(n30_3),
    .I1(n28_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s1.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_27_5),
    .I0(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s2.INIT=16'h3335;
  LUT3 CsrPlugin_pipelineLiberator_pcValids_0_s4 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_8),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_arbitration_isValid),
    .I2(decode_to_execute_IS_CSR) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s4.INIT=8'hE0;
  LUT3 CsrPlugin_pipelineLiberator_pcValids_0_s5 (
    .F(CsrPlugin_pipelineLiberator_pcValids_0_9),
    .I0(stageB_flusher_waitDone),
    .I1(decode_to_execute_MEMORY_MANAGMENT),
    .I2(dataCache_1_io_cpu_execute_refilling) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_0_s5.INIT=8'h0B;
  LUT2 decode_REGFILE_WRITE_VALID_s4 (
    .F(decode_REGFILE_WRITE_VALID_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[11]) 
);
defparam decode_REGFILE_WRITE_VALID_s4.INIT=4'h1;
  LUT2 n20176_s3 (
    .F(n20176_6),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]) 
);
defparam n20176_s3.INIT=4'h1;
  LUT4 n19631_s5 (
    .F(n19631_9),
    .I0(execute_RS2[5]),
    .I1(execute_RS2[4]),
    .I2(execute_RS2[3]),
    .I3(execute_RS2[2]) 
);
defparam n19631_s5.INIT=16'h0001;
  LUT4 n19619_s5 (
    .F(n19619_9),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[10]),
    .I2(execute_RS2[9]),
    .I3(n19621_8) 
);
defparam n19619_s5.INIT=16'h0100;
  LUT3 n19616_s5 (
    .F(n19616_9),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[19]),
    .I2(execute_RS2[18]) 
);
defparam n19616_s5.INIT=8'h01;
  LUT4 n19610_s5 (
    .F(n19610_9),
    .I0(n19611_8),
    .I1(n19616_9),
    .I2(n19619_9),
    .I3(n19610_12) 
);
defparam n19610_s5.INIT=16'h8000;
  LUT2 _zz_memory_DivPlugin_div_result_3_10_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_10_11),
    .I0(_zz_memory_DivPlugin_div_result_3_8_9),
    .I1(_zz_memory_DivPlugin_div_result_3_9_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_10_s6.INIT=4'h1;
  LUT2 _zz_memory_DivPlugin_div_result_3_13_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_13_11),
    .I0(_zz_memory_DivPlugin_div_result_3_11_9),
    .I1(_zz_memory_DivPlugin_div_result_3_12_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_13_s6.INIT=4'h1;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s485 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_583),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_601),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_689) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s485.INIT=16'h00FE;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s486 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_584),
    .I0(_zz_execute_SRC1[12]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_691) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s486.INIT=16'h00F8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s487 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_585),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_606),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_608) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s487.INIT=16'h0007;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s488 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_586),
    .I0(_zz_execute_SRC1[25]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I3(_zz_execute_SRC1[31]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s488.INIT=16'h7077;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s489 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_587),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s489.INIT=16'h0440;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s490 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_588),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_613),
    .I1(_zz_execute_SRC1[9]),
    .I2(_zz_execute_SRC1[22]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_614) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s490.INIT=16'hBB0F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s491 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_589),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I1(_zz_execute_SRC1_0_10),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_687) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s491.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s492 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_590),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I1(_zz_execute_SRC1[19]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_619),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_620) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s492.INIT=16'hB0BB;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s493 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_591),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_675),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_623) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s493.INIT=8'h35;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s494 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_592),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_624),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_625) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s494.INIT=4'h1;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s495 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_593),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_693),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_8) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s495.INIT=16'hFBA8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s496 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_594),
    .I0(_zz_execute_SRC1_3_9),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_685) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s496.INIT=16'h00F8;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s497 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_595),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_631),
    .I1(_zz_execute_SRC1_4_9),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I3(_zz_execute_SRC1[8]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s497.INIT=16'hB0BB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s498 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_596),
    .I0(_zz_execute_SRC1[6]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_633),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_634),
    .I3(_zz_execute_SRC1[10]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s498.INIT=16'h7077;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s500 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_598),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(n14757_38),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_635),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_636) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s500.INIT=16'hBBB0;
  LUT4 _zz_execute_SHIFT_RIGHT_1_1_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_1_9),
    .I0(n4_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_1_s2.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_2_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_2_9),
    .I0(n5_3),
    .I1(n9_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_2_s2.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_8),
    .I0(n4_3),
    .I1(n8_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SHIFT_RIGHT_1_3_9) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s1.INIT=16'hF503;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_9),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(n5_3),
    .I2(_zz_execute_SHIFT_RIGHT_1_4_10),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s2.INIT=16'h0FEE;
  LUT4 _zz_execute_SHIFT_RIGHT_1_5_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_5_9),
    .I0(n8_3),
    .I1(n6_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_5_s2.INIT=16'hF503;
  LUT3 toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s4 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_8),
    .I0(_zz_dBusWishbone_ADR_0[0]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(_zz_dBusWishbone_ADR[2]) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready_s4.INIT=8'h80;
  LUT2 execute_BRANCH_DO_s6 (
    .F(execute_BRANCH_DO_9),
    .I0(decode_to_execute_INSTRUCTION[12]),
    .I1(decode_to_execute_INSTRUCTION[14]) 
);
defparam execute_BRANCH_DO_s6.INIT=4'h8;
  LUT2 _zz_decode_RS2_30_s6 (
    .F(_zz_decode_RS2_30_9),
    .I0(decode_to_execute_ALU_CTRL[0]),
    .I1(decode_to_execute_ALU_CTRL[1]) 
);
defparam _zz_decode_RS2_30_s6.INIT=4'h9;
  LUT4 _zz_decode_RS2_12_s6 (
    .F(_zz_decode_RS2_12_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[12]),
    .I2(execute_CsrPlugin_csr_3008),
    .I3(_zz_CsrPlugin_csrMapping_readDataInit[12]) 
);
defparam _zz_decode_RS2_12_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s6 (
    .F(_zz_decode_RS2_3_9),
    .I0(execute_CsrPlugin_csr_835),
    .I1(CsrPlugin_mtval[3]),
    .I2(CsrPlugin_mepc[3]),
    .I3(execute_CsrPlugin_csr_833) 
);
defparam _zz_decode_RS2_3_s6.INIT=16'h0777;
  LUT4 _zz_decode_RS2_3_s7 (
    .F(_zz_decode_RS2_3_10),
    .I0(execute_CsrPlugin_csr_3008),
    .I1(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .I2(CsrPlugin_mip_MSIP),
    .I3(execute_CsrPlugin_csr_836) 
);
defparam _zz_decode_RS2_3_s7.INIT=16'h0777;
  LUT3 _zz_decode_RS2_1_31_s3 (
    .F(_zz_decode_RS2_1_31_6),
    .I0(execute_to_memory_SHIFT_RIGHT[0]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_31_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_30_s3 (
    .F(_zz_decode_RS2_1_30_6),
    .I0(execute_to_memory_SHIFT_RIGHT[1]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_30_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_29_s3 (
    .F(_zz_decode_RS2_1_29_6),
    .I0(execute_to_memory_SHIFT_RIGHT[2]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_29_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_28_s3 (
    .F(_zz_decode_RS2_1_28_6),
    .I0(execute_to_memory_SHIFT_RIGHT[3]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_28_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_27_s3 (
    .F(_zz_decode_RS2_1_27_6),
    .I0(execute_to_memory_SHIFT_RIGHT[4]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_27_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_26_s3 (
    .F(_zz_decode_RS2_1_26_6),
    .I0(execute_to_memory_SHIFT_RIGHT[5]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_26_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_25_s3 (
    .F(_zz_decode_RS2_1_25_6),
    .I0(execute_to_memory_SHIFT_RIGHT[6]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_25_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_24_s3 (
    .F(_zz_decode_RS2_1_24_6),
    .I0(execute_to_memory_SHIFT_RIGHT[7]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_24_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_23_s3 (
    .F(_zz_decode_RS2_1_23_6),
    .I0(execute_to_memory_SHIFT_RIGHT[8]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_23_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_22_s3 (
    .F(_zz_decode_RS2_1_22_6),
    .I0(execute_to_memory_SHIFT_RIGHT[9]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_22_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_21_s3 (
    .F(_zz_decode_RS2_1_21_6),
    .I0(execute_to_memory_SHIFT_RIGHT[10]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_21_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_20_s3 (
    .F(_zz_decode_RS2_1_20_6),
    .I0(execute_to_memory_SHIFT_RIGHT[11]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_20_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_19_s3 (
    .F(_zz_decode_RS2_1_19_6),
    .I0(execute_to_memory_SHIFT_RIGHT[12]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_19_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_18_s3 (
    .F(_zz_decode_RS2_1_18_6),
    .I0(execute_to_memory_SHIFT_RIGHT[13]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_18_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_17_s3 (
    .F(_zz_decode_RS2_1_17_6),
    .I0(execute_to_memory_SHIFT_RIGHT[14]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_17_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_16_s3 (
    .F(_zz_decode_RS2_1_16_6),
    .I0(execute_to_memory_SHIFT_RIGHT[15]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_16_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_15_s3 (
    .F(_zz_decode_RS2_1_15_6),
    .I0(execute_to_memory_SHIFT_RIGHT[16]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_15_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_14_s3 (
    .F(_zz_decode_RS2_1_14_6),
    .I0(execute_to_memory_SHIFT_RIGHT[17]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_14_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_13_s3 (
    .F(_zz_decode_RS2_1_13_6),
    .I0(execute_to_memory_SHIFT_RIGHT[18]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_13_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_12_s3 (
    .F(_zz_decode_RS2_1_12_6),
    .I0(execute_to_memory_SHIFT_RIGHT[19]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_12_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_11_s3 (
    .F(_zz_decode_RS2_1_11_6),
    .I0(execute_to_memory_SHIFT_RIGHT[20]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_11_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_10_s3 (
    .F(_zz_decode_RS2_1_10_6),
    .I0(execute_to_memory_SHIFT_RIGHT[21]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_10_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_9_s3 (
    .F(_zz_decode_RS2_1_9_6),
    .I0(execute_to_memory_SHIFT_RIGHT[22]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_9_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_8_s3 (
    .F(_zz_decode_RS2_1_8_6),
    .I0(execute_to_memory_SHIFT_RIGHT[23]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_8_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_7_s3 (
    .F(_zz_decode_RS2_1_7_6),
    .I0(execute_to_memory_SHIFT_RIGHT[24]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_7_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_6_s3 (
    .F(_zz_decode_RS2_1_6_6),
    .I0(execute_to_memory_SHIFT_RIGHT[25]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_6_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_5_s3 (
    .F(_zz_decode_RS2_1_5_6),
    .I0(execute_to_memory_SHIFT_RIGHT[26]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_5_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_4_s3 (
    .F(_zz_decode_RS2_1_4_6),
    .I0(execute_to_memory_SHIFT_RIGHT[27]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_4_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_3_s3 (
    .F(_zz_decode_RS2_1_3_6),
    .I0(execute_to_memory_SHIFT_RIGHT[28]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_3_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_2_s3 (
    .F(_zz_decode_RS2_1_2_6),
    .I0(execute_to_memory_SHIFT_RIGHT[29]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_2_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_1_s3 (
    .F(_zz_decode_RS2_1_1_6),
    .I0(execute_to_memory_SHIFT_RIGHT[30]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_1_s3.INIT=8'h53;
  LUT3 _zz_decode_RS2_1_0_s3 (
    .F(_zz_decode_RS2_1_0_6),
    .I0(execute_to_memory_SHIFT_RIGHT[31]),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(execute_to_memory_SHIFT_CTRL[0]) 
);
defparam _zz_decode_RS2_1_0_s3.INIT=8'h53;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s6 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_9),
    .I0(n14933_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_15),
    .I2(n14918_3),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_16) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s6.INIT=16'hB0BB;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s8 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_11),
    .I0(n14927_3),
    .I1(decode_INSTRUCTION_ANTICIPATED_24_15),
    .I2(n14912_3),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_16) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s8.INIT=16'hB0BB;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s9 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_12),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_17),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(decode_INSTRUCTION_ANTICIPATED_24_18) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s9.INIT=16'h00F4;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s10 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_13),
    .I0(decode_to_execute_ENV_CTRL[1]),
    .I1(decode_to_execute_ENV_CTRL[0]),
    .I2(execute_arbitration_isValid) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s10.INIT=8'h40;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s11 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_14),
    .I0(execute_to_memory_ENV_CTRL[1]),
    .I1(execute_to_memory_ENV_CTRL[0]),
    .I2(memory_arbitration_isValid),
    .I3(n17845_7) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s11.INIT=16'h00BF;
  LUT3 _zz_decode_RS2_2_31_s7 (
    .F(_zz_decode_RS2_2_31_10),
    .I0(stageB_dataReadRsp_0[31]),
    .I1(iBusWishbone_DAT_MISO_regNext[31]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_31_s7.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_30_s6 (
    .F(_zz_decode_RS2_2_30_9),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(stageB_request_size[1]),
    .I2(stageB_request_size[0]) 
);
defparam _zz_decode_RS2_2_30_s6.INIT=8'h10;
  LUT3 _zz_decode_RS2_2_30_s7 (
    .F(_zz_decode_RS2_2_30_10),
    .I0(stageB_dataReadRsp_0[15]),
    .I1(iBusWishbone_DAT_MISO_regNext[15]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_30_s7.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_30_s8 (
    .F(_zz_decode_RS2_2_30_11),
    .I0(stageB_dataReadRsp_0[30]),
    .I1(iBusWishbone_DAT_MISO_regNext[30]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_30_s8.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_29_s4 (
    .F(_zz_decode_RS2_2_29_7),
    .I0(stageB_dataReadRsp_0[29]),
    .I1(iBusWishbone_DAT_MISO_regNext[29]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_29_s4.INIT=8'h35;
  LUT3 _zz_decode_RS2_2_28_s4 (
    .F(_zz_decode_RS2_2_28_7),
    .I0(stageB_dataReadRsp_0[28]),
    .I1(iBusWishbone_DAT_MISO_regNext[28]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_28_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_27_s9 (
    .F(_zz_decode_RS2_2_27_12),
    .I0(iBusWishbone_DAT_MISO_regNext[7]),
    .I1(stageB_dataReadRsp_0[7]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_27_s9.INIT=16'hF503;
  LUT3 _zz_decode_RS2_2_17_s5 (
    .F(_zz_decode_RS2_2_17_8),
    .I0(stageB_dataReadRsp_0[17]),
    .I1(iBusWishbone_DAT_MISO_regNext[17]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_17_s5.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_14_s5 (
    .F(_zz_decode_RS2_2_14_8),
    .I0(stageB_dataReadRsp_0[14]),
    .I1(iBusWishbone_DAT_MISO_regNext[14]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_14_s5.INIT=16'h03F5;
  LUT4 _zz_decode_RS2_2_12_s5 (
    .F(_zz_decode_RS2_2_12_8),
    .I0(iBusWishbone_DAT_MISO_regNext[12]),
    .I1(stageB_dataReadRsp_0[12]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_12_s5.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_11_s5 (
    .F(_zz_decode_RS2_2_11_8),
    .I0(iBusWishbone_DAT_MISO_regNext[11]),
    .I1(stageB_dataReadRsp_0[11]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_11_s5.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_10_s5 (
    .F(_zz_decode_RS2_2_10_8),
    .I0(iBusWishbone_DAT_MISO_regNext[10]),
    .I1(stageB_dataReadRsp_0[10]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_10_s5.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_8_s5 (
    .F(_zz_decode_RS2_2_8_8),
    .I0(stageB_dataReadRsp_0[8]),
    .I1(iBusWishbone_DAT_MISO_regNext[8]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_8_s5.INIT=16'h03F5;
  LUT4 _zz_decode_RS2_2_6_s4 (
    .F(_zz_decode_RS2_2_6_7),
    .I0(iBusWishbone_DAT_MISO_regNext[6]),
    .I1(stageB_dataReadRsp_0[6]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_6_s4.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_5_s4 (
    .F(_zz_decode_RS2_2_5_7),
    .I0(stageB_dataReadRsp_0[21]),
    .I1(iBusWishbone_DAT_MISO_regNext[21]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_5_s4.INIT=16'hCA00;
  LUT4 _zz_decode_RS2_2_5_s5 (
    .F(_zz_decode_RS2_2_5_8),
    .I0(stageB_dataReadRsp_0[5]),
    .I1(iBusWishbone_DAT_MISO_regNext[5]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_5_s5.INIT=16'h0C0A;
  LUT2 _zz_decode_RS2_2_4_s5 (
    .F(_zz_decode_RS2_2_4_8),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I1(memory_to_writeBack_REGFILE_WRITE_DATA[0]) 
);
defparam _zz_decode_RS2_2_4_s5.INIT=4'h1;
  LUT3 _zz_decode_RS2_2_2_s4 (
    .F(_zz_decode_RS2_2_2_7),
    .I0(stageB_dataReadRsp_0[2]),
    .I1(iBusWishbone_DAT_MISO_regNext[2]),
    .I2(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_2_s4.INIT=8'h35;
  LUT4 _zz_decode_RS2_2_1_s5 (
    .F(_zz_decode_RS2_2_1_8),
    .I0(iBusWishbone_DAT_MISO_regNext[1]),
    .I1(stageB_dataReadRsp_0[1]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_1_s5.INIT=16'hF503;
  LUT4 _zz_decode_RS2_2_0_s4 (
    .F(_zz_decode_RS2_2_0_7),
    .I0(stageB_dataReadRsp_0[0]),
    .I1(iBusWishbone_DAT_MISO_regNext[0]),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_0_s4.INIT=16'h03F5;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s10 (
    .F(IBusCachedPlugin_fetchPc_output_fire_13),
    .I0(IBusCachedPlugin_fetchPc_output_fire_23),
    .I1(n20628_8),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s10.INIT=16'h3AF7;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s11 (
    .F(IBusCachedPlugin_fetchPc_output_fire_14),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I1(IBusCachedPlugin_fetchPc_output_fire_24),
    .I2(n20176_5),
    .I3(decode_REGFILE_WRITE_VALID_6) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s11.INIT=16'h4000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s12 (
    .F(IBusCachedPlugin_fetchPc_output_fire_15),
    .I0(IBusCachedPlugin_fetchPc_output_fire_25),
    .I1(_zz__zz_decode_IS_RS2_SIGNED_15_7),
    .I2(IBusCachedPlugin_fetchPc_output_fire_26),
    .I3(IBusCachedPlugin_fetchPc_output_fire_27) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s12.INIT=16'hF400;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s13 (
    .F(IBusCachedPlugin_fetchPc_output_fire_16),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[31]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s13.INIT=8'h01;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s14 (
    .F(IBusCachedPlugin_fetchPc_output_fire_17),
    .I0(IBusCachedPlugin_fetchPc_output_fire_28),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s14.INIT=16'hC200;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s15 (
    .F(IBusCachedPlugin_fetchPc_output_fire_18),
    .I0(IBusCachedPlugin_fetchPc_output_fire_29),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_fetchPc_output_fire_30),
    .I3(IBusCachedPlugin_fetchPc_output_fire_31) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s15.INIT=16'hE800;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s16 (
    .F(IBusCachedPlugin_fetchPc_output_fire_19),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s16.INIT=8'h40;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s17 (
    .F(IBusCachedPlugin_fetchPc_output_fire_20),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s17.INIT=16'hE00B;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s18 (
    .F(IBusCachedPlugin_fetchPc_output_fire_21),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s18.INIT=16'h4000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s19 (
    .F(IBusCachedPlugin_fetchPc_output_fire_22),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_output_fire_40),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9),
    .I3(IBusCachedPlugin_fetchPc_booted) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s19.INIT=16'hE000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_31_12),
    .I0(IBusCachedPlugin_fetchPc_pc_30_11),
    .I1(IBusCachedPlugin_fetchPc_pc_29_7),
    .I2(IBusCachedPlugin_fetchPc_pc_30_12),
    .I3(IBusCachedPlugin_fetchPc_pc_30_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s9.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_31_13),
    .I0(IBusCachedPlugin_fetchPc_pc_31_15),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s10.INIT=16'h8000;
  LUT3 IBusCachedPlugin_fetchPc_pc_31_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_31_14),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(n13040_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s11.INIT=8'hAC;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_30_11),
    .I0(IBusCachedPlugin_fetchPc_pcReg[17]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[18]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[19]) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s8.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_30_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[16]) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s9.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_30_14),
    .I0(CsrPlugin_mepc[30]),
    .I1(CsrPlugin_mtvec_base[28]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s11.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_29_10),
    .I0(CsrPlugin_mepc[29]),
    .I1(CsrPlugin_mtvec_base[27]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s7.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_28_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_28_9),
    .I0(IBusCachedPlugin_fetchPc_pc_27_7),
    .I1(IBusCachedPlugin_fetchPc_pc_30_12),
    .I2(IBusCachedPlugin_fetchPc_pc_30_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_28_s6.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_27_10),
    .I0(CsrPlugin_mepc[27]),
    .I1(CsrPlugin_mtvec_base[25]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s7.INIT=8'hCA;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_26_10),
    .I0(CsrPlugin_mepc[26]),
    .I1(CsrPlugin_mtvec_base[24]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s7.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_25_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[24]),
    .I1(IBusCachedPlugin_fetchPc_pc_30_11),
    .I2(IBusCachedPlugin_fetchPc_pc_30_12),
    .I3(IBusCachedPlugin_fetchPc_pc_30_16) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s9.INIT=16'h8000;
  LUT2 IBusCachedPlugin_fetchPc_pc_22_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_22_9),
    .I0(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[21]) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s6.INIT=4'h8;
  LUT3 IBusCachedPlugin_fetchPc_pc_19_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_19_9),
    .I0(CsrPlugin_mepc[19]),
    .I1(CsrPlugin_mtvec_base[17]),
    .I2(n17845_6) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s6.INIT=8'hCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_8_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_8_13),
    .I0(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I1(IBusCachedPlugin_fetchPc_inc),
    .I2(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[4]) 
);
defparam IBusCachedPlugin_fetchPc_pc_8_s10.INIT=16'h8000;
  LUT2 IBusCachedPlugin_fetchPc_pc_7_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_7_13),
    .I0(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I1(IBusCachedPlugin_fetchPc_pc_8_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s10.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_pc_6_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_6_11),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I2(IBusCachedPlugin_fetchPc_pc_7_13),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_6_s8.INIT=16'h55C3;
  LUT4 IBusCachedPlugin_fetchPc_pc_5_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_5_11),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_13),
    .I3(when_IBusCachedPlugin_l256) 
);
defparam IBusCachedPlugin_fetchPc_pc_5_s8.INIT=16'h55C3;
  LUT2 n19354_s4 (
    .F(n19354_7),
    .I0(execute_RS1[13]),
    .I1(execute_RS1[12]) 
);
defparam n19354_s4.INIT=4'h1;
  LUT2 n19354_s5 (
    .F(n19354_8),
    .I0(execute_RS1[8]),
    .I1(n19366_6) 
);
defparam n19354_s5.INIT=4'h4;
  LUT3 n19354_s6 (
    .F(n19354_9),
    .I0(execute_RS1[5]),
    .I1(n19371_5),
    .I2(n19646_6) 
);
defparam n19354_s6.INIT=8'h40;
  LUT4 n19366_s3 (
    .F(n19366_6),
    .I0(execute_RS1[7]),
    .I1(execute_RS1[6]),
    .I2(execute_RS1[4]),
    .I3(execute_RS1[3]) 
);
defparam n19366_s3.INIT=16'h0001;
  LUT4 n19646_s6 (
    .F(n19646_9),
    .I0(execute_RS2[6]),
    .I1(execute_RS2[20]),
    .I2(execute_RS2[9]),
    .I3(execute_RS2[8]) 
);
defparam n19646_s6.INIT=16'h0001;
  LUT4 n19646_s7 (
    .F(n19646_10),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[7]),
    .I2(execute_RS2[30]),
    .I3(execute_RS2[29]) 
);
defparam n19646_s7.INIT=16'h0001;
  LUT4 n19646_s8 (
    .F(n19646_11),
    .I0(execute_RS2[28]),
    .I1(execute_RS2[27]),
    .I2(n19621_8),
    .I3(n19614_8) 
);
defparam n19646_s8.INIT=16'h1000;
  LUT4 n19646_s9 (
    .F(n19646_12),
    .I0(execute_RS2[19]),
    .I1(execute_RS2[18]),
    .I2(n19646_13),
    .I3(n19635_8) 
);
defparam n19646_s9.INIT=16'h1000;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_11),
    .I0(n25_3),
    .I1(n29_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s8.INIT=16'hC0AF;
  LUT2 _zz_execute_SHIFT_RIGHT_1_6_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_12),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s9.INIT=4'h1;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s10 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_13),
    .I0(n17_3),
    .I1(n21_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s10.INIT=16'h305F;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_9),
    .I0(n26_3),
    .I1(n24_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s6.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_10),
    .I0(n10_3),
    .I1(n14_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s7.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s8 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I0(execute_FullBarrelShifterPlugin_reversed[15]),
    .I1(execute_FullBarrelShifterPlugin_reversed[16]),
    .I2(_zz_execute_SHIFT_RIGHT_1_7_13),
    .I3(_zz_execute_SRC2_4_0_12) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s8.INIT=16'h3335;
  LUT4 _zz_execute_SHIFT_RIGHT_1_7_s9 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_12),
    .I0(n18_3),
    .I1(n22_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s9.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_8_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_8_9),
    .I0(n11_4),
    .I1(n15_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_8_s6.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_9_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_9_8),
    .I0(n12_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_9_s5.INIT=16'hC05F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_10_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_10_7),
    .I0(n13_3),
    .I1(n17_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_10_s4.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_11_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_11_7),
    .I0(n14_3),
    .I1(n18_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_11_s4.INIT=16'h305F;
  LUT4 _zz_execute_SHIFT_RIGHT_1_12_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_8),
    .I0(n15_3),
    .I1(n19_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s5.INIT=16'h305F;
  LUT3 _zz_execute_SHIFT_RIGHT_1_12_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_9),
    .I0(n27_3),
    .I1(n25_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s6.INIT=8'h53;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_7),
    .I0(_zz_execute_SHIFT_RIGHT_1_7_11),
    .I1(n20_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s4.INIT=16'h30AF;
  LUT3 _zz_execute_SHIFT_RIGHT_1_13_s5 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_8),
    .I0(n28_3),
    .I1(n26_3),
    .I2(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s5.INIT=8'h53;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s501 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_599),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I3(_zz_execute_SRC1[26]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s501.INIT=16'hF800;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s502 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_600),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_639) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s502.INIT=16'h2C00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s503 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_601),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_671),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC1[20]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s503.INIT=16'hCA00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s505 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_603),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_642),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s505.INIT=16'h4001;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s506 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_604),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_643) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s506.INIT=16'h1C00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s507 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_605),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_644),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s507.INIT=16'h0230;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s508 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_606),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(decode_to_execute_SHIFT_CTRL[0]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s508.INIT=16'hBF00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s509 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_607),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_645),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s509.INIT=16'h8000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s510 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_608),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_646),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_683) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s510.INIT=16'h0010;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s511 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_609),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_648),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s511.INIT=16'h0140;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s512 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_610),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_649),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s512.INIT=16'hBFFD;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s513 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_611),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s513.INIT=16'h7FFE;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s514 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_612),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SRC1_1_9),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s514.INIT=16'hCAAC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s515 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_613),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_651),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s515.INIT=16'hF53F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s516 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_614),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_652),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s516.INIT=16'hFDBF;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s517 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_615),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_653),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s517.INIT=16'hBFFD;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s518 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_616),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s518.INIT=16'hBB0F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s520 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_618),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_654),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s520.INIT=16'h7FFE;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s521 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_619),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s521.INIT=16'h0FBB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s522 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_620),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1[23]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s522.INIT=16'hF400;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s524 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_622),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s524.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s525 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_623),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_681),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_679),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s525.INIT=16'h3F0A;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s526 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_624),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_657),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1[17]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s526.INIT=16'h1400;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s527 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_625),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_642),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s527.INIT=16'h1400;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s529 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_627),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SRC1[13]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s529.INIT=16'h3553;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s530 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_628),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_677) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s530.INIT=16'h002C;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s531 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_629),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_651),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_671),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s531.INIT=16'hCA00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s533 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_631),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(_zz_execute_SRC2_4[1]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_660) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s533.INIT=16'hEFF3;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s534 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_632),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_651),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s534.INIT=16'h0FBB;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s535 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_633),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_661),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s535.INIT=16'h0140;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s536 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_634),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_651),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s536.INIT=16'hBB0F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s537 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_635),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I3(_zz_execute_SRC1[27]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s537.INIT=16'hF400;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s538 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_636),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_673),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_663),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s538.INIT=16'hAC00;
  LUT4 _zz_execute_SHIFT_RIGHT_1_3_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_3_9),
    .I0(n6_3),
    .I1(n10_3),
    .I2(_zz_execute_SRC2_4[1]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_3_s2.INIT=16'h305F;
  LUT3 _zz_execute_SHIFT_RIGHT_1_4_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_10),
    .I0(n7_3),
    .I1(n11_4),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s3.INIT=8'h35;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s12 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_15),
    .I0(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s12.INIT=8'h40;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s13 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_16),
    .I0(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .I1(memory_arbitration_isValid),
    .I2(execute_to_memory_REGFILE_WRITE_VALID) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s13.INIT=8'h40;
  LUT3 decode_INSTRUCTION_ANTICIPATED_24_s14 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_17),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s14.INIT=8'h0E;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s15 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_18),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s15.INIT=16'h004F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s20 (
    .F(IBusCachedPlugin_fetchPc_output_fire_23),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(n20605_9),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[28]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s20.INIT=16'hF70F;
  LUT2 IBusCachedPlugin_fetchPc_output_fire_s21 (
    .F(IBusCachedPlugin_fetchPc_output_fire_24),
    .I0(IBusCachedPlugin_fetchPc_output_fire_21),
    .I1(IBusCachedPlugin_fetchPc_output_fire_33) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s21.INIT=4'h8;
  LUT2 IBusCachedPlugin_fetchPc_output_fire_s22 (
    .F(IBusCachedPlugin_fetchPc_output_fire_25),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s22.INIT=4'h4;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s23 (
    .F(IBusCachedPlugin_fetchPc_output_fire_26),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I1(IBusCachedPlugin_fetchPc_output_fire_34),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s23.INIT=16'h0D00;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s24 (
    .F(IBusCachedPlugin_fetchPc_output_fire_27),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I2(IBusCachedPlugin_fetchPc_output_fire_21) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s24.INIT=8'h10;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s25 (
    .F(IBusCachedPlugin_fetchPc_output_fire_28),
    .I0(IBusCachedPlugin_fetchPc_output_fire_35),
    .I1(n20635_10),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[13]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s25.INIT=16'h008F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s26 (
    .F(IBusCachedPlugin_fetchPc_output_fire_29),
    .I0(_zz__zz_decode_IS_RS2_SIGNED_3_0_6),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s26.INIT=16'hC83F;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s27 (
    .F(IBusCachedPlugin_fetchPc_output_fire_30),
    .I0(IBusCachedPlugin_fetchPc_output_fire_36),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[2]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s27.INIT=16'h0017;
  LUT3 IBusCachedPlugin_fetchPc_output_fire_s28 (
    .F(IBusCachedPlugin_fetchPc_output_fire_31),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s28.INIT=8'h07;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s12 (
    .F(IBusCachedPlugin_fetchPc_pc_31_15),
    .I0(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[11]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[12]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[13]) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s12.INIT=16'h8000;
  LUT4 n19646_s10 (
    .F(n19646_13),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[10]),
    .I2(execute_RS2[25]),
    .I3(execute_RS2[24]) 
);
defparam n19646_s10.INIT=16'h0001;
  LUT3 _zz_execute_SHIFT_RIGHT_1_7_s10 (
    .F(_zz_execute_SHIFT_RIGHT_1_7_13),
    .I0(decode_to_execute_SRC2_CTRL[1]),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_SRC2_CTRL[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_7_s10.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s539 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_637),
    .I0(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I1(_zz_execute_SRC2_4_1_12),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_4) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s539.INIT=16'h1000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s540 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_638),
    .I0(_zz_execute_SRC2_4_1_12),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_666) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s540.INIT=16'h0E00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s541 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_639),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I2(_zz_execute_SHIFT_RIGHT_1_28_4),
    .I3(_zz_execute_SRC1[28]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s541.INIT=16'hF800;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s542 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_640),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s542.INIT=16'h4000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s544 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_642),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s544.INIT=16'hBFFD;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s545 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_643),
    .I0(_zz_execute_SHIFT_RIGHT_1_24_4),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC1[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s545.INIT=16'hCA00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s546 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_644),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s546.INIT=16'hEFF3;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s547 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_645),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SRC1[24]),
    .I2(n14757_38),
    .I3(_zz_execute_SHIFT_RIGHT_1_24_4) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s547.INIT=16'hAC00;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s548 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_646),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s548.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s550 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_648),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s550.INIT=16'hFE7F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s551 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_649),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s551.INIT=16'h7F01;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s552 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_650),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s552.INIT=8'h10;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s553 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_651),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(n14757_38),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s553.INIT=16'h1000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s554 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_652),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(n14757_38),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s554.INIT=16'hBF02;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s555 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_653),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s555.INIT=16'hBF02;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s556 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_654),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[4]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s556.INIT=16'h02BF;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s559 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_657),
    .I0(_zz_execute_SRC2_4[3]),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s559.INIT=16'hEFF7;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s562 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_660),
    .I0(n14757_38),
    .I1(_zz_execute_SRC2_4[2]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s562.INIT=16'h233F;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s563 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_661),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(n14757_38) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s563.INIT=16'hEFF7;
  LUT2 execute_FullBarrelShifterPlugin_reversed_0_s565 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_663),
    .I0(_zz_execute_SRC2_4[2]),
    .I1(execute_FullBarrelShifterPlugin_reversed_0_666) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s565.INIT=4'h8;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s30 (
    .F(IBusCachedPlugin_fetchPc_output_fire_33),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s30.INIT=16'h1000;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s31 (
    .F(IBusCachedPlugin_fetchPc_output_fire_34),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[25]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s31.INIT=16'h0001;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s32 (
    .F(IBusCachedPlugin_fetchPc_output_fire_35),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[12]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s32.INIT=16'h0100;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s33 (
    .F(IBusCachedPlugin_fetchPc_output_fire_36),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s33.INIT=16'h3FFA;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s566 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_664),
    .I0(decode_to_execute_SRC2_CTRL[0]),
    .I1(decode_to_execute_SRC2_CTRL[1]),
    .I2(decode_to_execute_INSTRUCTION[8]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s566.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s568 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_666),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s568.INIT=16'hB000;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s570 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s570.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s572 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_671),
    .I0(_zz_execute_SRC2_4_0_12),
    .I1(decode_to_execute_INSTRUCTION[20]),
    .I2(decode_to_execute_SRC2_CTRL[0]),
    .I3(execute_FullBarrelShifterPlugin_reversed_0_650) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s572.INIT=16'hEA00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s573 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_673),
    .I0(decode_to_execute_INSTRUCTION[20]),
    .I1(decode_to_execute_SRC2_CTRL[0]),
    .I2(_zz_execute_SRC2_4_0_12),
    .I3(_zz_execute_SHIFT_RIGHT_1_28_4) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s573.INIT=16'h0700;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s12 (
    .F(IBusCachedPlugin_fetchPc_pc_30_16),
    .I0(IBusCachedPlugin_fetchPc_pcReg[22]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[20]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[21]) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s12.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_4_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_4_12),
    .I0(IBusCachedPlugin_fetchPc_pcReg[3]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[2]),
    .I2(IBusCachedPlugin_fetchPc_inc) 
);
defparam IBusCachedPlugin_fetchPc_pc_4_s8.INIT=8'h80;
  LUT3 IBusCachedPlugin_fetchPc_pc_7_s11 (
    .F(IBusCachedPlugin_fetchPc_pc_7_15),
    .I0(IBusCachedPlugin_fetchPc_pcReg[6]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[5]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_13) 
);
defparam IBusCachedPlugin_fetchPc_pc_7_s11.INIT=8'h80;
  LUT4 _zz_decode_RS2_16_s5 (
    .F(_zz_decode_RS2_16_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[16]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_16_5) 
);
defparam _zz_decode_RS2_16_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_18_s5 (
    .F(_zz_decode_RS2_18_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[18]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_18_5) 
);
defparam _zz_decode_RS2_18_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_19_s5 (
    .F(_zz_decode_RS2_19_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[19]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_19_5) 
);
defparam _zz_decode_RS2_19_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_20_s5 (
    .F(_zz_decode_RS2_20_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[20]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_20_5) 
);
defparam _zz_decode_RS2_20_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_21_s5 (
    .F(_zz_decode_RS2_21_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[21]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_21_5) 
);
defparam _zz_decode_RS2_21_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_23_s5 (
    .F(_zz_decode_RS2_23_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[23]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_23_5) 
);
defparam _zz_decode_RS2_23_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_28_s5 (
    .F(_zz_decode_RS2_28_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[28]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_28_5) 
);
defparam _zz_decode_RS2_28_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_29_s5 (
    .F(_zz_decode_RS2_29_9),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[29]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_29_5) 
);
defparam _zz_decode_RS2_29_s5.INIT=16'h2A00;
  LUT4 _zz_decode_RS2_30_s7 (
    .F(_zz_decode_RS2_30_11),
    .I0(_zz_decode_RS2_31_6),
    .I1(execute_CsrPlugin_csr_833),
    .I2(CsrPlugin_mepc[30]),
    .I3(_zz_CsrPlugin_csrMapping_writeDataSignal_30_5) 
);
defparam _zz_decode_RS2_30_s7.INIT=16'h2A00;
  LUT3 lastStageRegFileWrite_payload_data_17_s3 (
    .F(lastStageRegFileWrite_payload_data[17]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_17_4),
    .I2(_zz_decode_RS2_2_17_5) 
);
defparam lastStageRegFileWrite_payload_data_17_s3.INIT=8'h45;
  LUT4 _zz_decode_RS2_2_17_s6 (
    .F(_zz_decode_RS2_2_17_10),
    .I0(stageB_request_size[1]),
    .I1(stageB_dataReadRsp_0[17]),
    .I2(iBusWishbone_DAT_MISO_regNext[17]),
    .I3(dataCache_1_io_mem_cmd_payload_address[31]) 
);
defparam _zz_decode_RS2_2_17_s6.INIT=16'hA088;
  LUT3 lastStageRegFileWrite_payload_data_24_s3 (
    .F(lastStageRegFileWrite_payload_data[24]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_24_4),
    .I2(_zz_decode_RS2_2_24_5) 
);
defparam lastStageRegFileWrite_payload_data_24_s3.INIT=8'h45;
  LUT4 _zz_execute_SHIFT_RIGHT_1_6_s11 (
    .F(_zz_execute_SHIFT_RIGHT_1_6_15),
    .I0(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_30_3),
    .I2(_zz_execute_SRC2_4[2]),
    .I3(_zz_execute_SRC2_4[1]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_6_s11.INIT=16'h5553;
  LUT4 _zz_memory_DivPlugin_div_result_3_29_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_29_13),
    .I0(_zz_memory_DivPlugin_div_result_3_19_10),
    .I1(_zz_memory_DivPlugin_div_result_3_20_10),
    .I2(_zz_memory_DivPlugin_div_result_3_21_10),
    .I3(_zz_memory_DivPlugin_div_result_3_28_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_29_s7.INIT=16'h0001;
  LUT4 _zz_memory_DivPlugin_div_result_3_22_s7 (
    .F(_zz_memory_DivPlugin_div_result_3_22_13),
    .I0(_zz_memory_DivPlugin_div_result_3_19_12),
    .I1(_zz_memory_DivPlugin_div_result_3_19_10),
    .I2(_zz_memory_DivPlugin_div_result_3_20_10),
    .I3(_zz_memory_DivPlugin_div_result_3_21_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_22_s7.INIT=16'h0002;
  LUT4 toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2 (
    .F(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    .I0(_zz_decode_RS2_2_30_4),
    .I1(dataCache_1_io_mem_cmd_payload_address[31]),
    .I2(stageB_request_wr),
    .I3(stageB_waysHitsBeforeInvalidate[0]) 
);
defparam toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_s2.INIT=16'h0002;
  LUT4 n19348_s3 (
    .F(n19348_7),
    .I0(execute_RS1[26]),
    .I1(execute_RS1[25]),
    .I2(execute_RS1[24]),
    .I3(execute_RS1[23]) 
);
defparam n19348_s3.INIT=16'h0001;
  LUT4 n19355_s4 (
    .F(n19355_8),
    .I0(execute_RS1[11]),
    .I1(n19354_6),
    .I2(execute_RS1[13]),
    .I3(execute_RS1[12]) 
);
defparam n19355_s4.INIT=16'h0004;
  LUT4 n19366_s4 (
    .F(n19366_8),
    .I0(n19366_6),
    .I1(execute_RS1[5]),
    .I2(n19371_5),
    .I3(n19646_6) 
);
defparam n19366_s4.INIT=16'h2000;
  LUT4 n19616_s6 (
    .F(n19616_11),
    .I0(n19619_8),
    .I1(execute_RS2[20]),
    .I2(execute_RS2[19]),
    .I3(execute_RS2[18]) 
);
defparam n19616_s6.INIT=16'h0002;
  LUT4 n24813_s1 (
    .F(n24813_5),
    .I0(n24749_4),
    .I1(memory_DivPlugin_div_counter_value[0]),
    .I2(memory_DivPlugin_div_counter_value[1]),
    .I3(when_MulDivIterativePlugin_l126_5) 
);
defparam n24813_s1.INIT=16'h0200;
  LUT4 n18009_s2 (
    .F(n18009_7),
    .I0(sys_rst),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_reset_re),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n18009_s2.INIT=16'h0015;
  LUT4 n24506_s1 (
    .F(n24506_5),
    .I0(builder_grant),
    .I1(main_basesoc_ibus_adr[2]),
    .I2(builder_interface0_cyc_5),
    .I3(iBus_cmd_ready_4) 
);
defparam n24506_s1.INIT=16'h0045;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s13 (
    .F(IBusCachedPlugin_fetchPc_pc_30_18),
    .I0(IBusCachedPlugin_fetchPc_pcReg[29]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[27]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[28]),
    .I3(IBusCachedPlugin_fetchPc_pc_27_7) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s13.INIT=16'h8000;
  LUT4 decode_RS1_0_s5 (
    .F(decode_RS1_0_9),
    .I0(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I1(_zz_decode_RS2_1_0_4),
    .I2(memory_arbitration_isValid),
    .I3(decode_RS1_30_8) 
);
defparam decode_RS1_0_s5.INIT=16'hCA00;
  LUT4 decode_RS2_0_s5 (
    .F(decode_RS2_0_9),
    .I0(decode_RS2_30_8),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .I2(_zz_decode_RS2_1_0_4),
    .I3(memory_arbitration_isValid) 
);
defparam decode_RS2_0_s5.INIT=16'hA088;
  LUT4 decode_RS2_6_s5 (
    .F(decode_RS2_6_9),
    .I0(decode_RS2_30_8),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .I2(_zz_decode_RS2_1_6_4),
    .I3(memory_arbitration_isValid) 
);
defparam decode_RS2_6_s5.INIT=16'hA088;
  LUT4 decode_RS2_7_s5 (
    .F(decode_RS2_7_9),
    .I0(decode_RS2_30_8),
    .I1(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .I2(_zz_decode_RS2_1_7_4),
    .I3(memory_arbitration_isValid) 
);
defparam decode_RS2_7_s5.INIT=16'hA088;
  LUT4 _zz_decode_RS2_2_15_s4 (
    .F(_zz_decode_RS2_2_15_8),
    .I0(_zz_decode_RS2_2_31_7),
    .I1(_zz_decode_RS2_2_31_10),
    .I2(_zz_decode_RS2_2_30_10),
    .I3(memory_to_writeBack_REGFILE_WRITE_DATA[1]) 
);
defparam _zz_decode_RS2_2_15_s4.INIT=16'h1105;
  LUT4 _zz_memory_DivPlugin_div_result_3_26_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_26_12),
    .I0(_zz_memory_DivPlugin_div_result_3_24_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_23_9),
    .I3(_zz_memory_DivPlugin_div_result_3_25_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_26_s6.INIT=16'h0001;
  LUT3 _zz_memory_DivPlugin_div_result_3_25_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_25_12),
    .I0(_zz_memory_DivPlugin_div_result_3_24_10),
    .I1(_zz_memory_DivPlugin_div_result_3_22_10),
    .I2(_zz_memory_DivPlugin_div_result_3_23_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_25_s6.INIT=8'h01;
  LUT4 n19610_s7 (
    .F(n19610_12),
    .I0(execute_RS2[23]),
    .I1(execute_RS2[26]),
    .I2(execute_RS2[22]),
    .I3(execute_RS2[21]) 
);
defparam n19610_s7.INIT=16'h0001;
  LUT3 IBusCachedPlugin_fetchPc_pc_10_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_10_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I2(IBusCachedPlugin_fetchPc_pc_8_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_10_s10.INIT=8'h80;
  LUT4 IBusCachedPlugin_fetchPc_pc_11_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_11_14),
    .I0(IBusCachedPlugin_fetchPc_pcReg[9]),
    .I1(IBusCachedPlugin_fetchPc_pcReg[10]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[8]),
    .I3(IBusCachedPlugin_fetchPc_pc_8_11) 
);
defparam IBusCachedPlugin_fetchPc_pc_11_s10.INIT=16'h8000;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_97_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_97),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_97_s3.INIT=16'h0400;
  LUT3 _zz__zz_decode_IS_RS2_SIGNED_92_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_92[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_92_0_s3.INIT=8'h20;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_2_s6 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_2),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_2_8) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_2_s6.INIT=16'h0010;
  LUT4 decode_INSTRUCTION_ANTICIPATED_24_s16 (
    .F(decode_INSTRUCTION_ANTICIPATED_24_20),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[5]) 
);
defparam decode_INSTRUCTION_ANTICIPATED_24_s16.INIT=16'h0700;
  LUT4 n17975_s1 (
    .F(n17975_5),
    .I0(main_basesoc_dbus_we),
    .I1(iBus_cmd_ready_4),
    .I2(main_basesoc_dbus_stb),
    .I3(builder_grant) 
);
defparam n17975_s1.INIT=16'h1000;
  LUT4 lastStageRegFileWrite_payload_data_10_s3 (
    .F(lastStageRegFileWrite_payload_data[10]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_10_12),
    .I2(_zz_decode_RS2_2_27_4),
    .I3(_zz_decode_RS2_2_10_5) 
);
defparam lastStageRegFileWrite_payload_data_10_s3.INIT=16'h5100;
  LUT4 lastStageRegFileWrite_payload_data_11_s3 (
    .F(lastStageRegFileWrite_payload_data[11]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_11_12),
    .I2(_zz_decode_RS2_2_27_4),
    .I3(_zz_decode_RS2_2_11_5) 
);
defparam lastStageRegFileWrite_payload_data_11_s3.INIT=16'h5100;
  LUT4 lastStageRegFileWrite_payload_data_12_s3 (
    .F(lastStageRegFileWrite_payload_data[12]),
    .I0(_zz_10),
    .I1(_zz_decode_RS2_2_12_12),
    .I2(_zz_decode_RS2_2_27_4),
    .I3(_zz_decode_RS2_2_12_5) 
);
defparam lastStageRegFileWrite_payload_data_12_s3.INIT=16'h5100;
  LUT4 _zz_memory_DivPlugin_div_result_3_20_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_20_12),
    .I0(_zz_memory_DivPlugin_div_result_3_18_10),
    .I1(_zz_memory_DivPlugin_div_result_3_16_10),
    .I2(_zz_memory_DivPlugin_div_result_3_17_9),
    .I3(_zz_memory_DivPlugin_div_result_3_19_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_20_s6.INIT=16'h0001;
  LUT4 _zz_memory_DivPlugin_div_result_3_19_s6 (
    .F(_zz_memory_DivPlugin_div_result_3_19_12),
    .I0(_zz_memory_DivPlugin_div_result_3_16_9),
    .I1(_zz_memory_DivPlugin_div_result_3_18_10),
    .I2(_zz_memory_DivPlugin_div_result_3_16_10),
    .I3(_zz_memory_DivPlugin_div_result_3_17_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_19_s6.INIT=16'h0002;
  LUT4 IBusCachedPlugin_fetchPc_pc_25_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_25_14),
    .I0(loader_valid_regNext),
    .I1(dataCache_1_io_cpu_execute_refilling),
    .I2(DBusCachedPlugin_exceptionBus_valid_6),
    .I3(_zz_decode_RS2_2_30_4) 
);
defparam IBusCachedPlugin_fetchPc_pc_25_s10.INIT=16'hF400;
  LUT3 writeBack_arbitration_isValid_s4 (
    .F(writeBack_arbitration_isValid_10),
    .I0(memory_to_writeBack_INSTRUCTION_29_8),
    .I1(loader_valid_regNext),
    .I2(dataCache_1_io_cpu_execute_refilling) 
);
defparam writeBack_arbitration_isValid_s4.INIT=8'hBA;
  LUT4 n19373_s2 (
    .F(n19373_6),
    .I0(execute_RS1[1]),
    .I1(execute_RS1[2]),
    .I2(execute_RS1[0]),
    .I3(n19646_6) 
);
defparam n19373_s2.INIT=16'hFE00;
  LUT4 _zz_execute_SHIFT_RIGHT_1_4_s4 (
    .F(_zz_execute_SHIFT_RIGHT_1_4_12),
    .I0(n8_6),
    .I1(n9_6),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SHIFT_RIGHT_1_6_8) 
);
defparam _zz_execute_SHIFT_RIGHT_1_4_s4.INIT=16'hCA00;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_68_0_s3 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_68_0_7),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[6]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_68_0_s3.INIT=16'hFE0F;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_6_0_s2 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .I3(IBusCachedPlugin_cache_io_cpu_decode_data[4]) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_6_0_s2.INIT=16'hE000;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s574 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_675),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s574.INIT=8'h02;
  LUT4 _zz_execute_SHIFT_RIGHT_1_15_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1_15_7),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[0]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_15_s3.INIT=16'h0001;
  LUT4 _zz_execute_SHIFT_RIGHT_1_13_s6 (
    .F(_zz_execute_SHIFT_RIGHT_1_13_10),
    .I0(_zz_execute_SHIFT_RIGHT_1_29_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_13_s6.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_12_s7 (
    .F(_zz_execute_SHIFT_RIGHT_1_12_11),
    .I0(_zz_execute_SHIFT_RIGHT_1_28_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_12_s7.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_30_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1_30_6),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_30_s2.INIT=16'h0001;
  LUT4 n19631_s6 (
    .F(n19631_11),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]),
    .I2(n19631_9),
    .I3(n19646_4) 
);
defparam n19631_s6.INIT=16'h1000;
  LUT4 n19635_s5 (
    .F(n19635_10),
    .I0(execute_RS2[1]),
    .I1(execute_RS2[0]),
    .I2(n19646_4),
    .I3(execute_RS2[2]) 
);
defparam n19635_s5.INIT=16'h1FE0;
  LUT4 n19625_s5 (
    .F(n19625_10),
    .I0(execute_RS2[12]),
    .I1(n19646_4),
    .I2(execute_RS2[11]),
    .I3(n19626_8) 
);
defparam n19625_s5.INIT=16'h6966;
  LUT4 _zz_memory_DivPlugin_div_result_3_7_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[7]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_7_9),
    .I3(_zz_memory_DivPlugin_div_result_3_7_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_7_s6.INIT=16'h20DF;
  LUT4 _zz_memory_DivPlugin_div_result_3_5_s5 (
    .F(_zz_memory_DivPlugin_div_result_3[5]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10),
    .I3(_zz_memory_DivPlugin_div_result_3_5_9) 
);
defparam _zz_memory_DivPlugin_div_result_3_5_s5.INIT=16'h02FD;
  LUT3 _zz_memory_DivPlugin_div_result_3_4_s6 (
    .F(_zz_memory_DivPlugin_div_result_3[4]),
    .I0(_zz_memory_DivPlugin_div_result_3_3_9),
    .I1(_zz_memory_DivPlugin_div_result_3_3_10),
    .I2(_zz_memory_DivPlugin_div_result_3_4_10) 
);
defparam _zz_memory_DivPlugin_div_result_3_4_s6.INIT=8'h2D;
  LUT4 decode_RS2_5_s5 (
    .F(decode_RS2_5_9),
    .I0(decode_RS2_30_8),
    .I1(n14903_3),
    .I2(memory_to_writeBack_REGFILE_WRITE_VALID),
    .I3(writeBack_arbitration_isValid) 
);
defparam decode_RS2_5_s5.INIT=16'h4555;
  LUT4 CsrPlugin_mepc_31_s4 (
    .F(CsrPlugin_mepc_31_10),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I1(when_CsrPlugin_l1390_4),
    .I2(CsrPlugin_hadException),
    .I3(n19151_4) 
);
defparam CsrPlugin_mepc_31_s4.INIT=16'hFFF4;
  LUT4 CsrPlugin_mstatus_MPP_1_s4 (
    .F(CsrPlugin_mstatus_MPP_1_10),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I1(when_CsrPlugin_l1390_4),
    .I2(CsrPlugin_hadException),
    .I3(n17845_6) 
);
defparam CsrPlugin_mstatus_MPP_1_s4.INIT=16'hF4FF;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s13 (
    .F(IBusCachedPlugin_fetchPc_pc_31_17),
    .I0(IBusCachedPlugin_fetchPc_pc_31_14),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(n12955_3) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s13.INIT=16'h4000;
  LUT3 n24524_s2 (
    .F(n24524_6),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I1(decodeStage_hit_valid),
    .I2(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam n24524_s2.INIT=8'h80;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_2_s3 (
    .F(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_2_s3.INIT=16'h8000;
  LUT4 CsrPlugin_pipelineLiberator_pcValids_1_s4 (
    .F(CsrPlugin_pipelineLiberator_pcValids_1_9),
    .I0(CsrPlugin_interrupt_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decodeStage_hit_valid),
    .I3(n19216_4) 
);
defparam CsrPlugin_pipelineLiberator_pcValids_1_s4.INIT=16'h8000;
  LUT4 IBusCachedPlugin_fetchPc_pc_17_s6 (
    .F(IBusCachedPlugin_fetchPc_pc_17_10),
    .I0(IBusCachedPlugin_fetchPc_pc_31_13),
    .I1(IBusCachedPlugin_fetchPc_pcReg[14]),
    .I2(IBusCachedPlugin_fetchPc_pcReg[15]),
    .I3(IBusCachedPlugin_fetchPc_pcReg[16]) 
);
defparam IBusCachedPlugin_fetchPc_pc_17_s6.INIT=16'h8000;
  LUT4 execute_BranchPlugin_branch_src2_10_s5 (
    .F(execute_BranchPlugin_branch_src2[10]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[30]) 
);
defparam execute_BranchPlugin_branch_src2_10_s5.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_9_s3 (
    .F(execute_BranchPlugin_branch_src2[9]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[29]) 
);
defparam execute_BranchPlugin_branch_src2_9_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_8_s3 (
    .F(execute_BranchPlugin_branch_src2[8]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[28]) 
);
defparam execute_BranchPlugin_branch_src2_8_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_7_s3 (
    .F(execute_BranchPlugin_branch_src2[7]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[27]) 
);
defparam execute_BranchPlugin_branch_src2_7_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_6_s3 (
    .F(execute_BranchPlugin_branch_src2[6]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[26]) 
);
defparam execute_BranchPlugin_branch_src2_6_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_5_s3 (
    .F(execute_BranchPlugin_branch_src2[5]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[25]) 
);
defparam execute_BranchPlugin_branch_src2_5_s3.INIT=16'h8F00;
  LUT4 execute_BranchPlugin_branch_src2_31_s3 (
    .F(execute_BranchPlugin_branch_src2[31]),
    .I0(decode_to_execute_BRANCH_CTRL[1]),
    .I1(decode_to_execute_BRANCH_CTRL[0]),
    .I2(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .I3(decode_to_execute_INSTRUCTION[31]) 
);
defparam execute_BranchPlugin_branch_src2_31_s3.INIT=16'h8F00;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s575 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_677),
    .I0(_zz_execute_SRC2_4[4]),
    .I1(_zz_execute_SRC2_4[3]),
    .I2(execute_FullBarrelShifterPlugin_reversed_0_668),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s575.INIT=16'h0FEE;
  LUT4 _zz_execute_SHIFT_RIGHT_1_27_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[27]),
    .I0(_zz_execute_SHIFT_RIGHT_1_27_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_27_s3.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_26_s2 (
    .F(_zz_execute_SHIFT_RIGHT_1[26]),
    .I0(_zz_execute_SHIFT_RIGHT_1_26_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_26_s2.INIT=16'hCCCA;
  LUT4 _zz_execute_SHIFT_RIGHT_1_25_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[25]),
    .I0(_zz_execute_SHIFT_RIGHT_1_25_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_25_s3.INIT=16'hCCC5;
  LUT4 _zz_execute_SHIFT_RIGHT_1_24_s3 (
    .F(_zz_execute_SHIFT_RIGHT_1[24]),
    .I0(_zz_execute_SHIFT_RIGHT_1_24_3),
    .I1(_zz_execute_SHIFT_RIGHT_1_8_3),
    .I2(_zz_execute_SRC2_4[4]),
    .I3(_zz_execute_SRC2_4[3]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_24_s3.INIT=16'hCCCA;
  LUT4 IBusCachedPlugin_fetchPc_pc_19_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_19_11),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_pc_25_9),
    .I2(IBusCachedPlugin_fetchPc_pc_19_7),
    .I3(IBusCachedPlugin_fetchPc_pc_19_8) 
);
defparam IBusCachedPlugin_fetchPc_pc_19_s7.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_26_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_26_12),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_pc_25_9),
    .I2(IBusCachedPlugin_fetchPc_pc_26_8),
    .I3(IBusCachedPlugin_fetchPc_pc_26_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s8.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_27_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_27_12),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_pc_25_9),
    .I2(IBusCachedPlugin_fetchPc_pc_27_8),
    .I3(IBusCachedPlugin_fetchPc_pc_27_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s8.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_29_s8 (
    .F(IBusCachedPlugin_fetchPc_pc_29_12),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_pc_25_9),
    .I2(IBusCachedPlugin_fetchPc_pc_29_8),
    .I3(IBusCachedPlugin_fetchPc_pc_29_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s8.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_30_s14 (
    .F(IBusCachedPlugin_fetchPc_pc_30_20),
    .I0(IBusCachedPlugin_fetchPc_pc_25_14),
    .I1(IBusCachedPlugin_fetchPc_pc_25_9),
    .I2(IBusCachedPlugin_fetchPc_pc_30_9),
    .I3(IBusCachedPlugin_fetchPc_pc_30_10) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s14.INIT=16'hBF00;
  LUT4 IBusCachedPlugin_fetchPc_pc_31_s14 (
    .F(IBusCachedPlugin_fetchPc_pc_31_19),
    .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_9),
    .I1(IBusCachedPlugin_fetchPc_pc_31_17),
    .I2(IBusCachedPlugin_fetchPc_pc_25_14),
    .I3(IBusCachedPlugin_fetchPc_pc_25_9) 
);
defparam IBusCachedPlugin_fetchPc_pc_31_s14.INIT=16'h0100;
  LUT4 memory_arbitration_isValid_s5 (
    .F(memory_arbitration_isValid_11),
    .I0(n19216_4),
    .I1(IBusCachedPlugin_fetchPc_pc_25_14),
    .I2(IBusCachedPlugin_fetchPc_pc_25_9),
    .I3(n18909_11) 
);
defparam memory_arbitration_isValid_s5.INIT=16'hEFFF;
  LUT4 decode_RS1_1_s5 (
    .F(decode_RS1_1_9),
    .I0(_zz_decode_RS2_2[1]),
    .I1(decode_RS1_31_5),
    .I2(decode_RS1_30_8),
    .I3(decode_RS1_30_9) 
);
defparam decode_RS1_1_s5.INIT=16'h0200;
  LUT4 decode_RS1_5_s5 (
    .F(decode_RS1_5_9),
    .I0(_zz_decode_RS2_2[5]),
    .I1(decode_RS1_31_5),
    .I2(decode_RS1_30_8),
    .I3(decode_RS1_30_9) 
);
defparam decode_RS1_5_s5.INIT=16'h0200;
  LUT4 decode_RS1_0_s6 (
    .F(decode_RS1_0_11),
    .I0(_zz_RegFilePlugin_regFile_port0[0]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_0_s6.INIT=16'h5355;
  LUT4 decode_RS1_1_s6 (
    .F(decode_RS1_1_11),
    .I0(_zz_RegFilePlugin_regFile_port0[1]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_1_s6.INIT=16'h5355;
  LUT4 decode_RS1_5_s6 (
    .F(decode_RS1_5_11),
    .I0(_zz_RegFilePlugin_regFile_port0[5]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_5_s6.INIT=16'h5355;
  LUT4 decode_RS1_17_s5 (
    .F(decode_RS1_17_9),
    .I0(_zz_RegFilePlugin_regFile_port0[17]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_17_s5.INIT=16'h5355;
  LUT4 decode_RS1_24_s5 (
    .F(decode_RS1_24_9),
    .I0(_zz_RegFilePlugin_regFile_port0[24]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_24_s5.INIT=16'h5355;
  LUT4 decode_RS1_31_s8 (
    .F(decode_RS1_31_12),
    .I0(_zz_RegFilePlugin_regFile_port0[31]),
    .I1(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I2(n14884_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS1_31_s8.INIT=16'h5355;
  LUT4 decode_RS2_0_s6 (
    .F(decode_RS2_0_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .I1(_zz_RegFilePlugin_regFile_port1[0]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_0_s6.INIT=16'h3533;
  LUT4 decode_RS2_6_s6 (
    .F(decode_RS2_6_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .I1(_zz_RegFilePlugin_regFile_port1[6]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_6_s6.INIT=16'h3533;
  LUT4 decode_RS2_7_s6 (
    .F(decode_RS2_7_11),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .I1(_zz_RegFilePlugin_regFile_port1[7]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_7_s6.INIT=16'h3533;
  LUT4 decode_RS2_17_s5 (
    .F(decode_RS2_17_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .I1(_zz_RegFilePlugin_regFile_port1[17]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_17_s5.INIT=16'h3533;
  LUT4 decode_RS2_24_s5 (
    .F(decode_RS2_24_9),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .I1(_zz_RegFilePlugin_regFile_port1[24]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_24_s5.INIT=16'h3533;
  LUT4 decode_RS2_31_s8 (
    .F(decode_RS2_31_12),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .I1(_zz_RegFilePlugin_regFile_port1[31]),
    .I2(n14890_3),
    .I3(HazardSimplePlugin_writeBackBuffer_valid) 
);
defparam decode_RS2_31_s8.INIT=16'h3533;
  LUT3 n19607_s5 (
    .F(n19607_10),
    .I0(execute_RS2[30]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19607_s5.INIT=8'h6A;
  LUT3 n19611_s6 (
    .F(n19611_11),
    .I0(execute_RS2[26]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19611_s6.INIT=8'h6A;
  LUT3 n19612_s5 (
    .F(n19612_10),
    .I0(execute_RS2[25]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19612_s5.INIT=8'h6A;
  LUT3 n19617_s5 (
    .F(n19617_10),
    .I0(execute_RS2[20]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19617_s5.INIT=8'h6A;
  LUT3 n19620_s5 (
    .F(n19620_10),
    .I0(execute_RS2[17]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19620_s5.INIT=8'h6A;
  LUT3 n19623_s5 (
    .F(n19623_10),
    .I0(execute_RS2[14]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED) 
);
defparam n19623_s5.INIT=8'h6A;
  LUT4 n19610_s8 (
    .F(n19610_14),
    .I0(execute_RS2[27]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19610_8) 
);
defparam n19610_s8.INIT=16'h956A;
  LUT4 n19616_s7 (
    .F(n19616_13),
    .I0(execute_RS2[21]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19616_11) 
);
defparam n19616_s7.INIT=16'h956A;
  LUT4 n19619_s6 (
    .F(n19619_11),
    .I0(execute_RS2[18]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19619_8) 
);
defparam n19619_s6.INIT=16'h956A;
  LUT4 n19626_s5 (
    .F(n19626_10),
    .I0(execute_RS2[11]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19626_8) 
);
defparam n19626_s5.INIT=16'h956A;
  LUT4 n19628_s5 (
    .F(n19628_10),
    .I0(execute_RS2[9]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19628_8) 
);
defparam n19628_s5.INIT=16'h956A;
  LUT4 n19629_s5 (
    .F(n19629_10),
    .I0(execute_RS2[8]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(n19629_8) 
);
defparam n19629_s5.INIT=16'h956A;
  LUT4 n19631_s7 (
    .F(n19631_13),
    .I0(n19631_11),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[6]) 
);
defparam n19631_s7.INIT=16'hBF40;
  LUT4 n19636_s4 (
    .F(n19636_9),
    .I0(execute_RS2[0]),
    .I1(execute_RS2[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(execute_RS2[1]) 
);
defparam n19636_s4.INIT=16'h7F80;
  LUT4 n19375_s2 (
    .F(n19375_6),
    .I0(execute_RS1[0]),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19375_s2.INIT=16'h8000;
  LUT4 n19368_s2 (
    .F(n19368_6),
    .I0(n19366_8),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19368_s2.INIT=16'h4000;
  LUT4 n19365_s2 (
    .F(n19365_6),
    .I0(n19354_6),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19365_s2.INIT=16'h4000;
  LUT4 n19353_s2 (
    .F(n19353_6),
    .I0(n19345_7),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_RS1_SIGNED),
    .I3(decode_to_execute_IS_DIV) 
);
defparam n19353_s2.INIT=16'h4000;
  LUT4 n17813_s4 (
    .F(n17813_8),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(execute_to_memory_BRANCH_CALC[1]),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory) 
);
defparam n17813_s4.INIT=16'h007F;
  LUT4 IBusCachedPlugin_fetchPc_pc_9_s10 (
    .F(IBusCachedPlugin_fetchPc_pc_9_14),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .I1(execute_to_memory_BRANCH_CALC[9]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_9_s10.INIT=16'hCAAA;
  LUT4 IBusCachedPlugin_fetchPc_pc_22_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_22_11),
    .I0(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .I1(execute_to_memory_BRANCH_CALC[22]),
    .I2(memory_arbitration_isValid),
    .I3(execute_to_memory_BRANCH_DO) 
);
defparam IBusCachedPlugin_fetchPc_pc_22_s7.INIT=16'hCAAA;
  LUT4 n18909_s6 (
    .F(n18909_11),
    .I0(memory_arbitration_isValid),
    .I1(execute_to_memory_BRANCH_DO),
    .I2(execute_to_memory_BRANCH_CALC[1]),
    .I3(DBusCachedPlugin_exceptionBus_valid) 
);
defparam n18909_s6.INIT=16'h007F;
  LUT4 memory_DivPlugin_rs1_31_s4 (
    .F(memory_DivPlugin_rs1_31_10),
    .I0(memory_DivPlugin_div_done),
    .I1(execute_to_memory_IS_DIV),
    .I2(memory_arbitration_isValid),
    .I3(memory_to_writeBack_INSTRUCTION_29_8) 
);
defparam memory_DivPlugin_rs1_31_s4.INIT=16'hFF40;
  LUT3 _zz_decode_RS2_25_s5 (
    .F(_zz_decode_RS2_25_9),
    .I0(execute_arbitration_isValid),
    .I1(decode_to_execute_IS_CSR),
    .I2(_zz_CsrPlugin_csrMapping_writeDataSignal_25_4) 
);
defparam _zz_decode_RS2_25_s5.INIT=8'h80;
  LUT4 _zz_decode_RS2_1_s6 (
    .F(_zz_decode_RS2[1]),
    .I0(_zz_decode_RS2_1_4),
    .I1(_zz_decode_RS2_1_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_1_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_2_s6 (
    .F(_zz_decode_RS2[2]),
    .I0(_zz_decode_RS2_2_4),
    .I1(_zz_decode_RS2_2_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_2_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_3_s8 (
    .F(_zz_decode_RS2[3]),
    .I0(_zz_decode_RS2_3_4),
    .I1(_zz_decode_RS2_3_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_3_s8.INIT=16'h3555;
  LUT4 _zz_decode_RS2_4_s5 (
    .F(_zz_decode_RS2[4]),
    .I0(_zz_decode_RS2_4_4),
    .I1(_zz_decode_RS2_4_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_4_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_5_s5 (
    .F(_zz_decode_RS2[5]),
    .I0(_zz_decode_RS2_5_4),
    .I1(_zz_decode_RS2_5_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_5_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_6_s5 (
    .F(_zz_decode_RS2[6]),
    .I0(_zz_decode_RS2_6_4),
    .I1(_zz_decode_RS2_6_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_6_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_7_s6 (
    .F(_zz_decode_RS2[7]),
    .I0(_zz_decode_RS2_7_4),
    .I1(_zz_decode_RS2_7_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_7_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_8_s5 (
    .F(_zz_decode_RS2[8]),
    .I0(_zz_decode_RS2_8_4),
    .I1(_zz_decode_RS2_8_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_8_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_9_s5 (
    .F(_zz_decode_RS2[9]),
    .I0(_zz_decode_RS2_9_4),
    .I1(_zz_decode_RS2_9_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_9_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_10_s5 (
    .F(_zz_decode_RS2[10]),
    .I0(_zz_decode_RS2_10_4),
    .I1(_zz_decode_RS2_10_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_10_s5.INIT=16'h3555;
  LUT4 _zz_decode_RS2_11_s7 (
    .F(_zz_decode_RS2[11]),
    .I0(_zz_decode_RS2_11_4),
    .I1(_zz_decode_RS2_11_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_11_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_12_s7 (
    .F(_zz_decode_RS2[12]),
    .I0(_zz_decode_RS2_12_4),
    .I1(_zz_decode_RS2_12_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_12_s7.INIT=16'h3555;
  LUT4 _zz_decode_RS2_13_s6 (
    .F(_zz_decode_RS2[13]),
    .I0(_zz_decode_RS2_13_4),
    .I1(_zz_decode_RS2_13_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_13_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_14_s6 (
    .F(_zz_decode_RS2[14]),
    .I0(_zz_decode_RS2_14_4),
    .I1(_zz_decode_RS2_14_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_14_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_15_s6 (
    .F(_zz_decode_RS2[15]),
    .I0(_zz_decode_RS2_15_4),
    .I1(_zz_decode_RS2_15_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_15_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_17_s6 (
    .F(_zz_decode_RS2[17]),
    .I0(_zz_decode_RS2_17_4),
    .I1(_zz_decode_RS2_17_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_17_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_22_s6 (
    .F(_zz_decode_RS2[22]),
    .I0(_zz_decode_RS2_22_4),
    .I1(_zz_decode_RS2_22_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_22_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_24_s6 (
    .F(_zz_decode_RS2[24]),
    .I0(_zz_decode_RS2_24_4),
    .I1(_zz_decode_RS2_24_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_24_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_26_s6 (
    .F(_zz_decode_RS2[26]),
    .I0(_zz_decode_RS2_26_4),
    .I1(_zz_decode_RS2_26_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_26_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_27_s6 (
    .F(_zz_decode_RS2[27]),
    .I0(_zz_decode_RS2_27_4),
    .I1(_zz_decode_RS2_27_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_27_s6.INIT=16'h3555;
  LUT4 _zz_decode_RS2_31_s8 (
    .F(_zz_decode_RS2[31]),
    .I0(_zz_decode_RS2_31_4),
    .I1(_zz_decode_RS2_31_5),
    .I2(execute_arbitration_isValid),
    .I3(decode_to_execute_IS_CSR) 
);
defparam _zz_decode_RS2_31_s8.INIT=16'h3555;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s34 (
    .F(IBusCachedPlugin_fetchPc_output_fire_38),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]),
    .I3(IBusCachedPlugin_fetchPc_output_fire_10) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s34.INIT=16'hBF00;
  LUT4 n18875_s4 (
    .F(n18875_9),
    .I0(decode_to_execute_ENV_CTRL[0]),
    .I1(execute_arbitration_isValid),
    .I2(decode_to_execute_ENV_CTRL[1]),
    .I3(n18909_11) 
);
defparam n18875_s4.INIT=16'h4000;
  LUT4 _zz_decode_RS2_2_8_s6 (
    .F(_zz_decode_RS2_2_8_10),
    .I0(writeBack_MulPlugin_result[40]),
    .I1(memory_to_writeBack_MUL_LOW[8]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_8_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_9_s5 (
    .F(_zz_decode_RS2_2_9_9),
    .I0(writeBack_MulPlugin_result[41]),
    .I1(memory_to_writeBack_MUL_LOW[9]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_9_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_10_s6 (
    .F(_zz_decode_RS2_2_10_10),
    .I0(writeBack_MulPlugin_result[42]),
    .I1(memory_to_writeBack_MUL_LOW[10]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_10_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_11_s6 (
    .F(_zz_decode_RS2_2_11_10),
    .I0(writeBack_MulPlugin_result[43]),
    .I1(memory_to_writeBack_MUL_LOW[11]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_11_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_12_s6 (
    .F(_zz_decode_RS2_2_12_10),
    .I0(writeBack_MulPlugin_result[44]),
    .I1(memory_to_writeBack_MUL_LOW[12]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_12_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_13_s6 (
    .F(_zz_decode_RS2_2_13_10),
    .I0(writeBack_MulPlugin_result[45]),
    .I1(memory_to_writeBack_MUL_LOW[13]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_13_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_14_s6 (
    .F(_zz_decode_RS2_2_14_10),
    .I0(writeBack_MulPlugin_result[46]),
    .I1(memory_to_writeBack_MUL_LOW[14]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_14_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_17_s7 (
    .F(_zz_decode_RS2_2_17_12),
    .I0(writeBack_MulPlugin_result[49]),
    .I1(memory_to_writeBack_MUL_LOW[17]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_17_s7.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_24_s5 (
    .F(_zz_decode_RS2_2_24_9),
    .I0(writeBack_MulPlugin_result[56]),
    .I1(memory_to_writeBack_MUL_LOW[24]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_24_s5.INIT=16'h5553;
  LUT3 _zz_decode_RS2_2_27_s10 (
    .F(_zz_decode_RS2_2_27_14),
    .I0(memory_to_writeBack_INSTRUCTION[14]),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_27_s10.INIT=8'h01;
  LUT4 _zz_decode_RS2_2_0_s5 (
    .F(_zz_decode_RS2_2_0_9),
    .I0(writeBack_MulPlugin_result[32]),
    .I1(memory_to_writeBack_MUL_LOW[0]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_0_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_1_s6 (
    .F(_zz_decode_RS2_2_1_10),
    .I0(writeBack_MulPlugin_result[33]),
    .I1(memory_to_writeBack_MUL_LOW[1]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_1_s6.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_3_s5 (
    .F(_zz_decode_RS2_2_3_9),
    .I0(writeBack_MulPlugin_result[35]),
    .I1(memory_to_writeBack_MUL_LOW[3]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_3_s5.INIT=16'h5553;
  LUT4 _zz_decode_RS2_2_4_s6 (
    .F(_zz_decode_RS2_2_4_10),
    .I0(writeBack_MulPlugin_result[36]),
    .I1(memory_to_writeBack_MUL_LOW[4]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_4_s6.INIT=16'h5553;
  LUT3 _zz_decode_RS2_2_8_s7 (
    .F(_zz_decode_RS2_2_8_12),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_8_6) 
);
defparam _zz_decode_RS2_2_8_s7.INIT=8'hE0;
  LUT4 _zz_decode_RS2_2_10_s7 (
    .F(_zz_decode_RS2_2_10_12),
    .I0(_zz_decode_RS2_2_10_6),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_10_s7.INIT=16'hAB00;
  LUT4 _zz_decode_RS2_2_11_s7 (
    .F(_zz_decode_RS2_2_11_12),
    .I0(_zz_decode_RS2_2_11_6),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_11_s7.INIT=16'hAB00;
  LUT4 _zz_decode_RS2_2_12_s7 (
    .F(_zz_decode_RS2_2_12_12),
    .I0(_zz_decode_RS2_2_12_6),
    .I1(stageB_request_size[0]),
    .I2(stageB_request_size[1]),
    .I3(_zz_decode_RS2_2_22_10) 
);
defparam _zz_decode_RS2_2_12_s7.INIT=16'hAB00;
  LUT4 _zz_decode_RS2_2_13_s7 (
    .F(_zz_decode_RS2_2_13_12),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_13_6),
    .I3(_zz_decode_RS2_2_13_7) 
);
defparam _zz_decode_RS2_2_13_s7.INIT=16'h000E;
  LUT3 _zz_decode_RS2_2_14_s7 (
    .F(_zz_decode_RS2_2_14_12),
    .I0(stageB_request_size[0]),
    .I1(stageB_request_size[1]),
    .I2(_zz_decode_RS2_2_14_6) 
);
defparam _zz_decode_RS2_2_14_s7.INIT=8'h0E;
  LUT4 _zz_decode_RS2_2_31_s8 (
    .F(_zz_decode_RS2_2_31_12),
    .I0(writeBack_MulPlugin_result[63]),
    .I1(memory_to_writeBack_MUL_LOW[31]),
    .I2(stageB_request_size[0]),
    .I3(stageB_request_size[1]) 
);
defparam _zz_decode_RS2_2_31_s8.INIT=16'h5553;
  LUT4 IBusCachedPlugin_fetchPc_output_fire_s35 (
    .F(IBusCachedPlugin_fetchPc_output_fire_40),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(stageB_unaligned),
    .I3(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack) 
);
defparam IBusCachedPlugin_fetchPc_output_fire_s35.INIT=16'h007F;
  LUT4 _zz_decode_RS2_2_28_s5 (
    .F(_zz_decode_RS2_2_28_9),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_28_7),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_28_s5.INIT=16'hD000;
  LUT4 _zz_decode_RS2_2_29_s5 (
    .F(_zz_decode_RS2_2_29_9),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_29_7),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_29_s5.INIT=16'hD000;
  LUT4 _zz_decode_RS2_2_30_s9 (
    .F(_zz_decode_RS2_2_30_13),
    .I0(stageB_request_size[1]),
    .I1(_zz_decode_RS2_2_30_11),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_30_s9.INIT=16'hD000;
  LUT3 _zz_decode_RS2_2_31_s9 (
    .F(_zz_decode_RS2_2_31_14),
    .I0(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_31_s9.INIT=8'h15;
  LUT4 _zz_decode_RS2_2_18_s5 (
    .F(_zz_decode_RS2_2_18_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_18_s5.INIT=16'h00F8;
  LUT4 _zz_decode_RS2_2_19_s5 (
    .F(_zz_decode_RS2_2_19_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_19_s5.INIT=16'h00F8;
  LUT4 _zz_decode_RS2_2_20_s5 (
    .F(_zz_decode_RS2_2_20_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_20_s5.INIT=16'h00F8;
  LUT4 _zz_decode_RS2_2_21_s5 (
    .F(_zz_decode_RS2_2_21_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_21_s5.INIT=16'h00F8;
  LUT3 _zz_decode_RS2_2_22_s6 (
    .F(_zz_decode_RS2_2_22_10),
    .I0(memory_to_writeBack_IS_MUL),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE) 
);
defparam _zz_decode_RS2_2_22_s6.INIT=8'h40;
  LUT4 _zz_decode_RS2_2_25_s5 (
    .F(_zz_decode_RS2_2_25_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_25_s5.INIT=16'h00F8;
  LUT4 _zz_decode_RS2_2_26_s5 (
    .F(_zz_decode_RS2_2_26_9),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_26_s5.INIT=16'h00F8;
  LUT4 _zz_decode_RS2_2_27_s11 (
    .F(_zz_decode_RS2_2_27_16),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .I3(_zz_decode_RS2_2_31_4) 
);
defparam _zz_decode_RS2_2_27_s11.INIT=16'h00F8;
  LUT4 memory_to_writeBack_INSTRUCTION_29_s3 (
    .F(memory_to_writeBack_INSTRUCTION_29_8),
    .I0(n19216_5),
    .I1(writeBack_arbitration_isValid),
    .I2(memory_to_writeBack_MEMORY_ENABLE),
    .I3(n19216_6) 
);
defparam memory_to_writeBack_INSTRUCTION_29_s3.INIT=16'hBFFF;
  LUT4 _zz_decode_RS2_2_0_s6 (
    .F(_zz_decode_RS2_2[0]),
    .I0(_zz_decode_RS2_2_0_4),
    .I1(_zz_decode_RS2_2_0_9),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_0_s6.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_1_s7 (
    .F(_zz_decode_RS2_2[1]),
    .I0(_zz_decode_RS2_2_1_4),
    .I1(_zz_decode_RS2_2_1_10),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_1_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_3_s6 (
    .F(_zz_decode_RS2_2[3]),
    .I0(_zz_decode_RS2_2_3_4),
    .I1(_zz_decode_RS2_2_3_9),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_3_s6.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_4_s7 (
    .F(_zz_decode_RS2_2[4]),
    .I0(_zz_decode_RS2_2_4_4),
    .I1(_zz_decode_RS2_2_4_10),
    .I2(writeBack_arbitration_isValid),
    .I3(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_4_s7.INIT=16'h3AAA;
  LUT4 _zz_decode_RS2_2_31_s10 (
    .F(_zz_decode_RS2_2[31]),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_IS_MUL),
    .I2(_zz_decode_RS2_2_31_12),
    .I3(_zz_decode_RS2_2_31_6) 
);
defparam _zz_decode_RS2_2_31_s10.INIT=16'hFF08;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s576 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_679),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SRC1[16]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s576.INIT=16'h5355;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s577 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_681),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SRC1[16]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s577.INIT=16'h3533;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s578 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_683),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SRC1[24]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s578.INIT=16'h3533;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s579 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_685),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s579.INIT=8'h40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s580 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_687),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC2_4[0]),
    .I3(_zz_execute_SRC1[21]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s580.INIT=16'hF400;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s581 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_689),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s581.INIT=8'h8A;
  LUT3 execute_FullBarrelShifterPlugin_reversed_0_s582 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_691),
    .I0(_zz_execute_SRC2_4[0]),
    .I1(decode_to_execute_SHIFT_CTRL[1]),
    .I2(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s582.INIT=8'h10;
  LUT4 _zz_execute_SHIFT_RIGHT_1_31_s1 (
    .F(_zz_execute_SHIFT_RIGHT_1_31_5),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC1[31]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam _zz_execute_SHIFT_RIGHT_1_31_s1.INIT=16'hCACC;
  LUT4 execute_FullBarrelShifterPlugin_reversed_15_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[15]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[16]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_15_s1.INIT=16'hFB40;
  LUT4 execute_FullBarrelShifterPlugin_reversed_16_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[16]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[16]),
    .I3(_zz_execute_SRC1[15]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_16_s1.INIT=16'hF4B0;
  LUT4 execute_FullBarrelShifterPlugin_reversed_30_s1 (
    .F(execute_FullBarrelShifterPlugin_reversed[30]),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(_zz_execute_SRC1[30]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_30_s1.INIT=16'hFB40;
  LUT4 n11_s3 (
    .F(n11_8),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n11_s3.INIT=16'h3533;
  LUT4 n11_s4 (
    .F(n11_10),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[20]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam n11_s4.INIT=16'h04BF;
  LUT4 n21_s3 (
    .F(n21_7),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[20]),
    .I3(_zz_execute_SRC1[11]) 
);
defparam n21_s3.INIT=16'h0B4F;
  LUT4 n21_s4 (
    .F(n21_9),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC1[10]),
    .I2(decode_to_execute_SHIFT_CTRL[1]),
    .I3(decode_to_execute_SHIFT_CTRL[0]) 
);
defparam n21_s4.INIT=16'h5355;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[19]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam n12_s2.INIT=16'h04BF;
  LUT4 n20_s2 (
    .F(n20_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[19]),
    .I3(_zz_execute_SRC1[12]) 
);
defparam n20_s2.INIT=16'h0B4F;
  LUT4 n13_s2 (
    .F(n13_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[18]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam n13_s2.INIT=16'h04BF;
  LUT4 n19_s2 (
    .F(n19_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[18]),
    .I3(_zz_execute_SRC1[13]) 
);
defparam n19_s2.INIT=16'h0B4F;
  LUT4 n14_s2 (
    .F(n14_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[17]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam n14_s2.INIT=16'h04BF;
  LUT4 n18_s2 (
    .F(n18_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[17]),
    .I3(_zz_execute_SRC1[14]) 
);
defparam n18_s2.INIT=16'h0B4F;
  LUT4 n30_s2 (
    .F(n30_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam n30_s2.INIT=16'h04BF;
  LUT4 n2_s68 (
    .F(n2_73),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[2]),
    .I3(_zz_execute_SRC1[29]) 
);
defparam n2_s68.INIT=16'h0B4F;
  LUT4 n2_s69 (
    .F(n2_75),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1_1_9),
    .I3(_zz_execute_SRC1[30]) 
);
defparam n2_s69.INIT=16'hF4B0;
  LUT4 n3_s3 (
    .F(n3_8),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n3_s3.INIT=16'h04BF;
  LUT4 n29_s2 (
    .F(n29_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[28]),
    .I3(_zz_execute_SRC1_3_9) 
);
defparam n29_s2.INIT=16'h0B4F;
  LUT4 n4_s2 (
    .F(n4_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[27]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n4_s2.INIT=16'h04BF;
  LUT4 n28_s2 (
    .F(n28_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[27]),
    .I3(_zz_execute_SRC1_4_9) 
);
defparam n28_s2.INIT=16'h0B4F;
  LUT4 n5_s2 (
    .F(n5_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[26]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam n5_s2.INIT=16'h04BF;
  LUT4 n27_s2 (
    .F(n27_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[26]),
    .I3(_zz_execute_SRC1[5]) 
);
defparam n27_s2.INIT=16'h0B4F;
  LUT4 n6_s2 (
    .F(n6_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[25]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam n6_s2.INIT=16'h04BF;
  LUT4 n26_s2 (
    .F(n26_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[25]),
    .I3(_zz_execute_SRC1[6]) 
);
defparam n26_s2.INIT=16'h0B4F;
  LUT4 n7_s2 (
    .F(n7_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[24]),
    .I3(_zz_execute_SRC1[7]) 
);
defparam n7_s2.INIT=16'h04BF;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[23]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam n8_s2.INIT=16'h04BF;
  LUT4 n24_s2 (
    .F(n24_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[23]),
    .I3(_zz_execute_SRC1[8]) 
);
defparam n24_s2.INIT=16'h0B4F;
  LUT4 n9_s2 (
    .F(n9_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[22]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam n9_s2.INIT=16'h04BF;
  LUT4 n23_s2 (
    .F(n23_6),
    .I0(decode_to_execute_SHIFT_CTRL[1]),
    .I1(decode_to_execute_SHIFT_CTRL[0]),
    .I2(_zz_execute_SRC1[22]),
    .I3(_zz_execute_SRC1[9]) 
);
defparam n23_s2.INIT=16'h0B4F;
  LUT4 n24511_s5 (
    .F(n24511_9),
    .I0(lineLoader_valid),
    .I1(lineLoader_flushPending),
    .I2(decodeStage_hit_valid),
    .I3(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam n24511_s5.INIT=16'h1011;
  LUT4 IBusCachedPlugin_fetchPc_pc_13_s7 (
    .F(IBusCachedPlugin_fetchPc_pc_13_11),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_pc_13_s7.INIT=16'hBF00;
  LUT3 IBusCachedPlugin_fetchPc_pc_26_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_26_14),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_26_s9.INIT=8'h20;
  LUT3 IBusCachedPlugin_fetchPc_pc_27_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_27_14),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_27_s9.INIT=8'h20;
  LUT3 IBusCachedPlugin_fetchPc_pc_29_s9 (
    .F(IBusCachedPlugin_fetchPc_pc_29_14),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_29_s9.INIT=8'h20;
  LUT3 IBusCachedPlugin_fetchPc_pc_30_s15 (
    .F(IBusCachedPlugin_fetchPc_pc_30_22),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam IBusCachedPlugin_fetchPc_pc_30_s15.INIT=8'h20;
  LUT4 IBusCachedPlugin_fetchPc_inc_s4 (
    .F(IBusCachedPlugin_fetchPc_inc_10),
    .I0(decode_INSTRUCTION_ANTICIPATED_24_6),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(IBusCachedPlugin_fetchPc_pc_31_19) 
);
defparam IBusCachedPlugin_fetchPc_inc_s4.INIT=16'hBAFF;
  LUT3 IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3 (
    .F(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I2(decode_INSTRUCTION_ANTICIPATED_24_6) 
);
defparam IBusCachedPlugin_iBusRsp_stages_2_input_ready_s3.INIT=8'hB0;
  LUT4 n17863_s2 (
    .F(n17863_7),
    .I0(execute_arbitration_isValid),
    .I1(n19216_4),
    .I2(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I3(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam n17863_s2.INIT=16'h8000;
  LUT3 execute_arbitration_isValid_s4 (
    .F(execute_arbitration_isValid_10),
    .I0(n19216_4),
    .I1(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I2(IBusCachedPlugin_fetchPc_output_fire_38) 
);
defparam execute_arbitration_isValid_s4.INIT=8'h8F;
  LUT3 decode_REGFILE_WRITE_VALID_s5 (
    .F(decode_REGFILE_WRITE_VALID_9),
    .I0(n19216_4),
    .I1(CsrPlugin_pipelineLiberator_pcValids_0_7),
    .I2(decode_REGFILE_WRITE_VALID_6) 
);
defparam decode_REGFILE_WRITE_VALID_s5.INIT=8'h80;
  LUT4 n19146_s3 (
    .F(n19146_7),
    .I0(CsrPlugin_mcause_interrupt),
    .I1(CsrPlugin_hadException),
    .I2(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I3(when_CsrPlugin_l1390_4) 
);
defparam n19146_s3.INIT=16'h2322;
  LUT3 when_CsrPlugin_l1390_s2 (
    .F(when_CsrPlugin_l1390),
    .I0(CsrPlugin_hadException),
    .I1(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .I2(when_CsrPlugin_l1390_4) 
);
defparam when_CsrPlugin_l1390_s2.INIT=8'hBA;
  LUT4 n20108_s3 (
    .F(n20108_7),
    .I0(decode_to_execute_IS_RS1_SIGNED),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .I2(n19216_4),
    .I3(CsrPlugin_pipelineLiberator_pcValids_0_7) 
);
defparam n20108_s3.INIT=16'h3AAA;
  LUT2 decode_to_execute_PC_31_s3 (
    .F(decode_to_execute_PC_31_8),
    .I0(n19216_4),
    .I1(CsrPlugin_pipelineLiberator_pcValids_0_7) 
);
defparam decode_to_execute_PC_31_s3.INIT=4'h8;
  LUT4 when_IBusCachedPlugin_l256_s2 (
    .F(when_IBusCachedPlugin_l256_7),
    .I0(lineLoader_valid),
    .I1(decodeStage_hit_valid),
    .I2(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .I3(lineLoader_write_tag_0_valid_5) 
);
defparam when_IBusCachedPlugin_l256_s2.INIT=16'h30BA;
  LUT2 when_IBusCachedPlugin_l256_s3 (
    .F(when_IBusCachedPlugin_l256),
    .I0(decodeStage_hit_valid),
    .I1(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid) 
);
defparam when_IBusCachedPlugin_l256_s3.INIT=4'h4;
  LUT3 n19345_s6 (
    .F(n19345_11),
    .I0(decode_to_execute_IS_RS1_SIGNED),
    .I1(execute_RS1[31]),
    .I2(decode_to_execute_IS_DIV) 
);
defparam n19345_s6.INIT=8'h4C;
  LUT3 _zz_decode_RS2_2_23_s7 (
    .F(_zz_decode_RS2_2_23_13),
    .I0(writeBack_arbitration_isValid),
    .I1(memory_to_writeBack_MEMORY_ENABLE),
    .I2(memory_to_writeBack_IS_MUL) 
);
defparam _zz_decode_RS2_2_23_s7.INIT=8'h57;
  LUT4 _zz__zz_decode_IS_RS2_SIGNED_15_s5 (
    .F(_zz__zz_decode_IS_RS2_SIGNED_15),
    .I0(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .I2(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .I3(_zz__zz_decode_IS_RS2_SIGNED_15_7) 
);
defparam _zz__zz_decode_IS_RS2_SIGNED_15_s5.INIT=16'h2000;
  LUT4 execute_FullBarrelShifterPlugin_reversed_0_s583 (
    .F(execute_FullBarrelShifterPlugin_reversed_0_693),
    .I0(_zz_execute_SRC2_4[1]),
    .I1(_zz_execute_SRC2_4[4]),
    .I2(_zz_execute_SRC2_4[3]),
    .I3(_zz_execute_SRC2_4[2]) 
);
defparam execute_FullBarrelShifterPlugin_reversed_0_s583.INIT=16'h0008;
  DFFRE IBusCachedPlugin_fetchPc_pcReg_31_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[31]),
    .D(IBusCachedPlugin_fetchPc_pc[31]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_30_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[30]),
    .D(IBusCachedPlugin_fetchPc_pc[30]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_29_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[29]),
    .D(IBusCachedPlugin_fetchPc_pc[29]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_28_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[28]),
    .D(IBusCachedPlugin_fetchPc_pc[28]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_27_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[27]),
    .D(IBusCachedPlugin_fetchPc_pc[27]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_26_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[26]),
    .D(IBusCachedPlugin_fetchPc_pc[26]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_25_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[25]),
    .D(IBusCachedPlugin_fetchPc_pc[25]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_24_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[24]),
    .D(IBusCachedPlugin_fetchPc_pc[24]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_23_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[23]),
    .D(IBusCachedPlugin_fetchPc_pc[23]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_22_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[22]),
    .D(IBusCachedPlugin_fetchPc_pc[22]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_21_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[21]),
    .D(IBusCachedPlugin_fetchPc_pc[21]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_20_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[20]),
    .D(IBusCachedPlugin_fetchPc_pc[20]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_19_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[19]),
    .D(IBusCachedPlugin_fetchPc_pc[19]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_18_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[18]),
    .D(IBusCachedPlugin_fetchPc_pc[18]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_17_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[17]),
    .D(IBusCachedPlugin_fetchPc_pc[17]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_16_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[16]),
    .D(IBusCachedPlugin_fetchPc_pc[16]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_15_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[15]),
    .D(IBusCachedPlugin_fetchPc_pc[15]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_14_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[14]),
    .D(IBusCachedPlugin_fetchPc_pc[14]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_13_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[13]),
    .D(IBusCachedPlugin_fetchPc_pc[13]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_12_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[12]),
    .D(IBusCachedPlugin_fetchPc_pc[12]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_11_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[11]),
    .D(IBusCachedPlugin_fetchPc_pc[11]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_10_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[10]),
    .D(IBusCachedPlugin_fetchPc_pc[10]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_9_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[9]),
    .D(IBusCachedPlugin_fetchPc_pc[9]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_8_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[8]),
    .D(IBusCachedPlugin_fetchPc_pc[8]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_7_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[7]),
    .D(IBusCachedPlugin_fetchPc_pc[7]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_6_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[6]),
    .D(IBusCachedPlugin_fetchPc_pc[6]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_5_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[5]),
    .D(IBusCachedPlugin_fetchPc_pc[5]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_4_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[4]),
    .D(IBusCachedPlugin_fetchPc_pc[4]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_3_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[3]),
    .D(IBusCachedPlugin_fetchPc_pc[3]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFFRE IBusCachedPlugin_fetchPc_pcReg_2_s0 (
    .Q(IBusCachedPlugin_fetchPc_pcReg[2]),
    .D(IBusCachedPlugin_fetchPc_pc[2]),
    .CLK(main_crg_clkout),
    .CE(when_Fetcher_l160),
    .RESET(n8216_5) 
);
  DFF IBusCachedPlugin_fetchPc_booted_s0 (
    .Q(IBusCachedPlugin_fetchPc_booted),
    .D(n18009_7),
    .CLK(main_crg_clkout) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rValidN_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .D(GND),
    .CLK(main_crg_clkout),
    .CE(dataCache_1_io_mem_cmd_valid),
    .SET(n24516_3) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rValid_s0 (
    .Q(main_basesoc_dbus_stb),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_valid),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready),
    .RESET(n8216_5) 
);
  DFFS _zz_10_s0 (
    .Q(_zz_10),
    .D(main_basesoc_reset),
    .CLK(main_crg_clkout),
    .SET(sys_rst) 
);
  DFFR HazardSimplePlugin_writeBackBuffer_valid_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_valid),
    .D(HazardSimplePlugin_writeBackWrites_valid),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFRE CsrPlugin_mie_MEIE_s0 (
    .Q(CsrPlugin_mie_MEIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_crg_clkout),
    .CE(n24471_3),
    .RESET(n8216_5) 
);
  DFFRE CsrPlugin_mie_MTIE_s0 (
    .Q(CsrPlugin_mie_MTIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_crg_clkout),
    .CE(n24471_3),
    .RESET(n8216_5) 
);
  DFFRE CsrPlugin_mie_MSIE_s0 (
    .Q(CsrPlugin_mie_MSIE),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout),
    .CE(n24471_3),
    .RESET(n8216_5) 
);
  DFFR CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_decode),
    .CLK(main_crg_clkout),
    .RESET(n18221_4) 
);
  DFFR CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute),
    .D(n17810_3),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory),
    .D(n17813_3),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_s0 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack),
    .D(n17815_4),
    .CLK(main_crg_clkout),
    .RESET(n24521_3) 
);
  DFFR CsrPlugin_interrupt_valid_s0 (
    .Q(CsrPlugin_interrupt_valid),
    .D(n24444_3),
    .CLK(main_crg_clkout),
    .RESET(n18225_4) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_0_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_0),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_pipelineLiberator_pcValids_0_6),
    .RESET(n24524_3) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_1_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_1),
    .D(CsrPlugin_pipelineLiberator_pcValids_0),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_pipelineLiberator_pcValids_1_9),
    .RESET(n24524_3) 
);
  DFFRE CsrPlugin_pipelineLiberator_pcValids_2_s0 (
    .Q(CsrPlugin_pipelineLiberator_pcValids_2),
    .D(CsrPlugin_pipelineLiberator_pcValids_1),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_pipelineLiberator_pcValids_2_8),
    .RESET(n24524_3) 
);
  DFFR CsrPlugin_hadException_s0 (
    .Q(CsrPlugin_hadException),
    .D(CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFR memory_DivPlugin_div_counter_value_5_s0 (
    .Q(memory_DivPlugin_div_counter_value[5]),
    .D(n16064_1),
    .CLK(main_crg_clkout),
    .RESET(n24913_3) 
);
  DFFR memory_DivPlugin_div_counter_value_4_s0 (
    .Q(memory_DivPlugin_div_counter_value[4]),
    .D(n16065_1),
    .CLK(main_crg_clkout),
    .RESET(n24913_3) 
);
  DFFR memory_DivPlugin_div_counter_value_3_s0 (
    .Q(memory_DivPlugin_div_counter_value[3]),
    .D(n16066_1),
    .CLK(main_crg_clkout),
    .RESET(n24913_3) 
);
  DFFR memory_DivPlugin_div_counter_value_2_s0 (
    .Q(memory_DivPlugin_div_counter_value[2]),
    .D(n16067_1),
    .CLK(main_crg_clkout),
    .RESET(n24913_3) 
);
  DFFR memory_DivPlugin_div_counter_value_1_s0 (
    .Q(memory_DivPlugin_div_counter_value[1]),
    .D(n16068_1),
    .CLK(main_crg_clkout),
    .RESET(n24913_3) 
);
  DFFR memory_DivPlugin_div_counter_value_0_s0 (
    .Q(memory_DivPlugin_div_counter_value[0]),
    .D(n16069_1),
    .CLK(main_crg_clkout),
    .RESET(n24913_3) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_31_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[31]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_30_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[30]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_29_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_28_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_27_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_26_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_25_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_24_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_23_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_22_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_21_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_20_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_19_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_18_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_17_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_16_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_15_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_14_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_13_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_12_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_11_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_10_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_9_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_8_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_7_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_6_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_5_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_4_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_3_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_2_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_1_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[1]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_CsrPlugin_csrMapping_readDataInit_0_s0 (
    .Q(_zz_CsrPlugin_csrMapping_readDataInit[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[0]),
    .CLK(main_crg_clkout),
    .CE(n24474_3),
    .RESET(n8216_5) 
);
  DFFRE _zz_iBusWishbone_ADR_2_s0 (
    .Q(main_basesoc_ibus_adr[2]),
    .D(n17952_4),
    .CLK(main_crg_clkout),
    .CE(n24506_5),
    .RESET(n8216_5) 
);
  DFFRE _zz_iBusWishbone_ADR_1_s0 (
    .Q(main_basesoc_ibus_adr[1]),
    .D(n17953_4),
    .CLK(main_crg_clkout),
    .CE(n24506_5),
    .RESET(n8216_5) 
);
  DFFRE _zz_iBusWishbone_ADR_0_s0 (
    .Q(main_basesoc_ibus_adr[0]),
    .D(n17954_6),
    .CLK(main_crg_clkout),
    .CE(n24506_5),
    .RESET(n8216_5) 
);
  DFFR _zz_iBus_rsp_valid_s0 (
    .Q(_zz_iBus_rsp_valid),
    .D(n24506_5),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFRE _zz_dBusWishbone_ADR_2_s0 (
    .Q(_zz_dBusWishbone_ADR[2]),
    .D(n17967_6),
    .CLK(main_crg_clkout),
    .CE(_zz_dBus_cmd_ready),
    .RESET(n8216_5) 
);
  DFFRE _zz_dBusWishbone_ADR_1_s0 (
    .Q(_zz_dBusWishbone_ADR[1]),
    .D(n17968_6),
    .CLK(main_crg_clkout),
    .CE(_zz_dBus_cmd_ready),
    .RESET(n8216_5) 
);
  DFFRE _zz_dBusWishbone_ADR_0_s0 (
    .Q(_zz_dBusWishbone_ADR_0[0]),
    .D(n17969_7),
    .CLK(main_crg_clkout),
    .CE(_zz_dBus_cmd_ready),
    .RESET(n8216_5) 
);
  DFFR _zz_dBus_rsp_valid_s0 (
    .Q(_zz_dBus_rsp_valid),
    .D(n17975_5),
    .CLK(main_crg_clkout),
    .RESET(n8216_5) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_31_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .D(IBusCachedPlugin_fetchPc_pcReg[31]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .D(IBusCachedPlugin_fetchPc_pcReg[30]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .D(IBusCachedPlugin_fetchPc_pcReg[29]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_28_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .D(IBusCachedPlugin_fetchPc_pcReg[28]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_27_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .D(IBusCachedPlugin_fetchPc_pcReg[27]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_26_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .D(IBusCachedPlugin_fetchPc_pcReg[26]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_25_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .D(IBusCachedPlugin_fetchPc_pcReg[25]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_24_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .D(IBusCachedPlugin_fetchPc_pcReg[24]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_23_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .D(IBusCachedPlugin_fetchPc_pcReg[23]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_22_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .D(IBusCachedPlugin_fetchPc_pcReg[22]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_21_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .D(IBusCachedPlugin_fetchPc_pcReg[21]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .D(IBusCachedPlugin_fetchPc_pcReg[20]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_19_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .D(IBusCachedPlugin_fetchPc_pcReg[19]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .D(IBusCachedPlugin_fetchPc_pcReg[18]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .D(IBusCachedPlugin_fetchPc_pcReg[17]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .D(IBusCachedPlugin_fetchPc_pcReg[16]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .D(IBusCachedPlugin_fetchPc_pcReg[15]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .D(IBusCachedPlugin_fetchPc_pcReg[14]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .D(IBusCachedPlugin_fetchPc_pcReg[13]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .D(IBusCachedPlugin_fetchPc_pcReg[12]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_11_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .D(IBusCachedPlugin_fetchPc_pcReg[11]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_10_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .D(IBusCachedPlugin_fetchPc_pcReg[10]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_9_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .D(IBusCachedPlugin_fetchPc_pcReg[9]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_8_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .D(IBusCachedPlugin_fetchPc_pcReg[8]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_7_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .D(IBusCachedPlugin_fetchPc_pcReg[7]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_6_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .D(IBusCachedPlugin_fetchPc_pcReg[6]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_5_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .D(IBusCachedPlugin_fetchPc_pcReg[5]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_4_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .D(IBusCachedPlugin_fetchPc_pcReg[4]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_3_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .D(IBusCachedPlugin_fetchPc_pcReg[3]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_2_s0 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .D(IBusCachedPlugin_fetchPc_pcReg[2]),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_iBusRsp_stages_2_input_ready) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_wr_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_wr),
    .D(stageB_request_wr),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_4_5) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[31]),
    .D(dataCache_1_io_mem_cmd_payload_address[31]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[30]),
    .D(dataCache_1_io_mem_cmd_payload_address[30]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[29]),
    .D(dataCache_1_io_mem_cmd_payload_address[29]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[28]),
    .D(dataCache_1_io_mem_cmd_payload_address[28]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[27]),
    .D(dataCache_1_io_mem_cmd_payload_address[27]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[26]),
    .D(dataCache_1_io_mem_cmd_payload_address[26]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[25]),
    .D(dataCache_1_io_mem_cmd_payload_address[25]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[24]),
    .D(dataCache_1_io_mem_cmd_payload_address[24]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[23]),
    .D(dataCache_1_io_mem_cmd_payload_address[23]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[22]),
    .D(dataCache_1_io_mem_cmd_payload_address[22]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[21]),
    .D(dataCache_1_io_mem_cmd_payload_address[21]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[20]),
    .D(dataCache_1_io_mem_cmd_payload_address[20]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[19]),
    .D(dataCache_1_io_mem_cmd_payload_address[19]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[18]),
    .D(dataCache_1_io_mem_cmd_payload_address[18]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[17]),
    .D(dataCache_1_io_mem_cmd_payload_address[17]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[16]),
    .D(dataCache_1_io_mem_cmd_payload_address[16]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[15]),
    .D(dataCache_1_io_mem_cmd_payload_address[15]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[14]),
    .D(dataCache_1_io_mem_cmd_payload_address[14]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[13]),
    .D(dataCache_1_io_mem_cmd_payload_address[13]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[12]),
    .D(dataCache_1_io_mem_cmd_payload_address[12]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[11]),
    .D(dataCache_1_io_mem_cmd_payload_address[11]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[10]),
    .D(dataCache_1_io_mem_cmd_payload_address[10]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[9]),
    .D(dataCache_1_io_mem_cmd_payload_address[9]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[8]),
    .D(dataCache_1_io_mem_cmd_payload_address[8]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[7]),
    .D(dataCache_1_io_mem_cmd_payload_address[7]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[6]),
    .D(dataCache_1_io_mem_cmd_payload_address[6]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_address_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[5]),
    .D(dataCache_1_io_mem_cmd_payload_address[5]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[4]),
    .D(stageB_mmuRsp_physicalAddress[4]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_4_5) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[3]),
    .D(stageB_mmuRsp_physicalAddress[3]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_4_5) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_address[2]),
    .D(stageB_mmuRsp_physicalAddress[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_4_5) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_31_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[31]),
    .D(dataCache_1_io_mem_cmd_payload_data[31]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_30_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[30]),
    .D(dataCache_1_io_mem_cmd_payload_data[30]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_29_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[29]),
    .D(dataCache_1_io_mem_cmd_payload_data[29]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_28_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[28]),
    .D(dataCache_1_io_mem_cmd_payload_data[28]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_27_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[27]),
    .D(dataCache_1_io_mem_cmd_payload_data[27]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_26_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[26]),
    .D(dataCache_1_io_mem_cmd_payload_data[26]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_25_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[25]),
    .D(dataCache_1_io_mem_cmd_payload_data[25]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_24_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[24]),
    .D(dataCache_1_io_mem_cmd_payload_data[24]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_23_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[23]),
    .D(dataCache_1_io_mem_cmd_payload_data[23]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_22_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[22]),
    .D(dataCache_1_io_mem_cmd_payload_data[22]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_21_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[21]),
    .D(dataCache_1_io_mem_cmd_payload_data[21]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_20_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[20]),
    .D(dataCache_1_io_mem_cmd_payload_data[20]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_19_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[19]),
    .D(dataCache_1_io_mem_cmd_payload_data[19]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_18_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[18]),
    .D(dataCache_1_io_mem_cmd_payload_data[18]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_17_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[17]),
    .D(dataCache_1_io_mem_cmd_payload_data[17]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_16_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[16]),
    .D(dataCache_1_io_mem_cmd_payload_data[16]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_15_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[15]),
    .D(dataCache_1_io_mem_cmd_payload_data[15]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_14_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[14]),
    .D(dataCache_1_io_mem_cmd_payload_data[14]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_13_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[13]),
    .D(dataCache_1_io_mem_cmd_payload_data[13]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_12_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[12]),
    .D(dataCache_1_io_mem_cmd_payload_data[12]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_11_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[11]),
    .D(dataCache_1_io_mem_cmd_payload_data[11]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_10_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[10]),
    .D(dataCache_1_io_mem_cmd_payload_data[10]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_9_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[9]),
    .D(dataCache_1_io_mem_cmd_payload_data[9]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_8_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[8]),
    .D(dataCache_1_io_mem_cmd_payload_data[8]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_7_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[7]),
    .D(dataCache_1_io_mem_cmd_payload_data[7]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_6_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[6]),
    .D(dataCache_1_io_mem_cmd_payload_data[6]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_5_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[5]),
    .D(dataCache_1_io_mem_cmd_payload_data[5]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[4]),
    .D(dataCache_1_io_mem_cmd_payload_data[4]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[3]),
    .D(dataCache_1_io_mem_cmd_payload_data[3]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[2]),
    .D(dataCache_1_io_mem_cmd_payload_data[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[1]),
    .D(dataCache_1_io_mem_cmd_payload_data[1]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_data_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_data[0]),
    .D(dataCache_1_io_mem_cmd_payload_data[0]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[3]),
    .D(dataCache_1_io_mem_cmd_payload_mask[3]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[2]),
    .D(dataCache_1_io_mem_cmd_payload_mask[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[1]),
    .D(dataCache_1_io_mem_cmd_payload_mask[1]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_mask[0]),
    .D(dataCache_1_io_mem_cmd_payload_mask[0]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[2]),
    .D(n1546_5),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_size_2_7) 
);
  DFFRE toplevel_dataCache_1_io_mem_cmd_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[1]),
    .D(stageB_request_size[1]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .RESET(io_mem_cmd_payload_address_4_5) 
);
  DFFSE toplevel_dataCache_1_io_mem_cmd_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_rData_size[0]),
    .D(stageB_request_size[0]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .SET(io_mem_cmd_payload_address_4_5) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_wr_s0 (
    .Q(main_basesoc_dbus_we),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_wr),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_31_s0 (
    .Q(main_basesoc_dbus_adr[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[31]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_30_s0 (
    .Q(main_basesoc_dbus_adr[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[30]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_29_s0 (
    .Q(main_basesoc_dbus_adr[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[29]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_28_s0 (
    .Q(main_basesoc_dbus_adr[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[28]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_27_s0 (
    .Q(main_basesoc_dbus_adr[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[27]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_26_s0 (
    .Q(main_basesoc_dbus_adr[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[26]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_25_s0 (
    .Q(main_basesoc_dbus_adr[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[25]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_24_s0 (
    .Q(main_basesoc_dbus_adr[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[24]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_23_s0 (
    .Q(main_basesoc_dbus_adr[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[23]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_22_s0 (
    .Q(main_basesoc_dbus_adr[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[22]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_21_s0 (
    .Q(main_basesoc_dbus_adr[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[21]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_20_s0 (
    .Q(main_basesoc_dbus_adr[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[20]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_19_s0 (
    .Q(main_basesoc_dbus_adr[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[19]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_18_s0 (
    .Q(main_basesoc_dbus_adr[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[18]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_17_s0 (
    .Q(main_basesoc_dbus_adr[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[17]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_16_s0 (
    .Q(main_basesoc_dbus_adr[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[16]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_15_s0 (
    .Q(main_basesoc_dbus_adr[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[15]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_14_s0 (
    .Q(main_basesoc_dbus_adr[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[14]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_13_s0 (
    .Q(main_basesoc_dbus_adr[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[13]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_12_s0 (
    .Q(main_basesoc_dbus_adr[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[12]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_11_s0 (
    .Q(main_basesoc_dbus_adr[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[11]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_10_s0 (
    .Q(main_basesoc_dbus_adr[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[10]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_9_s0 (
    .Q(main_basesoc_dbus_adr[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[9]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_8_s0 (
    .Q(main_basesoc_dbus_adr[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[8]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_7_s0 (
    .Q(main_basesoc_dbus_adr[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[7]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_6_s0 (
    .Q(main_basesoc_dbus_adr[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[6]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_5_s0 (
    .Q(main_basesoc_dbus_adr[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[5]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_4_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[4]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[3]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_31_s0 (
    .Q(main_basesoc_dbus_dat_w[31]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[31]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_30_s0 (
    .Q(main_basesoc_dbus_dat_w[30]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[30]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_29_s0 (
    .Q(main_basesoc_dbus_dat_w[29]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[29]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_28_s0 (
    .Q(main_basesoc_dbus_dat_w[28]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[28]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_27_s0 (
    .Q(main_basesoc_dbus_dat_w[27]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[27]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_26_s0 (
    .Q(main_basesoc_dbus_dat_w[26]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[26]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_25_s0 (
    .Q(main_basesoc_dbus_dat_w[25]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[25]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_24_s0 (
    .Q(main_basesoc_dbus_dat_w[24]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[24]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_23_s0 (
    .Q(main_basesoc_dbus_dat_w[23]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[23]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_22_s0 (
    .Q(main_basesoc_dbus_dat_w[22]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[22]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_21_s0 (
    .Q(main_basesoc_dbus_dat_w[21]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[21]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_20_s0 (
    .Q(main_basesoc_dbus_dat_w[20]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[20]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_19_s0 (
    .Q(main_basesoc_dbus_dat_w[19]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[19]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_18_s0 (
    .Q(main_basesoc_dbus_dat_w[18]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[18]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_17_s0 (
    .Q(main_basesoc_dbus_dat_w[17]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[17]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_16_s0 (
    .Q(main_basesoc_dbus_dat_w[16]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[16]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_15_s0 (
    .Q(main_basesoc_dbus_dat_w[15]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[15]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_14_s0 (
    .Q(main_basesoc_dbus_dat_w[14]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[14]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_13_s0 (
    .Q(main_basesoc_dbus_dat_w[13]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[13]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_12_s0 (
    .Q(main_basesoc_dbus_dat_w[12]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[12]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_11_s0 (
    .Q(main_basesoc_dbus_dat_w[11]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[11]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_10_s0 (
    .Q(main_basesoc_dbus_dat_w[10]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[10]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_9_s0 (
    .Q(main_basesoc_dbus_dat_w[9]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[9]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_8_s0 (
    .Q(main_basesoc_dbus_dat_w[8]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[8]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_7_s0 (
    .Q(main_basesoc_dbus_dat_w[7]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[7]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_6_s0 (
    .Q(main_basesoc_dbus_dat_w[6]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[6]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_5_s0 (
    .Q(main_basesoc_dbus_dat_w[5]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[5]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_4_s0 (
    .Q(main_basesoc_dbus_dat_w[4]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[4]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_3_s0 (
    .Q(main_basesoc_dbus_dat_w[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[3]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_2_s0 (
    .Q(main_basesoc_dbus_dat_w[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_1_s0 (
    .Q(main_basesoc_dbus_dat_w[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[1]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data_0_s0 (
    .Q(main_basesoc_dbus_dat_w[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_data[0]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_3_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[3]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[1]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_mask[0]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_2_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[2]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_1_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[1]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFFE toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0 (
    .Q(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .D(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_size[0]),
    .CLK(main_crg_clkout),
    .CE(toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .D(memory_to_writeBack_INSTRUCTION[11]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .D(memory_to_writeBack_INSTRUCTION[10]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .D(memory_to_writeBack_INSTRUCTION[9]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .D(memory_to_writeBack_INSTRUCTION[8]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_address_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .D(memory_to_writeBack_INSTRUCTION[7]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_31_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[31]),
    .D(_zz_decode_RS2_2[31]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_30_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[30]),
    .D(_zz_decode_RS2_2[30]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_29_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[29]),
    .D(_zz_decode_RS2_2[29]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_28_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[28]),
    .D(_zz_decode_RS2_2[28]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_27_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[27]),
    .D(_zz_decode_RS2_2[27]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_26_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[26]),
    .D(_zz_decode_RS2_2[26]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_25_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[25]),
    .D(_zz_decode_RS2_2[25]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_24_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[24]),
    .D(_zz_decode_RS2_2[24]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_23_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[23]),
    .D(_zz_decode_RS2_2[23]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_22_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[22]),
    .D(_zz_decode_RS2_2[22]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_21_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[21]),
    .D(_zz_decode_RS2_2[21]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_20_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[20]),
    .D(_zz_decode_RS2_2[20]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_19_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[19]),
    .D(_zz_decode_RS2_2[19]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_18_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[18]),
    .D(_zz_decode_RS2_2[18]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_17_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[17]),
    .D(_zz_decode_RS2_2[17]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_16_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[16]),
    .D(_zz_decode_RS2_2[16]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_15_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[15]),
    .D(_zz_decode_RS2_2[15]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_14_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[14]),
    .D(_zz_decode_RS2_2[14]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_13_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[13]),
    .D(_zz_decode_RS2_2[13]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_12_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[12]),
    .D(_zz_decode_RS2_2[12]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_11_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[11]),
    .D(_zz_decode_RS2_2[11]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_10_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[10]),
    .D(_zz_decode_RS2_2[10]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_9_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[9]),
    .D(_zz_decode_RS2_2[9]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_8_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[8]),
    .D(_zz_decode_RS2_2[8]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_7_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[7]),
    .D(_zz_decode_RS2_2[7]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_6_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[6]),
    .D(_zz_decode_RS2_2[6]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_5_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[5]),
    .D(_zz_decode_RS2_2[5]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_4_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[4]),
    .D(_zz_decode_RS2_2[4]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_3_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[3]),
    .D(_zz_decode_RS2_2[3]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_2_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[2]),
    .D(_zz_decode_RS2_2[2]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_1_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[1]),
    .D(_zz_decode_RS2_2[1]),
    .CLK(main_crg_clkout) 
);
  DFF HazardSimplePlugin_writeBackBuffer_payload_data_0_s0 (
    .Q(HazardSimplePlugin_writeBackBuffer_payload_data[0]),
    .D(_zz_decode_RS2_2[0]),
    .CLK(main_crg_clkout) 
);
  DFFS CsrPlugin_mip_MEIP_s0 (
    .Q(CsrPlugin_mip_MEIP),
    .D(_zz_externalInterrupt[1]),
    .CLK(main_crg_clkout),
    .SET(_zz_externalInterrupt[0]) 
);
  DFFR CsrPlugin_mip_MSIP_s0 (
    .Q(CsrPlugin_mip_MSIP),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout),
    .RESET(n20653_4) 
);
  DFFSE CsrPlugin_interrupt_code_3_s0 (
    .Q(CsrPlugin_interrupt_code[3]),
    .D(GND),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_interrupt_code_3_6),
    .SET(n18959_4) 
);
  DFFE CsrPlugin_mcause_exceptionCode_3_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[3]),
    .D(CsrPlugin_trapCause[3]),
    .CLK(main_crg_clkout),
    .CE(when_CsrPlugin_l1390) 
);
  DFFE CsrPlugin_mcause_exceptionCode_2_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[2]),
    .D(CsrPlugin_trapCause[2]),
    .CLK(main_crg_clkout),
    .CE(when_CsrPlugin_l1390) 
);
  DFFE CsrPlugin_mcause_exceptionCode_1_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[1]),
    .D(CsrPlugin_trapCause[1]),
    .CLK(main_crg_clkout),
    .CE(when_CsrPlugin_l1390) 
);
  DFFE CsrPlugin_mcause_exceptionCode_0_s0 (
    .Q(CsrPlugin_mcause_exceptionCode[0]),
    .D(CsrPlugin_trapCause[0]),
    .CLK(main_crg_clkout),
    .CE(when_CsrPlugin_l1390) 
);
  DFFE CsrPlugin_mtval_31_s0 (
    .Q(CsrPlugin_mtval[31]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_30_s0 (
    .Q(CsrPlugin_mtval[30]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_29_s0 (
    .Q(CsrPlugin_mtval[29]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_28_s0 (
    .Q(CsrPlugin_mtval[28]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_27_s0 (
    .Q(CsrPlugin_mtval[27]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_26_s0 (
    .Q(CsrPlugin_mtval[26]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_25_s0 (
    .Q(CsrPlugin_mtval[25]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_24_s0 (
    .Q(CsrPlugin_mtval[24]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_23_s0 (
    .Q(CsrPlugin_mtval[23]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_22_s0 (
    .Q(CsrPlugin_mtval[22]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_21_s0 (
    .Q(CsrPlugin_mtval[21]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_20_s0 (
    .Q(CsrPlugin_mtval[20]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_19_s0 (
    .Q(CsrPlugin_mtval[19]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_18_s0 (
    .Q(CsrPlugin_mtval[18]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_17_s0 (
    .Q(CsrPlugin_mtval[17]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_16_s0 (
    .Q(CsrPlugin_mtval[16]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_15_s0 (
    .Q(CsrPlugin_mtval[15]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_14_s0 (
    .Q(CsrPlugin_mtval[14]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_13_s0 (
    .Q(CsrPlugin_mtval[13]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_12_s0 (
    .Q(CsrPlugin_mtval[12]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_11_s0 (
    .Q(CsrPlugin_mtval[11]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_10_s0 (
    .Q(CsrPlugin_mtval[10]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_9_s0 (
    .Q(CsrPlugin_mtval[9]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_8_s0 (
    .Q(CsrPlugin_mtval[8]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_7_s0 (
    .Q(CsrPlugin_mtval[7]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_6_s0 (
    .Q(CsrPlugin_mtval[6]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_5_s0 (
    .Q(CsrPlugin_mtval[5]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_4_s0 (
    .Q(CsrPlugin_mtval[4]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_3_s0 (
    .Q(CsrPlugin_mtval[3]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_2_s0 (
    .Q(CsrPlugin_mtval[2]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_1_s0 (
    .Q(CsrPlugin_mtval[1]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFE CsrPlugin_mtval_0_s0 (
    .Q(CsrPlugin_mtval[0]),
    .D(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_hadException) 
);
  DFFRE memory_DivPlugin_div_done_s0 (
    .Q(memory_DivPlugin_div_done),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(when_MulDivIterativePlugin_l126),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_31_s0 (
    .Q(memory_DivPlugin_accumulator[31]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[31]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_30_s0 (
    .Q(memory_DivPlugin_accumulator[30]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[30]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_29_s0 (
    .Q(memory_DivPlugin_accumulator[29]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[29]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_28_s0 (
    .Q(memory_DivPlugin_accumulator[28]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[28]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_27_s0 (
    .Q(memory_DivPlugin_accumulator[27]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[27]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_26_s0 (
    .Q(memory_DivPlugin_accumulator[26]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[26]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_25_s0 (
    .Q(memory_DivPlugin_accumulator[25]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[25]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_24_s0 (
    .Q(memory_DivPlugin_accumulator[24]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[24]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_23_s0 (
    .Q(memory_DivPlugin_accumulator[23]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[23]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_22_s0 (
    .Q(memory_DivPlugin_accumulator[22]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[22]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_21_s0 (
    .Q(memory_DivPlugin_accumulator[21]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[21]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_20_s0 (
    .Q(memory_DivPlugin_accumulator[20]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[20]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_19_s0 (
    .Q(memory_DivPlugin_accumulator[19]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[19]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_18_s0 (
    .Q(memory_DivPlugin_accumulator[18]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[18]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_17_s0 (
    .Q(memory_DivPlugin_accumulator[17]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[17]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_16_s0 (
    .Q(memory_DivPlugin_accumulator[16]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[16]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_15_s0 (
    .Q(memory_DivPlugin_accumulator[15]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[15]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_14_s0 (
    .Q(memory_DivPlugin_accumulator[14]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[14]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_13_s0 (
    .Q(memory_DivPlugin_accumulator[13]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[13]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_12_s0 (
    .Q(memory_DivPlugin_accumulator[12]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[12]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_11_s0 (
    .Q(memory_DivPlugin_accumulator[11]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[11]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_10_s0 (
    .Q(memory_DivPlugin_accumulator[10]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[10]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_9_s0 (
    .Q(memory_DivPlugin_accumulator[9]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[9]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_8_s0 (
    .Q(memory_DivPlugin_accumulator[8]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[8]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_7_s0 (
    .Q(memory_DivPlugin_accumulator[7]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[7]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_6_s0 (
    .Q(memory_DivPlugin_accumulator[6]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[6]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_5_s0 (
    .Q(memory_DivPlugin_accumulator[5]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[5]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_4_s0 (
    .Q(memory_DivPlugin_accumulator[4]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[4]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_3_s0 (
    .Q(memory_DivPlugin_accumulator[3]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[3]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_2_s0 (
    .Q(memory_DivPlugin_accumulator[2]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[2]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_1_s0 (
    .Q(memory_DivPlugin_accumulator[1]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[1]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFRE memory_DivPlugin_accumulator_0_s0 (
    .Q(memory_DivPlugin_accumulator[0]),
    .D(memory_DivPlugin_div_stage_0_outRemainder[0]),
    .CLK(main_crg_clkout),
    .CE(n24749_4),
    .RESET(n19216_4) 
);
  DFFE memory_DivPlugin_div_result_31_s0 (
    .Q(memory_DivPlugin_div_result[31]),
    .D(_zz_memory_DivPlugin_div_result_3[31]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_30_s0 (
    .Q(memory_DivPlugin_div_result[30]),
    .D(_zz_memory_DivPlugin_div_result_3[30]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_29_s0 (
    .Q(memory_DivPlugin_div_result[29]),
    .D(_zz_memory_DivPlugin_div_result_3[29]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_28_s0 (
    .Q(memory_DivPlugin_div_result[28]),
    .D(_zz_memory_DivPlugin_div_result_3[28]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_27_s0 (
    .Q(memory_DivPlugin_div_result[27]),
    .D(_zz_memory_DivPlugin_div_result_3[27]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_26_s0 (
    .Q(memory_DivPlugin_div_result[26]),
    .D(_zz_memory_DivPlugin_div_result_3[26]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_25_s0 (
    .Q(memory_DivPlugin_div_result[25]),
    .D(_zz_memory_DivPlugin_div_result_3[25]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_24_s0 (
    .Q(memory_DivPlugin_div_result[24]),
    .D(_zz_memory_DivPlugin_div_result_3[24]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_23_s0 (
    .Q(memory_DivPlugin_div_result[23]),
    .D(_zz_memory_DivPlugin_div_result_3[23]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_22_s0 (
    .Q(memory_DivPlugin_div_result[22]),
    .D(_zz_memory_DivPlugin_div_result_3[22]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_21_s0 (
    .Q(memory_DivPlugin_div_result[21]),
    .D(_zz_memory_DivPlugin_div_result_3[21]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_20_s0 (
    .Q(memory_DivPlugin_div_result[20]),
    .D(_zz_memory_DivPlugin_div_result_3[20]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_19_s0 (
    .Q(memory_DivPlugin_div_result[19]),
    .D(_zz_memory_DivPlugin_div_result_3[19]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_18_s0 (
    .Q(memory_DivPlugin_div_result[18]),
    .D(_zz_memory_DivPlugin_div_result_3[18]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_17_s0 (
    .Q(memory_DivPlugin_div_result[17]),
    .D(_zz_memory_DivPlugin_div_result_3[17]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_16_s0 (
    .Q(memory_DivPlugin_div_result[16]),
    .D(_zz_memory_DivPlugin_div_result_3[16]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_15_s0 (
    .Q(memory_DivPlugin_div_result[15]),
    .D(_zz_memory_DivPlugin_div_result_3[15]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_14_s0 (
    .Q(memory_DivPlugin_div_result[14]),
    .D(_zz_memory_DivPlugin_div_result_3[14]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_13_s0 (
    .Q(memory_DivPlugin_div_result[13]),
    .D(_zz_memory_DivPlugin_div_result_3[13]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_12_s0 (
    .Q(memory_DivPlugin_div_result[12]),
    .D(_zz_memory_DivPlugin_div_result_3[12]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_11_s0 (
    .Q(memory_DivPlugin_div_result[11]),
    .D(_zz_memory_DivPlugin_div_result_3[11]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_10_s0 (
    .Q(memory_DivPlugin_div_result[10]),
    .D(_zz_memory_DivPlugin_div_result_3[10]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_9_s0 (
    .Q(memory_DivPlugin_div_result[9]),
    .D(_zz_memory_DivPlugin_div_result_3[9]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_8_s0 (
    .Q(memory_DivPlugin_div_result[8]),
    .D(_zz_memory_DivPlugin_div_result_3[8]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_7_s0 (
    .Q(memory_DivPlugin_div_result[7]),
    .D(_zz_memory_DivPlugin_div_result_3[7]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_6_s0 (
    .Q(memory_DivPlugin_div_result[6]),
    .D(_zz_memory_DivPlugin_div_result_3[6]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_5_s0 (
    .Q(memory_DivPlugin_div_result[5]),
    .D(_zz_memory_DivPlugin_div_result_3[5]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_4_s0 (
    .Q(memory_DivPlugin_div_result[4]),
    .D(_zz_memory_DivPlugin_div_result_3[4]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_3_s0 (
    .Q(memory_DivPlugin_div_result[3]),
    .D(_zz_memory_DivPlugin_div_result_3[3]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_2_s0 (
    .Q(memory_DivPlugin_div_result[2]),
    .D(_zz_memory_DivPlugin_div_result_3[2]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_1_s0 (
    .Q(memory_DivPlugin_div_result[1]),
    .D(_zz_memory_DivPlugin_div_result_3[1]),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_div_result_0_s0 (
    .Q(memory_DivPlugin_div_result[0]),
    .D(_zz_memory_DivPlugin_div_result_3_0_8),
    .CLK(main_crg_clkout),
    .CE(n24813_5) 
);
  DFFE memory_DivPlugin_rs2_31_s0 (
    .Q(memory_DivPlugin_rs2[31]),
    .D(n19606_5),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_30_s0 (
    .Q(memory_DivPlugin_rs2[30]),
    .D(n19607_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_29_s0 (
    .Q(memory_DivPlugin_rs2[29]),
    .D(n19608_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_28_s0 (
    .Q(memory_DivPlugin_rs2[28]),
    .D(n19609_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_27_s0 (
    .Q(memory_DivPlugin_rs2[27]),
    .D(n19610_14),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_26_s0 (
    .Q(memory_DivPlugin_rs2[26]),
    .D(n19611_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_25_s0 (
    .Q(memory_DivPlugin_rs2[25]),
    .D(n19612_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_24_s0 (
    .Q(memory_DivPlugin_rs2[24]),
    .D(n19613_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_23_s0 (
    .Q(memory_DivPlugin_rs2[23]),
    .D(n19614_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_22_s0 (
    .Q(memory_DivPlugin_rs2[22]),
    .D(n19615_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_21_s0 (
    .Q(memory_DivPlugin_rs2[21]),
    .D(n19616_13),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_20_s0 (
    .Q(memory_DivPlugin_rs2[20]),
    .D(n19617_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_19_s0 (
    .Q(memory_DivPlugin_rs2[19]),
    .D(n19618_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_18_s0 (
    .Q(memory_DivPlugin_rs2[18]),
    .D(n19619_11),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_17_s0 (
    .Q(memory_DivPlugin_rs2[17]),
    .D(n19620_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_16_s0 (
    .Q(memory_DivPlugin_rs2[16]),
    .D(n19621_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_15_s0 (
    .Q(memory_DivPlugin_rs2[15]),
    .D(n19622_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_14_s0 (
    .Q(memory_DivPlugin_rs2[14]),
    .D(n19623_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_13_s0 (
    .Q(memory_DivPlugin_rs2[13]),
    .D(n19624_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_12_s0 (
    .Q(memory_DivPlugin_rs2[12]),
    .D(n19625_10),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_11_s0 (
    .Q(memory_DivPlugin_rs2[11]),
    .D(n19626_10),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_10_s0 (
    .Q(memory_DivPlugin_rs2[10]),
    .D(n19627_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_9_s0 (
    .Q(memory_DivPlugin_rs2[9]),
    .D(n19628_10),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_8_s0 (
    .Q(memory_DivPlugin_rs2[8]),
    .D(n19629_10),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_7_s0 (
    .Q(memory_DivPlugin_rs2[7]),
    .D(n19630_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_6_s0 (
    .Q(memory_DivPlugin_rs2[6]),
    .D(n19631_13),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_5_s0 (
    .Q(memory_DivPlugin_rs2[5]),
    .D(n19632_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_4_s0 (
    .Q(memory_DivPlugin_rs2[4]),
    .D(n19633_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_3_s0 (
    .Q(memory_DivPlugin_rs2[3]),
    .D(n19634_7),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_2_s0 (
    .Q(memory_DivPlugin_rs2[2]),
    .D(n19635_10),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_1_s0 (
    .Q(memory_DivPlugin_rs2[1]),
    .D(n19636_9),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_rs2_0_s0 (
    .Q(memory_DivPlugin_rs2[0]),
    .D(execute_RS2[0]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_DivPlugin_div_needRevert_s0 (
    .Q(memory_DivPlugin_div_needRevert),
    .D(n19646_3),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFR externalInterruptArray_regNext_1_s0 (
    .Q(externalInterruptArray_regNext[1]),
    .D(main_basesoc_timer_enable_storage),
    .CLK(main_crg_clkout),
    .RESET(externalInterruptArray_regNext_1_7) 
);
  DFFS externalInterruptArray_regNext_0_s0 (
    .Q(externalInterruptArray_regNext[0]),
    .D(n1225_3),
    .CLK(main_crg_clkout),
    .SET(n1224_3) 
);
  DFFE decode_to_execute_PC_31_s0 (
    .Q(decode_to_execute_PC[31]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_30_s0 (
    .Q(decode_to_execute_PC[30]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_29_s0 (
    .Q(decode_to_execute_PC[29]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_28_s0 (
    .Q(decode_to_execute_PC[28]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_27_s0 (
    .Q(decode_to_execute_PC[27]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_26_s0 (
    .Q(decode_to_execute_PC[26]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_25_s0 (
    .Q(decode_to_execute_PC[25]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_24_s0 (
    .Q(decode_to_execute_PC[24]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_23_s0 (
    .Q(decode_to_execute_PC[23]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_22_s0 (
    .Q(decode_to_execute_PC[22]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_21_s0 (
    .Q(decode_to_execute_PC[21]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_20_s0 (
    .Q(decode_to_execute_PC[20]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_19_s0 (
    .Q(decode_to_execute_PC[19]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_18_s0 (
    .Q(decode_to_execute_PC[18]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_17_s0 (
    .Q(decode_to_execute_PC[17]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_16_s0 (
    .Q(decode_to_execute_PC[16]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_15_s0 (
    .Q(decode_to_execute_PC[15]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_14_s0 (
    .Q(decode_to_execute_PC[14]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_13_s0 (
    .Q(decode_to_execute_PC[13]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_12_s0 (
    .Q(decode_to_execute_PC[12]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_11_s0 (
    .Q(decode_to_execute_PC[11]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_10_s0 (
    .Q(decode_to_execute_PC[10]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_9_s0 (
    .Q(decode_to_execute_PC[9]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_8_s0 (
    .Q(decode_to_execute_PC[8]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_7_s0 (
    .Q(decode_to_execute_PC[7]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_6_s0 (
    .Q(decode_to_execute_PC[6]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_5_s0 (
    .Q(decode_to_execute_PC[5]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_4_s0 (
    .Q(decode_to_execute_PC[4]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_3_s0 (
    .Q(decode_to_execute_PC[3]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_PC_2_s0 (
    .Q(decode_to_execute_PC[2]),
    .D(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_PC_31_s0 (
    .Q(execute_to_memory_PC[31]),
    .D(decode_to_execute_PC[31]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_30_s0 (
    .Q(execute_to_memory_PC[30]),
    .D(decode_to_execute_PC[30]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_29_s0 (
    .Q(execute_to_memory_PC[29]),
    .D(decode_to_execute_PC[29]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_28_s0 (
    .Q(execute_to_memory_PC[28]),
    .D(decode_to_execute_PC[28]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_27_s0 (
    .Q(execute_to_memory_PC[27]),
    .D(decode_to_execute_PC[27]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_26_s0 (
    .Q(execute_to_memory_PC[26]),
    .D(decode_to_execute_PC[26]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_25_s0 (
    .Q(execute_to_memory_PC[25]),
    .D(decode_to_execute_PC[25]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_24_s0 (
    .Q(execute_to_memory_PC[24]),
    .D(decode_to_execute_PC[24]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_23_s0 (
    .Q(execute_to_memory_PC[23]),
    .D(decode_to_execute_PC[23]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_22_s0 (
    .Q(execute_to_memory_PC[22]),
    .D(decode_to_execute_PC[22]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_21_s0 (
    .Q(execute_to_memory_PC[21]),
    .D(decode_to_execute_PC[21]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_20_s0 (
    .Q(execute_to_memory_PC[20]),
    .D(decode_to_execute_PC[20]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_19_s0 (
    .Q(execute_to_memory_PC[19]),
    .D(decode_to_execute_PC[19]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_18_s0 (
    .Q(execute_to_memory_PC[18]),
    .D(decode_to_execute_PC[18]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_17_s0 (
    .Q(execute_to_memory_PC[17]),
    .D(decode_to_execute_PC[17]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_16_s0 (
    .Q(execute_to_memory_PC[16]),
    .D(decode_to_execute_PC[16]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_15_s0 (
    .Q(execute_to_memory_PC[15]),
    .D(decode_to_execute_PC[15]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_14_s0 (
    .Q(execute_to_memory_PC[14]),
    .D(decode_to_execute_PC[14]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_13_s0 (
    .Q(execute_to_memory_PC[13]),
    .D(decode_to_execute_PC[13]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_12_s0 (
    .Q(execute_to_memory_PC[12]),
    .D(decode_to_execute_PC[12]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_11_s0 (
    .Q(execute_to_memory_PC[11]),
    .D(decode_to_execute_PC[11]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_10_s0 (
    .Q(execute_to_memory_PC[10]),
    .D(decode_to_execute_PC[10]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_9_s0 (
    .Q(execute_to_memory_PC[9]),
    .D(decode_to_execute_PC[9]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_8_s0 (
    .Q(execute_to_memory_PC[8]),
    .D(decode_to_execute_PC[8]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_7_s0 (
    .Q(execute_to_memory_PC[7]),
    .D(decode_to_execute_PC[7]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_6_s0 (
    .Q(execute_to_memory_PC[6]),
    .D(decode_to_execute_PC[6]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_5_s0 (
    .Q(execute_to_memory_PC[5]),
    .D(decode_to_execute_PC[5]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_4_s0 (
    .Q(execute_to_memory_PC[4]),
    .D(decode_to_execute_PC[4]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_3_s0 (
    .Q(execute_to_memory_PC[3]),
    .D(decode_to_execute_PC[3]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_PC_2_s0 (
    .Q(execute_to_memory_PC[2]),
    .D(decode_to_execute_PC[2]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_PC_31_s0 (
    .Q(memory_to_writeBack_PC[31]),
    .D(execute_to_memory_PC[31]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_30_s0 (
    .Q(memory_to_writeBack_PC[30]),
    .D(execute_to_memory_PC[30]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_29_s0 (
    .Q(memory_to_writeBack_PC[29]),
    .D(execute_to_memory_PC[29]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_28_s0 (
    .Q(memory_to_writeBack_PC[28]),
    .D(execute_to_memory_PC[28]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_27_s0 (
    .Q(memory_to_writeBack_PC[27]),
    .D(execute_to_memory_PC[27]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_26_s0 (
    .Q(memory_to_writeBack_PC[26]),
    .D(execute_to_memory_PC[26]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_25_s0 (
    .Q(memory_to_writeBack_PC[25]),
    .D(execute_to_memory_PC[25]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_24_s0 (
    .Q(memory_to_writeBack_PC[24]),
    .D(execute_to_memory_PC[24]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_23_s0 (
    .Q(memory_to_writeBack_PC[23]),
    .D(execute_to_memory_PC[23]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_22_s0 (
    .Q(memory_to_writeBack_PC[22]),
    .D(execute_to_memory_PC[22]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_21_s0 (
    .Q(memory_to_writeBack_PC[21]),
    .D(execute_to_memory_PC[21]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_20_s0 (
    .Q(memory_to_writeBack_PC[20]),
    .D(execute_to_memory_PC[20]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_19_s0 (
    .Q(memory_to_writeBack_PC[19]),
    .D(execute_to_memory_PC[19]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_18_s0 (
    .Q(memory_to_writeBack_PC[18]),
    .D(execute_to_memory_PC[18]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_17_s0 (
    .Q(memory_to_writeBack_PC[17]),
    .D(execute_to_memory_PC[17]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_16_s0 (
    .Q(memory_to_writeBack_PC[16]),
    .D(execute_to_memory_PC[16]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_15_s0 (
    .Q(memory_to_writeBack_PC[15]),
    .D(execute_to_memory_PC[15]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_14_s0 (
    .Q(memory_to_writeBack_PC[14]),
    .D(execute_to_memory_PC[14]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_13_s0 (
    .Q(memory_to_writeBack_PC[13]),
    .D(execute_to_memory_PC[13]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_12_s0 (
    .Q(memory_to_writeBack_PC[12]),
    .D(execute_to_memory_PC[12]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_11_s0 (
    .Q(memory_to_writeBack_PC[11]),
    .D(execute_to_memory_PC[11]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_10_s0 (
    .Q(memory_to_writeBack_PC[10]),
    .D(execute_to_memory_PC[10]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_9_s0 (
    .Q(memory_to_writeBack_PC[9]),
    .D(execute_to_memory_PC[9]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_8_s0 (
    .Q(memory_to_writeBack_PC[8]),
    .D(execute_to_memory_PC[8]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_7_s0 (
    .Q(memory_to_writeBack_PC[7]),
    .D(execute_to_memory_PC[7]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_6_s0 (
    .Q(memory_to_writeBack_PC[6]),
    .D(execute_to_memory_PC[6]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_5_s0 (
    .Q(memory_to_writeBack_PC[5]),
    .D(execute_to_memory_PC[5]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_4_s0 (
    .Q(memory_to_writeBack_PC[4]),
    .D(execute_to_memory_PC[4]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_3_s0 (
    .Q(memory_to_writeBack_PC[3]),
    .D(execute_to_memory_PC[3]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE memory_to_writeBack_PC_2_s0 (
    .Q(memory_to_writeBack_PC[2]),
    .D(execute_to_memory_PC[2]),
    .CLK(main_crg_clkout),
    .CE(when_Pipeline_l124_2) 
);
  DFFE decode_to_execute_INSTRUCTION_31_s0 (
    .Q(decode_to_execute_INSTRUCTION[31]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_30_s0 (
    .Q(decode_to_execute_INSTRUCTION[30]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_29_s0 (
    .Q(decode_to_execute_INSTRUCTION[29]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_28_s0 (
    .Q(decode_to_execute_INSTRUCTION[28]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_27_s0 (
    .Q(decode_to_execute_INSTRUCTION[27]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_26_s0 (
    .Q(decode_to_execute_INSTRUCTION[26]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_25_s0 (
    .Q(decode_to_execute_INSTRUCTION[25]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_24_s0 (
    .Q(decode_to_execute_INSTRUCTION[24]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_23_s0 (
    .Q(decode_to_execute_INSTRUCTION[23]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_22_s0 (
    .Q(decode_to_execute_INSTRUCTION[22]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_21_s0 (
    .Q(decode_to_execute_INSTRUCTION[21]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_20_s0 (
    .Q(decode_to_execute_INSTRUCTION[20]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_19_s0 (
    .Q(decode_to_execute_INSTRUCTION[19]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_18_s0 (
    .Q(decode_to_execute_INSTRUCTION[18]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_17_s0 (
    .Q(decode_to_execute_INSTRUCTION[17]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_16_s0 (
    .Q(decode_to_execute_INSTRUCTION[16]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_15_s0 (
    .Q(decode_to_execute_INSTRUCTION[15]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_14_s0 (
    .Q(decode_to_execute_INSTRUCTION[14]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[14]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_13_s0 (
    .Q(decode_to_execute_INSTRUCTION[13]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[13]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_12_s0 (
    .Q(decode_to_execute_INSTRUCTION[12]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[12]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_11_s0 (
    .Q(decode_to_execute_INSTRUCTION[11]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[11]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_10_s0 (
    .Q(decode_to_execute_INSTRUCTION[10]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[10]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_9_s0 (
    .Q(decode_to_execute_INSTRUCTION[9]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[9]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_8_s0 (
    .Q(decode_to_execute_INSTRUCTION[8]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[8]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_7_s0 (
    .Q(decode_to_execute_INSTRUCTION[7]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[7]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_6_s0 (
    .Q(decode_to_execute_INSTRUCTION[6]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[6]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_5_s0 (
    .Q(decode_to_execute_INSTRUCTION[5]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[5]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_4_s0 (
    .Q(decode_to_execute_INSTRUCTION[4]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[4]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_3_s0 (
    .Q(decode_to_execute_INSTRUCTION[3]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[3]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_2_s0 (
    .Q(decode_to_execute_INSTRUCTION[2]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[2]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_1_s0 (
    .Q(decode_to_execute_INSTRUCTION[1]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[1]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_INSTRUCTION_0_s0 (
    .Q(decode_to_execute_INSTRUCTION[0]),
    .D(IBusCachedPlugin_cache_io_cpu_decode_data[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_INSTRUCTION_29_s0 (
    .Q(execute_to_memory_INSTRUCTION[29]),
    .D(decode_to_execute_INSTRUCTION[29]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_28_s0 (
    .Q(execute_to_memory_INSTRUCTION[28]),
    .D(decode_to_execute_INSTRUCTION[28]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_14_s0 (
    .Q(execute_to_memory_INSTRUCTION[14]),
    .D(decode_to_execute_INSTRUCTION[14]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_13_s0 (
    .Q(execute_to_memory_INSTRUCTION[13]),
    .D(decode_to_execute_INSTRUCTION[13]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_12_s0 (
    .Q(execute_to_memory_INSTRUCTION[12]),
    .D(decode_to_execute_INSTRUCTION[12]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_11_s0 (
    .Q(execute_to_memory_INSTRUCTION[11]),
    .D(decode_to_execute_INSTRUCTION[11]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_10_s0 (
    .Q(execute_to_memory_INSTRUCTION[10]),
    .D(decode_to_execute_INSTRUCTION[10]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_9_s0 (
    .Q(execute_to_memory_INSTRUCTION[9]),
    .D(decode_to_execute_INSTRUCTION[9]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_8_s0 (
    .Q(execute_to_memory_INSTRUCTION[8]),
    .D(decode_to_execute_INSTRUCTION[8]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_INSTRUCTION_7_s0 (
    .Q(execute_to_memory_INSTRUCTION[7]),
    .D(decode_to_execute_INSTRUCTION[7]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_INSTRUCTION_29_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[29]),
    .D(execute_to_memory_INSTRUCTION[29]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_28_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[28]),
    .D(execute_to_memory_INSTRUCTION[28]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_14_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[14]),
    .D(execute_to_memory_INSTRUCTION[14]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_11_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[11]),
    .D(execute_to_memory_INSTRUCTION[11]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_10_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[10]),
    .D(execute_to_memory_INSTRUCTION[10]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_9_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[9]),
    .D(execute_to_memory_INSTRUCTION[9]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_8_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[8]),
    .D(execute_to_memory_INSTRUCTION[8]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_INSTRUCTION_7_s0 (
    .Q(memory_to_writeBack_INSTRUCTION[7]),
    .D(execute_to_memory_INSTRUCTION[7]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_SRC1_CTRL_1_s0 (
    .Q(decode_to_execute_SRC1_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_121[2]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SRC1_CTRL_0_s0 (
    .Q(decode_to_execute_SRC1_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_125),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SRC_USE_SUB_LESS_s0 (
    .Q(decode_to_execute_SRC_USE_SUB_LESS),
    .D(_zz__zz_decode_IS_RS2_SIGNED_113[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_MEMORY_ENABLE_s0 (
    .Q(decode_to_execute_MEMORY_ENABLE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_110),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_MEMORY_ENABLE_s0 (
    .Q(execute_to_memory_MEMORY_ENABLE),
    .D(decode_to_execute_MEMORY_ENABLE),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_MEMORY_ENABLE_s0 (
    .Q(memory_to_writeBack_MEMORY_ENABLE),
    .D(execute_to_memory_MEMORY_ENABLE),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_ALU_CTRL_1_s0 (
    .Q(decode_to_execute_ALU_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_92[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_ALU_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_97),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SRC2_CTRL_1_s0 (
    .Q(decode_to_execute_SRC2_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_82[9]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SRC2_CTRL_0_s0 (
    .Q(decode_to_execute_SRC2_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_86),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFRE decode_to_execute_REGFILE_WRITE_VALID_s0 (
    .Q(decode_to_execute_REGFILE_WRITE_VALID),
    .D(_zz__zz_decode_IS_RS2_SIGNED_68[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8),
    .RESET(decode_REGFILE_WRITE_VALID_9) 
);
  DFFE execute_to_memory_REGFILE_WRITE_VALID_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_VALID),
    .D(decode_to_execute_REGFILE_WRITE_VALID),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_VALID_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_VALID),
    .D(execute_to_memory_REGFILE_WRITE_VALID),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_BYPASSABLE_EXECUTE_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_EXECUTE_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_55),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .D(_zz__zz_decode_IS_RS2_SIGNED_42[12]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_BYPASSABLE_MEMORY_STAGE_s0 (
    .Q(execute_to_memory_BYPASSABLE_MEMORY_STAGE),
    .D(decode_to_execute_BYPASSABLE_MEMORY_STAGE),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_WR_s0 (
    .Q(execute_to_memory_MEMORY_WR),
    .D(decode_to_execute_INSTRUCTION[5]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE decode_to_execute_MEMORY_MANAGMENT_s0 (
    .Q(decode_to_execute_MEMORY_MANAGMENT),
    .D(_zz__zz_decode_IS_RS2_SIGNED_31[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SRC_LESS_UNSIGNED_s0 (
    .Q(decode_to_execute_SRC_LESS_UNSIGNED),
    .D(_zz__zz_decode_IS_RS2_SIGNED_28[17]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_ALU_BITWISE_CTRL_0_s0 (
    .Q(decode_to_execute_ALU_BITWISE_CTRL[0]),
    .D(n20089_4),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SHIFT_CTRL_1_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_15),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SHIFT_CTRL_0_s0 (
    .Q(decode_to_execute_SHIFT_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_18[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_SHIFT_CTRL_1_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[1]),
    .D(decode_to_execute_SHIFT_CTRL[1]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_CTRL_0_s0 (
    .Q(execute_to_memory_SHIFT_CTRL[0]),
    .D(decode_to_execute_SHIFT_CTRL[0]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE decode_to_execute_BRANCH_CTRL_1_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_9[24]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_BRANCH_CTRL_0_s0 (
    .Q(decode_to_execute_BRANCH_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_13[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_IS_CSR_s0 (
    .Q(decode_to_execute_IS_CSR),
    .D(_zz__zz_decode_IS_RS2_SIGNED_6[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_ENV_CTRL_1_s0 (
    .Q(decode_to_execute_ENV_CTRL[1]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_3[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_ENV_CTRL_0_s0 (
    .Q(decode_to_execute_ENV_CTRL[0]),
    .D(_zz__zz_decode_IS_RS2_SIGNED_4),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_ENV_CTRL_1_s0 (
    .Q(execute_to_memory_ENV_CTRL[1]),
    .D(decode_to_execute_ENV_CTRL[1]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_ENV_CTRL_0_s0 (
    .Q(execute_to_memory_ENV_CTRL[0]),
    .D(decode_to_execute_ENV_CTRL[0]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_ENV_CTRL_1_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[1]),
    .D(execute_to_memory_ENV_CTRL[1]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_ENV_CTRL_0_s0 (
    .Q(memory_to_writeBack_ENV_CTRL[0]),
    .D(execute_to_memory_ENV_CTRL[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_IS_MUL_s0 (
    .Q(decode_to_execute_IS_MUL),
    .D(_zz__zz_decode_IS_RS2_SIGNED_2),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_IS_MUL_s0 (
    .Q(execute_to_memory_IS_MUL),
    .D(decode_to_execute_IS_MUL),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_IS_MUL_s0 (
    .Q(memory_to_writeBack_IS_MUL),
    .D(execute_to_memory_IS_MUL),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE decode_to_execute_IS_DIV_s0 (
    .Q(decode_to_execute_IS_DIV),
    .D(_zz_decode_IS_RS2_SIGNED[29]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_IS_DIV_s0 (
    .Q(execute_to_memory_IS_DIV),
    .D(decode_to_execute_IS_DIV),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE decode_to_execute_RS1_31_s0 (
    .Q(execute_RS1[31]),
    .D(decode_RS1[31]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_30_s0 (
    .Q(execute_RS1[30]),
    .D(decode_RS1[30]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_29_s0 (
    .Q(execute_RS1[29]),
    .D(decode_RS1[29]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_28_s0 (
    .Q(execute_RS1[28]),
    .D(decode_RS1[28]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_27_s0 (
    .Q(execute_RS1[27]),
    .D(decode_RS1[27]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_26_s0 (
    .Q(execute_RS1[26]),
    .D(decode_RS1[26]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_25_s0 (
    .Q(execute_RS1[25]),
    .D(decode_RS1[25]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_24_s0 (
    .Q(execute_RS1[24]),
    .D(decode_RS1[24]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_23_s0 (
    .Q(execute_RS1[23]),
    .D(decode_RS1[23]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_22_s0 (
    .Q(execute_RS1[22]),
    .D(decode_RS1[22]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_21_s0 (
    .Q(execute_RS1[21]),
    .D(decode_RS1[21]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_20_s0 (
    .Q(execute_RS1[20]),
    .D(decode_RS1[20]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_19_s0 (
    .Q(execute_RS1[19]),
    .D(decode_RS1[19]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_18_s0 (
    .Q(execute_RS1[18]),
    .D(decode_RS1[18]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_17_s0 (
    .Q(execute_RS1[17]),
    .D(decode_RS1[17]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_16_s0 (
    .Q(execute_RS1[16]),
    .D(decode_RS1[16]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_15_s0 (
    .Q(execute_RS1[15]),
    .D(decode_RS1[15]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_14_s0 (
    .Q(execute_RS1[14]),
    .D(decode_RS1[14]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_13_s0 (
    .Q(execute_RS1[13]),
    .D(decode_RS1[13]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_12_s0 (
    .Q(execute_RS1[12]),
    .D(decode_RS1[12]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_11_s0 (
    .Q(execute_RS1[11]),
    .D(decode_RS1[11]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_10_s0 (
    .Q(execute_RS1[10]),
    .D(decode_RS1[10]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_9_s0 (
    .Q(execute_RS1[9]),
    .D(decode_RS1[9]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_8_s0 (
    .Q(execute_RS1[8]),
    .D(decode_RS1[8]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_7_s0 (
    .Q(execute_RS1[7]),
    .D(decode_RS1[7]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_6_s0 (
    .Q(execute_RS1[6]),
    .D(decode_RS1[6]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_5_s0 (
    .Q(execute_RS1[5]),
    .D(decode_RS1[5]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_4_s0 (
    .Q(execute_RS1[4]),
    .D(decode_RS1[4]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_3_s0 (
    .Q(execute_RS1[3]),
    .D(decode_RS1[3]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_2_s0 (
    .Q(execute_RS1[2]),
    .D(decode_RS1[2]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_1_s0 (
    .Q(execute_RS1[1]),
    .D(decode_RS1[1]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS1_0_s0 (
    .Q(execute_RS1[0]),
    .D(decode_RS1[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_31_s0 (
    .Q(execute_RS2[31]),
    .D(decode_RS2[31]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_30_s0 (
    .Q(execute_RS2[30]),
    .D(decode_RS2[30]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_29_s0 (
    .Q(execute_RS2[29]),
    .D(decode_RS2[29]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_28_s0 (
    .Q(execute_RS2[28]),
    .D(decode_RS2[28]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_27_s0 (
    .Q(execute_RS2[27]),
    .D(decode_RS2[27]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_26_s0 (
    .Q(execute_RS2[26]),
    .D(decode_RS2[26]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_25_s0 (
    .Q(execute_RS2[25]),
    .D(decode_RS2[25]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_24_s0 (
    .Q(execute_RS2[24]),
    .D(decode_RS2[24]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_23_s0 (
    .Q(execute_RS2[23]),
    .D(decode_RS2[23]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_22_s0 (
    .Q(execute_RS2[22]),
    .D(decode_RS2[22]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_21_s0 (
    .Q(execute_RS2[21]),
    .D(decode_RS2[21]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_20_s0 (
    .Q(execute_RS2[20]),
    .D(decode_RS2[20]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_19_s0 (
    .Q(execute_RS2[19]),
    .D(decode_RS2[19]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_18_s0 (
    .Q(execute_RS2[18]),
    .D(decode_RS2[18]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_17_s0 (
    .Q(execute_RS2[17]),
    .D(decode_RS2[17]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_16_s0 (
    .Q(execute_RS2[16]),
    .D(decode_RS2[16]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_15_s0 (
    .Q(execute_RS2[15]),
    .D(decode_RS2[15]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_14_s0 (
    .Q(execute_RS2[14]),
    .D(decode_RS2[14]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_13_s0 (
    .Q(execute_RS2[13]),
    .D(decode_RS2[13]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_12_s0 (
    .Q(execute_RS2[12]),
    .D(decode_RS2[12]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_11_s0 (
    .Q(execute_RS2[11]),
    .D(decode_RS2[11]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_10_s0 (
    .Q(execute_RS2[10]),
    .D(decode_RS2[10]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_9_s0 (
    .Q(execute_RS2[9]),
    .D(decode_RS2[9]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_8_s0 (
    .Q(execute_RS2[8]),
    .D(decode_RS2[8]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_7_s0 (
    .Q(execute_RS2[7]),
    .D(decode_RS2[7]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_6_s0 (
    .Q(execute_RS2[6]),
    .D(decode_RS2[6]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_5_s0 (
    .Q(execute_RS2[5]),
    .D(decode_RS2[5]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_4_s0 (
    .Q(execute_RS2[4]),
    .D(decode_RS2[4]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_3_s0 (
    .Q(execute_RS2[3]),
    .D(decode_RS2[3]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_2_s0 (
    .Q(execute_RS2[2]),
    .D(decode_RS2[2]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_1_s0 (
    .Q(execute_RS2[1]),
    .D(decode_RS2[1]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_RS2_0_s0 (
    .Q(execute_RS2[0]),
    .D(decode_RS2[0]),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE decode_to_execute_SRC2_FORCE_ZERO_s0 (
    .Q(decode_to_execute_SRC2_FORCE_ZERO),
    .D(decode_SRC2_FORCE_ZERO),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFRE decode_to_execute_PREDICTION_HAD_BRANCHED2_s0 (
    .Q(decode_to_execute_PREDICTION_HAD_BRANCHED2),
    .D(n12955_3),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8),
    .RESET(IBusCachedPlugin_decodePrediction_cmd_hadBranch_7) 
);
  DFFE decode_to_execute_CSR_WRITE_OPCODE_s0 (
    .Q(decode_to_execute_CSR_WRITE_OPCODE),
    .D(n20176_4),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .D(_zz_execute_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .D(execute_RS2[7]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .D(execute_RS2[6]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .D(execute_RS2[5]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .D(execute_RS2[4]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .D(execute_RS2[3]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .D(execute_RS2[2]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .D(execute_RS2[1]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_31_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[31]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[31]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_30_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[30]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[30]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_29_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[29]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[29]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_28_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[28]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[28]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_27_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[27]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[27]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_26_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[26]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[26]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_25_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[25]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[25]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_24_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[24]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[24]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_23_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[23]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[23]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_22_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[22]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[22]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_21_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[21]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[21]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_20_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[20]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[20]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_19_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[19]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[19]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_18_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[18]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[18]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_17_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[17]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[17]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_16_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[16]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[16]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_15_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[15]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[15]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_14_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[14]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[14]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_13_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[13]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[13]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_12_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[12]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[12]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_11_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[11]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[11]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_10_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[10]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[10]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_9_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[9]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[9]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_8_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[8]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[8]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_7_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[7]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[7]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_6_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[6]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[6]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_5_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[5]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[5]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_4_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[4]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[4]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_3_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[3]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[3]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_2_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[2]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[2]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_1_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[1]),
    .D(execute_to_memory_MEMORY_STORE_DATA_RF[1]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MEMORY_STORE_DATA_RF_0_s0 (
    .Q(dataCache_1_io_mem_cmd_payload_data[0]),
    .D(memory_DivPlugin_rs2[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_31_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2[31]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_30_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2[30]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_29_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2[29]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_28_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2[28]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_27_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2[27]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_26_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2[26]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_25_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2[25]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_24_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2[24]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_23_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2[23]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_22_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2[22]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_21_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2[21]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_20_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2[20]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_19_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2[19]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_18_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2[18]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_17_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2[17]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_16_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2[16]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_15_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2[15]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_14_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2[14]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_13_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2[13]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_12_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2[12]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_11_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2[11]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_10_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2[10]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_9_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2[9]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_8_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2[8]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_7_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2[7]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_6_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2[6]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_5_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2[5]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_4_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2[4]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_3_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2[3]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_2_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2[2]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_1_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2[1]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_REGFILE_WRITE_DATA_0_s0 (
    .Q(execute_to_memory_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2[0]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_31_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[31]),
    .D(_zz_decode_RS2_1[31]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_30_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[30]),
    .D(_zz_decode_RS2_1[30]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_29_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[29]),
    .D(_zz_decode_RS2_1[29]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_28_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[28]),
    .D(_zz_decode_RS2_1[28]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_27_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[27]),
    .D(_zz_decode_RS2_1[27]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_26_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[26]),
    .D(_zz_decode_RS2_1[26]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_25_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[25]),
    .D(_zz_decode_RS2_1[25]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_24_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[24]),
    .D(_zz_decode_RS2_1[24]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_23_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[23]),
    .D(_zz_decode_RS2_1[23]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_22_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[22]),
    .D(_zz_decode_RS2_1[22]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_21_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[21]),
    .D(_zz_decode_RS2_1[21]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_20_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[20]),
    .D(_zz_decode_RS2_1[20]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_19_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[19]),
    .D(_zz_decode_RS2_1[19]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_18_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[18]),
    .D(_zz_decode_RS2_1[18]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_17_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[17]),
    .D(_zz_decode_RS2_1[17]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_16_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[16]),
    .D(_zz_decode_RS2_1[16]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_15_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[15]),
    .D(_zz_decode_RS2_1[15]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_14_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[14]),
    .D(_zz_decode_RS2_1[14]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_13_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[13]),
    .D(_zz_decode_RS2_1[13]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_12_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[12]),
    .D(_zz_decode_RS2_1[12]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_11_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[11]),
    .D(_zz_decode_RS2_1[11]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_10_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[10]),
    .D(_zz_decode_RS2_1[10]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_9_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[9]),
    .D(_zz_decode_RS2_1[9]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_8_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[8]),
    .D(_zz_decode_RS2_1[8]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_7_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[7]),
    .D(_zz_decode_RS2_1[7]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_6_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[6]),
    .D(_zz_decode_RS2_1[6]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_5_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[5]),
    .D(_zz_decode_RS2_1[5]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_4_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[4]),
    .D(_zz_decode_RS2_1[4]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_3_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[3]),
    .D(_zz_decode_RS2_1[3]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_2_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[2]),
    .D(_zz_decode_RS2_1[2]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_1_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[1]),
    .D(_zz_decode_RS2_1[1]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_REGFILE_WRITE_DATA_0_s0 (
    .Q(memory_to_writeBack_REGFILE_WRITE_DATA[0]),
    .D(_zz_decode_RS2_1[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_31_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[31]),
    .D(_zz_execute_SHIFT_RIGHT_1[31]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_30_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[30]),
    .D(_zz_execute_SHIFT_RIGHT_1[30]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_29_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[29]),
    .D(_zz_execute_SHIFT_RIGHT_1[29]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_28_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[28]),
    .D(_zz_execute_SHIFT_RIGHT_1[28]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_27_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[27]),
    .D(_zz_execute_SHIFT_RIGHT_1[27]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_26_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[26]),
    .D(_zz_execute_SHIFT_RIGHT_1[26]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_25_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[25]),
    .D(_zz_execute_SHIFT_RIGHT_1[25]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_24_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[24]),
    .D(_zz_execute_SHIFT_RIGHT_1[24]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_23_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[23]),
    .D(_zz_execute_SHIFT_RIGHT_1[23]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_22_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[22]),
    .D(_zz_execute_SHIFT_RIGHT_1[22]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_21_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[21]),
    .D(_zz_execute_SHIFT_RIGHT_1[21]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_20_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[20]),
    .D(_zz_execute_SHIFT_RIGHT_1[20]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_19_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[19]),
    .D(_zz_execute_SHIFT_RIGHT_1[19]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_18_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[18]),
    .D(_zz_execute_SHIFT_RIGHT_1[18]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_17_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[17]),
    .D(_zz_execute_SHIFT_RIGHT_1[17]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_16_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[16]),
    .D(_zz_execute_SHIFT_RIGHT_1[16]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_15_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[15]),
    .D(_zz_execute_SHIFT_RIGHT_1[15]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_14_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[14]),
    .D(_zz_execute_SHIFT_RIGHT_1[14]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_13_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[13]),
    .D(_zz_execute_SHIFT_RIGHT_1[13]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_12_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[12]),
    .D(_zz_execute_SHIFT_RIGHT_1[12]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_11_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[11]),
    .D(_zz_execute_SHIFT_RIGHT_1[11]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_10_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[10]),
    .D(_zz_execute_SHIFT_RIGHT_1[10]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_9_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[9]),
    .D(_zz_execute_SHIFT_RIGHT_1[9]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_8_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[8]),
    .D(_zz_execute_SHIFT_RIGHT_1[8]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_7_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[7]),
    .D(_zz_execute_SHIFT_RIGHT_1[7]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_6_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[6]),
    .D(_zz_execute_SHIFT_RIGHT_1[6]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_5_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[5]),
    .D(_zz_execute_SHIFT_RIGHT_1[5]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_4_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[4]),
    .D(_zz_execute_SHIFT_RIGHT_1[4]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_3_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[3]),
    .D(_zz_execute_SHIFT_RIGHT_1[3]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_2_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[2]),
    .D(_zz_execute_SHIFT_RIGHT_1[2]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_1_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[1]),
    .D(_zz_execute_SHIFT_RIGHT_1[1]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_SHIFT_RIGHT_0_s0 (
    .Q(execute_to_memory_SHIFT_RIGHT[0]),
    .D(execute_FullBarrelShifterPlugin_reversed_0_578),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_DO_s0 (
    .Q(execute_to_memory_BRANCH_DO),
    .D(execute_BRANCH_DO),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_31_s0 (
    .Q(execute_to_memory_BRANCH_CALC[31]),
    .D(execute_BranchPlugin_branchAdder[31]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_30_s0 (
    .Q(execute_to_memory_BRANCH_CALC[30]),
    .D(execute_BranchPlugin_branchAdder[30]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_29_s0 (
    .Q(execute_to_memory_BRANCH_CALC[29]),
    .D(execute_BranchPlugin_branchAdder[29]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_28_s0 (
    .Q(execute_to_memory_BRANCH_CALC[28]),
    .D(execute_BranchPlugin_branchAdder[28]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_27_s0 (
    .Q(execute_to_memory_BRANCH_CALC[27]),
    .D(execute_BranchPlugin_branchAdder[27]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_26_s0 (
    .Q(execute_to_memory_BRANCH_CALC[26]),
    .D(execute_BranchPlugin_branchAdder[26]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_25_s0 (
    .Q(execute_to_memory_BRANCH_CALC[25]),
    .D(execute_BranchPlugin_branchAdder[25]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_24_s0 (
    .Q(execute_to_memory_BRANCH_CALC[24]),
    .D(execute_BranchPlugin_branchAdder[24]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_23_s0 (
    .Q(execute_to_memory_BRANCH_CALC[23]),
    .D(execute_BranchPlugin_branchAdder[23]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_22_s0 (
    .Q(execute_to_memory_BRANCH_CALC[22]),
    .D(execute_BranchPlugin_branchAdder[22]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_21_s0 (
    .Q(execute_to_memory_BRANCH_CALC[21]),
    .D(execute_BranchPlugin_branchAdder[21]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_20_s0 (
    .Q(execute_to_memory_BRANCH_CALC[20]),
    .D(execute_BranchPlugin_branchAdder[20]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_19_s0 (
    .Q(execute_to_memory_BRANCH_CALC[19]),
    .D(execute_BranchPlugin_branchAdder[19]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_18_s0 (
    .Q(execute_to_memory_BRANCH_CALC[18]),
    .D(execute_BranchPlugin_branchAdder[18]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_17_s0 (
    .Q(execute_to_memory_BRANCH_CALC[17]),
    .D(execute_BranchPlugin_branchAdder[17]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_16_s0 (
    .Q(execute_to_memory_BRANCH_CALC[16]),
    .D(execute_BranchPlugin_branchAdder[16]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_15_s0 (
    .Q(execute_to_memory_BRANCH_CALC[15]),
    .D(execute_BranchPlugin_branchAdder[15]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_14_s0 (
    .Q(execute_to_memory_BRANCH_CALC[14]),
    .D(execute_BranchPlugin_branchAdder[14]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_13_s0 (
    .Q(execute_to_memory_BRANCH_CALC[13]),
    .D(execute_BranchPlugin_branchAdder[13]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_12_s0 (
    .Q(execute_to_memory_BRANCH_CALC[12]),
    .D(execute_BranchPlugin_branchAdder[12]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_11_s0 (
    .Q(execute_to_memory_BRANCH_CALC[11]),
    .D(execute_BranchPlugin_branchAdder[11]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_10_s0 (
    .Q(execute_to_memory_BRANCH_CALC[10]),
    .D(execute_BranchPlugin_branchAdder[10]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_9_s0 (
    .Q(execute_to_memory_BRANCH_CALC[9]),
    .D(execute_BranchPlugin_branchAdder[9]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_8_s0 (
    .Q(execute_to_memory_BRANCH_CALC[8]),
    .D(execute_BranchPlugin_branchAdder[8]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_7_s0 (
    .Q(execute_to_memory_BRANCH_CALC[7]),
    .D(execute_BranchPlugin_branchAdder[7]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_6_s0 (
    .Q(execute_to_memory_BRANCH_CALC[6]),
    .D(execute_BranchPlugin_branchAdder[6]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_5_s0 (
    .Q(execute_to_memory_BRANCH_CALC[5]),
    .D(execute_BranchPlugin_branchAdder[5]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_4_s0 (
    .Q(execute_to_memory_BRANCH_CALC[4]),
    .D(execute_BranchPlugin_branchAdder[4]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_3_s0 (
    .Q(execute_to_memory_BRANCH_CALC[3]),
    .D(execute_BranchPlugin_branchAdder[3]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_2_s0 (
    .Q(execute_to_memory_BRANCH_CALC[2]),
    .D(execute_BranchPlugin_branchAdder[2]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE execute_to_memory_BRANCH_CALC_1_s0 (
    .Q(execute_to_memory_BRANCH_CALC[1]),
    .D(execute_BranchPlugin_branchAdder[1]),
    .CLK(main_crg_clkout),
    .CE(n19216_4) 
);
  DFFE memory_to_writeBack_MUL_HH_31_s0 (
    .Q(memory_to_writeBack_MUL_HH[31]),
    .D(execute_to_memory_MUL_HH[31]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_30_s0 (
    .Q(memory_to_writeBack_MUL_HH[30]),
    .D(execute_to_memory_MUL_HH[30]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_29_s0 (
    .Q(memory_to_writeBack_MUL_HH[29]),
    .D(execute_to_memory_MUL_HH[29]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_28_s0 (
    .Q(memory_to_writeBack_MUL_HH[28]),
    .D(execute_to_memory_MUL_HH[28]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_27_s0 (
    .Q(memory_to_writeBack_MUL_HH[27]),
    .D(execute_to_memory_MUL_HH[27]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_26_s0 (
    .Q(memory_to_writeBack_MUL_HH[26]),
    .D(execute_to_memory_MUL_HH[26]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_25_s0 (
    .Q(memory_to_writeBack_MUL_HH[25]),
    .D(execute_to_memory_MUL_HH[25]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_24_s0 (
    .Q(memory_to_writeBack_MUL_HH[24]),
    .D(execute_to_memory_MUL_HH[24]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_23_s0 (
    .Q(memory_to_writeBack_MUL_HH[23]),
    .D(execute_to_memory_MUL_HH[23]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_22_s0 (
    .Q(memory_to_writeBack_MUL_HH[22]),
    .D(execute_to_memory_MUL_HH[22]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_21_s0 (
    .Q(memory_to_writeBack_MUL_HH[21]),
    .D(execute_to_memory_MUL_HH[21]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_20_s0 (
    .Q(memory_to_writeBack_MUL_HH[20]),
    .D(execute_to_memory_MUL_HH[20]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_19_s0 (
    .Q(memory_to_writeBack_MUL_HH[19]),
    .D(execute_to_memory_MUL_HH[19]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_18_s0 (
    .Q(memory_to_writeBack_MUL_HH[18]),
    .D(execute_to_memory_MUL_HH[18]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_17_s0 (
    .Q(memory_to_writeBack_MUL_HH[17]),
    .D(execute_to_memory_MUL_HH[17]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_16_s0 (
    .Q(memory_to_writeBack_MUL_HH[16]),
    .D(execute_to_memory_MUL_HH[16]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_15_s0 (
    .Q(memory_to_writeBack_MUL_HH[15]),
    .D(execute_to_memory_MUL_HH[15]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_14_s0 (
    .Q(memory_to_writeBack_MUL_HH[14]),
    .D(execute_to_memory_MUL_HH[14]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_13_s0 (
    .Q(memory_to_writeBack_MUL_HH[13]),
    .D(execute_to_memory_MUL_HH[13]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_12_s0 (
    .Q(memory_to_writeBack_MUL_HH[12]),
    .D(execute_to_memory_MUL_HH[12]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_11_s0 (
    .Q(memory_to_writeBack_MUL_HH[11]),
    .D(execute_to_memory_MUL_HH[11]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_10_s0 (
    .Q(memory_to_writeBack_MUL_HH[10]),
    .D(execute_to_memory_MUL_HH[10]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_9_s0 (
    .Q(memory_to_writeBack_MUL_HH[9]),
    .D(execute_to_memory_MUL_HH[9]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_8_s0 (
    .Q(memory_to_writeBack_MUL_HH[8]),
    .D(execute_to_memory_MUL_HH[8]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_7_s0 (
    .Q(memory_to_writeBack_MUL_HH[7]),
    .D(execute_to_memory_MUL_HH[7]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_6_s0 (
    .Q(memory_to_writeBack_MUL_HH[6]),
    .D(execute_to_memory_MUL_HH[6]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_5_s0 (
    .Q(memory_to_writeBack_MUL_HH[5]),
    .D(execute_to_memory_MUL_HH[5]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_4_s0 (
    .Q(memory_to_writeBack_MUL_HH[4]),
    .D(execute_to_memory_MUL_HH[4]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_3_s0 (
    .Q(memory_to_writeBack_MUL_HH[3]),
    .D(execute_to_memory_MUL_HH[3]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_2_s0 (
    .Q(memory_to_writeBack_MUL_HH[2]),
    .D(execute_to_memory_MUL_HH[2]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_1_s0 (
    .Q(memory_to_writeBack_MUL_HH[1]),
    .D(execute_to_memory_MUL_HH[1]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE memory_to_writeBack_MUL_HH_0_s0 (
    .Q(memory_to_writeBack_MUL_HH[0]),
    .D(execute_to_memory_MUL_HH[0]),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8) 
);
  DFFE execute_CsrPlugin_csr_3264_s0 (
    .Q(execute_CsrPlugin_csr_3264),
    .D(n20595_7),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_768_s0 (
    .Q(execute_CsrPlugin_csr_768),
    .D(n20599_5),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_836_s0 (
    .Q(execute_CsrPlugin_csr_836),
    .D(n20605_7),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_772_s0 (
    .Q(execute_CsrPlugin_csr_772),
    .D(n20610_6),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_773_s0 (
    .Q(execute_CsrPlugin_csr_773),
    .D(n20616_7),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_833_s0 (
    .Q(execute_CsrPlugin_csr_833),
    .D(n20622_7),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_834_s0 (
    .Q(execute_CsrPlugin_csr_834),
    .D(n20628_7),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_835_s0 (
    .Q(execute_CsrPlugin_csr_835),
    .D(n20635_8),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_3008_s0 (
    .Q(execute_CsrPlugin_csr_3008),
    .D(n20642_8),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE execute_CsrPlugin_csr_4032_s0 (
    .Q(execute_CsrPlugin_csr_4032),
    .D(n20650_9),
    .CLK(main_crg_clkout),
    .CE(decode_to_execute_PC_31_8) 
);
  DFFE CsrPlugin_mtvec_base_29_s0 (
    .Q(CsrPlugin_mtvec_base[29]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[31]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_28_s0 (
    .Q(CsrPlugin_mtvec_base[28]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[30]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_27_s0 (
    .Q(CsrPlugin_mtvec_base[27]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[29]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_26_s0 (
    .Q(CsrPlugin_mtvec_base[26]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[28]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_25_s0 (
    .Q(CsrPlugin_mtvec_base[25]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[27]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_24_s0 (
    .Q(CsrPlugin_mtvec_base[24]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[26]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_23_s0 (
    .Q(CsrPlugin_mtvec_base[23]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[25]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_22_s0 (
    .Q(CsrPlugin_mtvec_base[22]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[24]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_21_s0 (
    .Q(CsrPlugin_mtvec_base[21]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[23]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_20_s0 (
    .Q(CsrPlugin_mtvec_base[20]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[22]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_19_s0 (
    .Q(CsrPlugin_mtvec_base[19]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[21]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_18_s0 (
    .Q(CsrPlugin_mtvec_base[18]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[20]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_17_s0 (
    .Q(CsrPlugin_mtvec_base[17]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[19]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_16_s0 (
    .Q(CsrPlugin_mtvec_base[16]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[18]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_15_s0 (
    .Q(CsrPlugin_mtvec_base[15]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[17]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_14_s0 (
    .Q(CsrPlugin_mtvec_base[14]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[16]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_13_s0 (
    .Q(CsrPlugin_mtvec_base[13]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[15]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_12_s0 (
    .Q(CsrPlugin_mtvec_base[12]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[14]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_11_s0 (
    .Q(CsrPlugin_mtvec_base[11]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[13]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_10_s0 (
    .Q(CsrPlugin_mtvec_base[10]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[12]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_9_s0 (
    .Q(CsrPlugin_mtvec_base[9]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[11]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_8_s0 (
    .Q(CsrPlugin_mtvec_base[8]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[10]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_7_s0 (
    .Q(CsrPlugin_mtvec_base[7]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[9]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_6_s0 (
    .Q(CsrPlugin_mtvec_base[6]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[8]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_5_s0 (
    .Q(CsrPlugin_mtvec_base[5]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[7]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_4_s0 (
    .Q(CsrPlugin_mtvec_base[4]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[6]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_3_s0 (
    .Q(CsrPlugin_mtvec_base[3]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[5]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_2_s0 (
    .Q(CsrPlugin_mtvec_base[2]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[4]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_1_s0 (
    .Q(CsrPlugin_mtvec_base[1]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[3]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFE CsrPlugin_mtvec_base_0_s0 (
    .Q(CsrPlugin_mtvec_base[0]),
    .D(_zz_CsrPlugin_csrMapping_writeDataSignal[2]),
    .CLK(main_crg_clkout),
    .CE(n24846_3) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_31_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[31]),
    .D(n855_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_30_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[30]),
    .D(n854_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_29_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[29]),
    .D(n853_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_28_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[28]),
    .D(n852_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_27_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[27]),
    .D(n851_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_26_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[26]),
    .D(n850_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_25_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[25]),
    .D(n849_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_24_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[24]),
    .D(n848_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_23_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[23]),
    .D(n847_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_22_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[22]),
    .D(n846_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_21_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[21]),
    .D(n845_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_20_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[20]),
    .D(n844_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_19_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[19]),
    .D(n843_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_18_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[18]),
    .D(n842_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_17_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[17]),
    .D(n841_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_16_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[16]),
    .D(n840_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_15_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[15]),
    .D(n839_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_14_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[14]),
    .D(n838_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_13_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[13]),
    .D(n837_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_12_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[12]),
    .D(n836_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_11_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[11]),
    .D(n835_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_10_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[10]),
    .D(n834_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_9_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[9]),
    .D(n833_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_8_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[8]),
    .D(n832_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_7_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[7]),
    .D(n831_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_6_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[6]),
    .D(n830_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_5_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[5]),
    .D(n829_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_4_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[4]),
    .D(n828_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_3_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[3]),
    .D(n827_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_2_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[2]),
    .D(n826_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_1_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[1]),
    .D(n825_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFS iBusWishbone_DAT_MISO_regNext_0_s0 (
    .Q(iBusWishbone_DAT_MISO_regNext[0]),
    .D(n824_3),
    .CLK(main_crg_clkout),
    .SET(builder_done) 
);
  DFFRE IBusCachedPlugin_fetchPc_inc_s1 (
    .Q(IBusCachedPlugin_fetchPc_inc),
    .D(n17460_4),
    .CLK(main_crg_clkout),
    .CE(IBusCachedPlugin_fetchPc_inc_10),
    .RESET(n24511_3) 
);
defparam IBusCachedPlugin_fetchPc_inc_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .D(n17460_4),
    .CLK(main_crg_clkout),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .RESET(n8216_5) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_s1.INIT=1'b0;
  DFFRE _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1 (
    .Q(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .D(n17462_5),
    .CLK(main_crg_clkout),
    .CE(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1_8),
    .RESET(n8216_5) 
);
defparam _zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MIE_s1 (
    .Q(CsrPlugin_mstatus_MIE),
    .D(n17857_5),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mstatus_MIE_8),
    .RESET(n8216_5) 
);
defparam CsrPlugin_mstatus_MIE_s1.INIT=1'b0;
  DFFRE CsrPlugin_mstatus_MPIE_s1 (
    .Q(CsrPlugin_mstatus_MPIE),
    .D(n17858_4),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mstatus_MIE_8),
    .RESET(n8216_5) 
);
defparam CsrPlugin_mstatus_MPIE_s1.INIT=1'b0;
  DFFSE CsrPlugin_mstatus_MPP_1_s1 (
    .Q(CsrPlugin_mstatus_MPP[1]),
    .D(n17845_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mstatus_MPP_1_10),
    .SET(n24517_3) 
);
defparam CsrPlugin_mstatus_MPP_1_s1.INIT=1'b1;
  DFFRE execute_arbitration_isValid_s1 (
    .Q(execute_arbitration_isValid),
    .D(n17861_5),
    .CLK(main_crg_clkout),
    .CE(execute_arbitration_isValid_10),
    .RESET(n8216_5) 
);
defparam execute_arbitration_isValid_s1.INIT=1'b0;
  DFFRE memory_arbitration_isValid_s1 (
    .Q(memory_arbitration_isValid),
    .D(n17863_7),
    .CLK(main_crg_clkout),
    .CE(memory_arbitration_isValid_11),
    .RESET(n8216_5) 
);
defparam memory_arbitration_isValid_s1.INIT=1'b0;
  DFFRE writeBack_arbitration_isValid_s1 (
    .Q(writeBack_arbitration_isValid),
    .D(n17865_5),
    .CLK(main_crg_clkout),
    .CE(writeBack_arbitration_isValid_10),
    .RESET(n8216_5) 
);
defparam writeBack_arbitration_isValid_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]),
    .D(n18875_9),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_s1.INIT=1'b0;
  DFFSE CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]),
    .D(GND),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_8),
    .SET(DBusCachedPlugin_exceptionBus_valid) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_2_s1.INIT=1'b1;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]),
    .D(n18877_5),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]),
    .D(n18879_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]),
    .D(n18880_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]),
    .D(n18881_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]),
    .D(n18882_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]),
    .D(n18883_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]),
    .D(n18884_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]),
    .D(n18885_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]),
    .D(n18886_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]),
    .D(n18887_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]),
    .D(n18888_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]),
    .D(n18889_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]),
    .D(n18890_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]),
    .D(n18891_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]),
    .D(n18892_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]),
    .D(n18893_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]),
    .D(n18894_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]),
    .D(n18895_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]),
    .D(n18896_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]),
    .D(n18897_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]),
    .D(n18898_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]),
    .D(n18899_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]),
    .D(n18900_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]),
    .D(n18901_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]),
    .D(n18902_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]),
    .D(n18903_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]),
    .D(n18904_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]),
    .D(n18905_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]),
    .D(n18906_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]),
    .D(n18907_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]),
    .D(n18908_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]),
    .D(n18909_6),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_s1.INIT=1'b0;
  DFFE CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1 (
    .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]),
    .D(n18910_4),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_8) 
);
defparam CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_31_s1 (
    .Q(CsrPlugin_mepc[31]),
    .D(n19151_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_31_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_30_s1 (
    .Q(CsrPlugin_mepc[30]),
    .D(n19152_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_30_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_29_s1 (
    .Q(CsrPlugin_mepc[29]),
    .D(n19153_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_29_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_28_s1 (
    .Q(CsrPlugin_mepc[28]),
    .D(n19154_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_28_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_27_s1 (
    .Q(CsrPlugin_mepc[27]),
    .D(n19155_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_27_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_26_s1 (
    .Q(CsrPlugin_mepc[26]),
    .D(n19156_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_26_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_25_s1 (
    .Q(CsrPlugin_mepc[25]),
    .D(n19157_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_25_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_24_s1 (
    .Q(CsrPlugin_mepc[24]),
    .D(n19158_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_24_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_23_s1 (
    .Q(CsrPlugin_mepc[23]),
    .D(n19159_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_23_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_22_s1 (
    .Q(CsrPlugin_mepc[22]),
    .D(n19160_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_22_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_21_s1 (
    .Q(CsrPlugin_mepc[21]),
    .D(n19161_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_21_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_20_s1 (
    .Q(CsrPlugin_mepc[20]),
    .D(n19162_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_20_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_19_s1 (
    .Q(CsrPlugin_mepc[19]),
    .D(n19163_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_19_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_18_s1 (
    .Q(CsrPlugin_mepc[18]),
    .D(n19164_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_18_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_17_s1 (
    .Q(CsrPlugin_mepc[17]),
    .D(n19165_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_17_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_16_s1 (
    .Q(CsrPlugin_mepc[16]),
    .D(n19166_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_16_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_15_s1 (
    .Q(CsrPlugin_mepc[15]),
    .D(n19167_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_15_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_14_s1 (
    .Q(CsrPlugin_mepc[14]),
    .D(n19168_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_14_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_13_s1 (
    .Q(CsrPlugin_mepc[13]),
    .D(n19169_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_13_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_12_s1 (
    .Q(CsrPlugin_mepc[12]),
    .D(n19170_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_12_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_11_s1 (
    .Q(CsrPlugin_mepc[11]),
    .D(n19171_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_11_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_10_s1 (
    .Q(CsrPlugin_mepc[10]),
    .D(n19172_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_10_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_9_s1 (
    .Q(CsrPlugin_mepc[9]),
    .D(n19173_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_9_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_8_s1 (
    .Q(CsrPlugin_mepc[8]),
    .D(n19174_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_8_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_7_s1 (
    .Q(CsrPlugin_mepc[7]),
    .D(n19175_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_7_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_6_s1 (
    .Q(CsrPlugin_mepc[6]),
    .D(n19176_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_6_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_5_s1 (
    .Q(CsrPlugin_mepc[5]),
    .D(n19177_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_5_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_4_s1 (
    .Q(CsrPlugin_mepc[4]),
    .D(n19178_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_4_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_3_s1 (
    .Q(CsrPlugin_mepc[3]),
    .D(n19179_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_3_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_2_s1 (
    .Q(CsrPlugin_mepc[2]),
    .D(n19180_3),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_2_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_1_s1 (
    .Q(CsrPlugin_mepc[1]),
    .D(n19181_5),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_1_s1.INIT=1'b0;
  DFFE CsrPlugin_mepc_0_s1 (
    .Q(CsrPlugin_mepc[0]),
    .D(n19182_5),
    .CLK(main_crg_clkout),
    .CE(CsrPlugin_mepc_31_10) 
);
defparam CsrPlugin_mepc_0_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_31_s1 (
    .Q(memory_DivPlugin_rs1[31]),
    .D(n19345_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_31_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_30_s1 (
    .Q(memory_DivPlugin_rs1[30]),
    .D(n19346_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_30_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_29_s1 (
    .Q(memory_DivPlugin_rs1[29]),
    .D(n19347_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_29_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_28_s1 (
    .Q(memory_DivPlugin_rs1[28]),
    .D(n19348_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_28_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_27_s1 (
    .Q(memory_DivPlugin_rs1[27]),
    .D(n19349_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_27_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_26_s1 (
    .Q(memory_DivPlugin_rs1[26]),
    .D(n19350_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_26_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_25_s1 (
    .Q(memory_DivPlugin_rs1[25]),
    .D(n19351_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_25_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_24_s1 (
    .Q(memory_DivPlugin_rs1[24]),
    .D(n19352_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_24_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_23_s1 (
    .Q(memory_DivPlugin_rs1[23]),
    .D(n19353_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_23_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_22_s1 (
    .Q(memory_DivPlugin_rs1[22]),
    .D(n19354_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_22_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_21_s1 (
    .Q(memory_DivPlugin_rs1[21]),
    .D(n19355_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_21_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_20_s1 (
    .Q(memory_DivPlugin_rs1[20]),
    .D(n19356_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_20_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_19_s1 (
    .Q(memory_DivPlugin_rs1[19]),
    .D(n19357_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_19_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_18_s1 (
    .Q(memory_DivPlugin_rs1[18]),
    .D(n19358_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_18_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_17_s1 (
    .Q(memory_DivPlugin_rs1[17]),
    .D(n19359_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_17_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_16_s1 (
    .Q(memory_DivPlugin_rs1[16]),
    .D(n19360_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_16_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_15_s1 (
    .Q(memory_DivPlugin_rs1[15]),
    .D(n19361_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_15_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_14_s1 (
    .Q(memory_DivPlugin_rs1[14]),
    .D(n19362_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_14_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_13_s1 (
    .Q(memory_DivPlugin_rs1[13]),
    .D(n19363_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_13_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_12_s1 (
    .Q(memory_DivPlugin_rs1[12]),
    .D(n19364_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_12_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_11_s1 (
    .Q(memory_DivPlugin_rs1[11]),
    .D(n19365_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_11_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_10_s1 (
    .Q(memory_DivPlugin_rs1[10]),
    .D(n19366_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_10_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_9_s1 (
    .Q(memory_DivPlugin_rs1[9]),
    .D(n19367_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_9_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_8_s1 (
    .Q(memory_DivPlugin_rs1[8]),
    .D(n19368_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_8_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_7_s1 (
    .Q(memory_DivPlugin_rs1[7]),
    .D(n19369_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_7_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_6_s1 (
    .Q(memory_DivPlugin_rs1[6]),
    .D(n19370_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_6_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_5_s1 (
    .Q(memory_DivPlugin_rs1[5]),
    .D(n19371_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_5_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_4_s1 (
    .Q(memory_DivPlugin_rs1[4]),
    .D(n19372_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_4_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_3_s1 (
    .Q(memory_DivPlugin_rs1[3]),
    .D(n19373_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_3_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_2_s1 (
    .Q(memory_DivPlugin_rs1[2]),
    .D(n19374_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_2_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_1_s1 (
    .Q(memory_DivPlugin_rs1[1]),
    .D(n19375_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_1_s1.INIT=1'b0;
  DFFE memory_DivPlugin_rs1_0_s1 (
    .Q(memory_DivPlugin_rs1[0]),
    .D(n19376_3),
    .CLK(main_crg_clkout),
    .CE(memory_DivPlugin_rs1_31_10) 
);
defparam memory_DivPlugin_rs1_0_s1.INIT=1'b0;
  DFF CsrPlugin_mcause_interrupt_s1 (
    .Q(CsrPlugin_mcause_interrupt),
    .D(n19146_7),
    .CLK(main_crg_clkout) 
);
defparam CsrPlugin_mcause_interrupt_s1.INIT=1'b0;
  DFF decode_to_execute_IS_RS1_SIGNED_s2 (
    .Q(decode_to_execute_IS_RS1_SIGNED),
    .D(n20108_7),
    .CLK(main_crg_clkout) 
);
defparam decode_to_execute_IS_RS1_SIGNED_s2.INIT=1'b0;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s (
    .DO(_zz_RegFilePlugin_regFile_port1[31:0]),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[24:20],GND,GND,GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(lastStageRegFileWrite_valid),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s.BLK_SEL_1=3'b000;
  SDPB RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0 (
    .DO(_zz_RegFilePlugin_regFile_port0[31:0]),
    .DI(lastStageRegFileWrite_payload_data[31:0]),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,GND,lastStageRegFileWrite_payload_address[4:0],GND,VCC,VCC,VCC,VCC}),
    .ADB({GND,GND,GND,GND,decode_INSTRUCTION_ANTICIPATED[19:15],GND,GND,GND,GND,GND}),
    .CLKA(main_crg_clkout),
    .CLKB(main_crg_clkout),
    .CEA(lastStageRegFileWrite_valid),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_0=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BIT_WIDTH_1=32;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.READ_MODE=1'b0;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.RESET_MODE="SYNC";
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_0=3'b000;
defparam RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s0.BLK_SEL_1=3'b000;
  MULT18X18 execute_MUL_HL_33_s1 (
    .DOUT({DOUT[35:34],execute_to_memory_MUL_HL[33:0]}),
    .SOA(SOA[17:0]),
    .SOB(SOB[17:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .B({GND,GND,execute_RS2[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(main_crg_clkout),
    .CE(n19216_4),
    .RESET(GND) 
);
defparam execute_MUL_HL_33_s1.AREG=1'b0;
defparam execute_MUL_HL_33_s1.ASIGN_REG=1'b0;
defparam execute_MUL_HL_33_s1.BREG=1'b0;
defparam execute_MUL_HL_33_s1.BSIGN_REG=1'b0;
defparam execute_MUL_HL_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HL_33_s1.OUT_REG=1'b1;
defparam execute_MUL_HL_33_s1.PIPE_REG=1'b0;
defparam execute_MUL_HL_33_s1.SOA_REG=1'b0;
  MULT18X18 execute_MUL_LH_33_s1 (
    .DOUT({DOUT_0[35:34],execute_to_memory_MUL_LH[33:0]}),
    .SOA(SOA_0[17:0]),
    .SOB(SOB_0[17:0]),
    .A({GND,GND,execute_RS1[15:0]}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(main_crg_clkout),
    .CE(n19216_4),
    .RESET(GND) 
);
defparam execute_MUL_LH_33_s1.AREG=1'b0;
defparam execute_MUL_LH_33_s1.ASIGN_REG=1'b0;
defparam execute_MUL_LH_33_s1.BREG=1'b0;
defparam execute_MUL_LH_33_s1.BSIGN_REG=1'b0;
defparam execute_MUL_LH_33_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LH_33_s1.OUT_REG=1'b1;
defparam execute_MUL_LH_33_s1.PIPE_REG=1'b0;
defparam execute_MUL_LH_33_s1.SOA_REG=1'b0;
  MULT18X18 execute_MUL_HH_33_s2 (
    .DOUT({DOUT_1[35:32],execute_to_memory_MUL_HH[31:0]}),
    .SOA(SOA_1[17:0]),
    .SOB(SOB_1[17:0]),
    .A({execute_MulPlugin_aHigh[16],execute_MulPlugin_aHigh[16],execute_RS1[31:16]}),
    .B({execute_MulPlugin_bHigh[16],execute_MulPlugin_bHigh[16],execute_RS2[31:16]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(main_crg_clkout),
    .CE(n19216_4),
    .RESET(GND) 
);
defparam execute_MUL_HH_33_s2.AREG=1'b0;
defparam execute_MUL_HH_33_s2.ASIGN_REG=1'b0;
defparam execute_MUL_HH_33_s2.BREG=1'b0;
defparam execute_MUL_HH_33_s2.BSIGN_REG=1'b0;
defparam execute_MUL_HH_33_s2.MULT_RESET_MODE="SYNC";
defparam execute_MUL_HH_33_s2.OUT_REG=1'b1;
defparam execute_MUL_HH_33_s2.PIPE_REG=1'b0;
defparam execute_MUL_HH_33_s2.SOA_REG=1'b0;
  MULT18X18 execute_MUL_LL_31_s1 (
    .DOUT({DOUT_2[35:32],execute_to_memory_MUL_LL[31:0]}),
    .SOA(SOA_2[17:0]),
    .SOB(SOB_2[17:0]),
    .A({GND,GND,execute_RS1[15:0]}),
    .B({GND,GND,execute_RS2[15:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(main_crg_clkout),
    .CE(n19216_4),
    .RESET(GND) 
);
defparam execute_MUL_LL_31_s1.AREG=1'b0;
defparam execute_MUL_LL_31_s1.ASIGN_REG=1'b0;
defparam execute_MUL_LL_31_s1.BREG=1'b0;
defparam execute_MUL_LL_31_s1.BSIGN_REG=1'b0;
defparam execute_MUL_LL_31_s1.MULT_RESET_MODE="SYNC";
defparam execute_MUL_LL_31_s1.OUT_REG=1'b1;
defparam execute_MUL_LL_31_s1.PIPE_REG=1'b0;
defparam execute_MUL_LL_31_s1.SOA_REG=1'b0;
  ALU54D add_9065_s1 (
    .DOUT({DOUT_3[53:52],memory_to_writeBack_MUL_LOW[51:0]}),
    .CASO(CASO[54:0]),
    .A({_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[49:0]}),
    .B({execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33],execute_to_memory_MUL_HL[33:0],GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(main_crg_clkout),
    .CE(memory_to_writeBack_INSTRUCTION_29_8),
    .RESET(GND) 
);
defparam add_9065_s1.ACCLOAD_REG=1'b0;
defparam add_9065_s1.ALUD_MODE=0;
defparam add_9065_s1.ALU_RESET_MODE="SYNC";
defparam add_9065_s1.AREG=1'b0;
defparam add_9065_s1.ASIGN_REG=1'b0;
defparam add_9065_s1.BREG=1'b0;
defparam add_9065_s1.BSIGN_REG=1'b0;
defparam add_9065_s1.B_ADD_SUB=1'b0;
defparam add_9065_s1.C_ADD_SUB=1'b0;
defparam add_9065_s1.OUT_REG=1'b1;
  ALU54D add_4_s1 (
    .DOUT({DOUT_4[53:51],_zz_memory_MUL_LOW[51],_zz_memory_MUL_LOW[49:0]}),
    .CASO(CASO_0[54:0]),
    .A({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,execute_to_memory_MUL_LL[31:0]}),
    .B({execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33],execute_to_memory_MUL_LH[33:0],GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .CASI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ACCLOAD(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(GND),
    .CE(VCC),
    .RESET(GND) 
);
defparam add_4_s1.ACCLOAD_REG=1'b0;
defparam add_4_s1.ALUD_MODE=0;
defparam add_4_s1.ALU_RESET_MODE="SYNC";
defparam add_4_s1.AREG=1'b0;
defparam add_4_s1.ASIGN_REG=1'b0;
defparam add_4_s1.BREG=1'b0;
defparam add_4_s1.BSIGN_REG=1'b0;
defparam add_4_s1.B_ADD_SUB=1'b0;
defparam add_4_s1.C_ADD_SUB=1'b0;
defparam add_4_s1.OUT_REG=1'b0;
  ALU _zz_execute_SrcPlugin_addSub_0_s (
    .SUM(_zz_execute_SrcPlugin_addSub[0]),
    .COUT(_zz_execute_SrcPlugin_addSub_0_2),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SrcPlugin_addSub_3[0]),
    .I3(GND),
    .CIN(decode_to_execute_SRC_USE_SUB_LESS) 
);
defparam _zz_execute_SrcPlugin_addSub_0_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_1_s (
    .SUM(_zz_execute_SrcPlugin_addSub[1]),
    .COUT(_zz_execute_SrcPlugin_addSub_1_2),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[1]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_0_2) 
);
defparam _zz_execute_SrcPlugin_addSub_1_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_2_s (
    .SUM(_zz_execute_SrcPlugin_addSub[2]),
    .COUT(_zz_execute_SrcPlugin_addSub_2_2),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SrcPlugin_addSub_3[2]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_1_2) 
);
defparam _zz_execute_SrcPlugin_addSub_2_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_3_s (
    .SUM(_zz_execute_SrcPlugin_addSub[3]),
    .COUT(_zz_execute_SrcPlugin_addSub_3_2),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[3]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_2_2) 
);
defparam _zz_execute_SrcPlugin_addSub_3_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_4_s (
    .SUM(_zz_execute_SrcPlugin_addSub[4]),
    .COUT(_zz_execute_SrcPlugin_addSub_4_2),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SrcPlugin_addSub_3[4]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_3_2) 
);
defparam _zz_execute_SrcPlugin_addSub_4_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_5_s (
    .SUM(_zz_execute_SrcPlugin_addSub[5]),
    .COUT(_zz_execute_SrcPlugin_addSub_5_2),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SrcPlugin_addSub_3[5]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_4_2) 
);
defparam _zz_execute_SrcPlugin_addSub_5_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_6_s (
    .SUM(_zz_execute_SrcPlugin_addSub[6]),
    .COUT(_zz_execute_SrcPlugin_addSub_6_2),
    .I0(_zz_execute_SRC1[6]),
    .I1(_zz_execute_SrcPlugin_addSub_3[6]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_5_2) 
);
defparam _zz_execute_SrcPlugin_addSub_6_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_7_s (
    .SUM(_zz_execute_SrcPlugin_addSub[7]),
    .COUT(_zz_execute_SrcPlugin_addSub_7_2),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SrcPlugin_addSub_3[7]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_6_2) 
);
defparam _zz_execute_SrcPlugin_addSub_7_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_8_s (
    .SUM(_zz_execute_SrcPlugin_addSub[8]),
    .COUT(_zz_execute_SrcPlugin_addSub_8_2),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SrcPlugin_addSub_3[8]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_7_2) 
);
defparam _zz_execute_SrcPlugin_addSub_8_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_9_s (
    .SUM(_zz_execute_SrcPlugin_addSub[9]),
    .COUT(_zz_execute_SrcPlugin_addSub_9_2),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SrcPlugin_addSub_3[9]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_8_2) 
);
defparam _zz_execute_SrcPlugin_addSub_9_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_10_s (
    .SUM(_zz_execute_SrcPlugin_addSub[10]),
    .COUT(_zz_execute_SrcPlugin_addSub_10_2),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SrcPlugin_addSub_3[10]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_9_2) 
);
defparam _zz_execute_SrcPlugin_addSub_10_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_11_s (
    .SUM(_zz_execute_SrcPlugin_addSub[11]),
    .COUT(_zz_execute_SrcPlugin_addSub_11_2),
    .I0(_zz_execute_SRC1[11]),
    .I1(_zz_execute_SrcPlugin_addSub_3[11]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_10_2) 
);
defparam _zz_execute_SrcPlugin_addSub_11_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_12_s (
    .SUM(_zz_execute_SrcPlugin_addSub[12]),
    .COUT(_zz_execute_SrcPlugin_addSub_12_2),
    .I0(_zz_execute_SRC1[12]),
    .I1(_zz_execute_SrcPlugin_addSub_3[12]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_11_2) 
);
defparam _zz_execute_SrcPlugin_addSub_12_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_13_s (
    .SUM(_zz_execute_SrcPlugin_addSub[13]),
    .COUT(_zz_execute_SrcPlugin_addSub_13_2),
    .I0(_zz_execute_SRC1[13]),
    .I1(_zz_execute_SrcPlugin_addSub_3[13]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_12_2) 
);
defparam _zz_execute_SrcPlugin_addSub_13_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_14_s (
    .SUM(_zz_execute_SrcPlugin_addSub[14]),
    .COUT(_zz_execute_SrcPlugin_addSub_14_2),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SrcPlugin_addSub_3[14]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_13_2) 
);
defparam _zz_execute_SrcPlugin_addSub_14_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_15_s (
    .SUM(_zz_execute_SrcPlugin_addSub[15]),
    .COUT(_zz_execute_SrcPlugin_addSub_15_2),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SrcPlugin_addSub_3[15]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_14_2) 
);
defparam _zz_execute_SrcPlugin_addSub_15_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_16_s (
    .SUM(_zz_execute_SrcPlugin_addSub[16]),
    .COUT(_zz_execute_SrcPlugin_addSub_16_2),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SrcPlugin_addSub_3[16]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_15_2) 
);
defparam _zz_execute_SrcPlugin_addSub_16_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_17_s (
    .SUM(_zz_execute_SrcPlugin_addSub[17]),
    .COUT(_zz_execute_SrcPlugin_addSub_17_2),
    .I0(_zz_execute_SRC1[17]),
    .I1(_zz_execute_SrcPlugin_addSub_3[17]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_16_2) 
);
defparam _zz_execute_SrcPlugin_addSub_17_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_18_s (
    .SUM(_zz_execute_SrcPlugin_addSub[18]),
    .COUT(_zz_execute_SrcPlugin_addSub_18_2),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SrcPlugin_addSub_3[18]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_17_2) 
);
defparam _zz_execute_SrcPlugin_addSub_18_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_19_s (
    .SUM(_zz_execute_SrcPlugin_addSub[19]),
    .COUT(_zz_execute_SrcPlugin_addSub_19_2),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SrcPlugin_addSub_3[19]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_18_2) 
);
defparam _zz_execute_SrcPlugin_addSub_19_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_20_s (
    .SUM(_zz_execute_SrcPlugin_addSub[20]),
    .COUT(_zz_execute_SrcPlugin_addSub_20_2),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SrcPlugin_addSub_3[20]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_19_2) 
);
defparam _zz_execute_SrcPlugin_addSub_20_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_21_s (
    .SUM(_zz_execute_SrcPlugin_addSub[21]),
    .COUT(_zz_execute_SrcPlugin_addSub_21_2),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SrcPlugin_addSub_3[21]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_20_2) 
);
defparam _zz_execute_SrcPlugin_addSub_21_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_22_s (
    .SUM(_zz_execute_SrcPlugin_addSub[22]),
    .COUT(_zz_execute_SrcPlugin_addSub_22_2),
    .I0(_zz_execute_SRC1[22]),
    .I1(_zz_execute_SrcPlugin_addSub_3[22]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_21_2) 
);
defparam _zz_execute_SrcPlugin_addSub_22_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_23_s (
    .SUM(_zz_execute_SrcPlugin_addSub[23]),
    .COUT(_zz_execute_SrcPlugin_addSub_23_2),
    .I0(_zz_execute_SRC1[23]),
    .I1(_zz_execute_SrcPlugin_addSub_3[23]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_22_2) 
);
defparam _zz_execute_SrcPlugin_addSub_23_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_24_s (
    .SUM(_zz_execute_SrcPlugin_addSub[24]),
    .COUT(_zz_execute_SrcPlugin_addSub_24_2),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SrcPlugin_addSub_3[24]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_23_2) 
);
defparam _zz_execute_SrcPlugin_addSub_24_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_25_s (
    .SUM(_zz_execute_SrcPlugin_addSub[25]),
    .COUT(_zz_execute_SrcPlugin_addSub_25_2),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SrcPlugin_addSub_3[25]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_24_2) 
);
defparam _zz_execute_SrcPlugin_addSub_25_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_26_s (
    .SUM(_zz_execute_SrcPlugin_addSub[26]),
    .COUT(_zz_execute_SrcPlugin_addSub_26_2),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SrcPlugin_addSub_3[26]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_25_2) 
);
defparam _zz_execute_SrcPlugin_addSub_26_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_27_s (
    .SUM(_zz_execute_SrcPlugin_addSub[27]),
    .COUT(_zz_execute_SrcPlugin_addSub_27_2),
    .I0(_zz_execute_SRC1[27]),
    .I1(_zz_execute_SrcPlugin_addSub_3[27]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_26_2) 
);
defparam _zz_execute_SrcPlugin_addSub_27_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_28_s (
    .SUM(_zz_execute_SrcPlugin_addSub[28]),
    .COUT(_zz_execute_SrcPlugin_addSub_28_2),
    .I0(_zz_execute_SRC1[28]),
    .I1(_zz_execute_SrcPlugin_addSub_3[28]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_27_2) 
);
defparam _zz_execute_SrcPlugin_addSub_28_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_29_s (
    .SUM(_zz_execute_SrcPlugin_addSub[29]),
    .COUT(_zz_execute_SrcPlugin_addSub_29_2),
    .I0(_zz_execute_SRC1[29]),
    .I1(_zz_execute_SrcPlugin_addSub_3[29]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_28_2) 
);
defparam _zz_execute_SrcPlugin_addSub_29_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_30_s (
    .SUM(_zz_execute_SrcPlugin_addSub[30]),
    .COUT(_zz_execute_SrcPlugin_addSub_30_2),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SrcPlugin_addSub_3[30]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_29_2) 
);
defparam _zz_execute_SrcPlugin_addSub_30_s.ALU_MODE=0;
  ALU _zz_execute_SrcPlugin_addSub_31_s (
    .SUM(_zz_execute_SrcPlugin_addSub[31]),
    .COUT(_zz_execute_SrcPlugin_addSub_31_0_COUT),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SrcPlugin_addSub_3[31]),
    .I3(GND),
    .CIN(_zz_execute_SrcPlugin_addSub_30_2) 
);
defparam _zz_execute_SrcPlugin_addSub_31_s.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_2_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[2]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_2_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[2]),
    .I1(n13051_3),
    .I3(GND),
    .CIN(GND) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_2_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_3_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[3]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_3_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[3]),
    .I1(n13050_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_2_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_3_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_4_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[4]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_4_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[4]),
    .I1(n13049_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_3_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_4_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_5_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[5]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_5_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[5]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[25]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_4_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_5_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_6_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[6]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_6_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[6]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[26]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_5_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_6_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_7_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[7]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_7_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[27]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_6_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_7_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_8_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[8]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_8_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[28]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_7_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_8_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_9_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[9]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_9_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[29]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_8_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_9_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_10_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[10]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_10_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[30]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_9_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_10_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_11_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[11]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_11_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[11]),
    .I1(n13048_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_10_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_11_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_12_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[12]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_12_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[12]),
    .I1(n13047_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_11_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_12_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_13_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[13]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_13_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[13]),
    .I1(n13046_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_12_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_13_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_14_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[14]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_14_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[14]),
    .I1(n13045_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_13_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_14_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_15_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[15]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_15_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[15]),
    .I1(n13044_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_14_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_15_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_16_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[16]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_16_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[16]),
    .I1(n13043_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_15_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_16_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_17_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[17]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_17_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[17]),
    .I1(n13042_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_16_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_17_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_18_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[18]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_18_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[18]),
    .I1(n13041_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_17_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_18_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_19_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[19]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_19_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[19]),
    .I1(n13040_3),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_18_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_19_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_20_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[20]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_20_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[20]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_19_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_20_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_21_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[21]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_21_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[21]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_20_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_21_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_22_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[22]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_22_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[22]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_21_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_22_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_23_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[23]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_23_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[23]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_22_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_23_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_24_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[24]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_24_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[24]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_23_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_24_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_25_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[25]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_25_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[25]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_24_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_25_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_26_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[26]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_26_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[26]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_25_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_26_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_27_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[27]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_27_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[27]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_26_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_27_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_28_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[28]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_28_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[28]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_27_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_28_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_29_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[29]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_29_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[29]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_28_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_29_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_30_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[30]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_30_3),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[30]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_29_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_30_s0.ALU_MODE=0;
  ALU IBusCachedPlugin_predictionJumpInterface_payload_31_s0 (
    .SUM(IBusCachedPlugin_predictionJumpInterface_payload[31]),
    .COUT(IBusCachedPlugin_predictionJumpInterface_payload_31_1_COUT),
    .I0(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[31]),
    .I3(GND),
    .CIN(IBusCachedPlugin_predictionJumpInterface_payload_30_3) 
);
defparam IBusCachedPlugin_predictionJumpInterface_payload_31_s0.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_0_s (
    .SUM(execute_BranchPlugin_branchAdder[0]),
    .COUT(execute_BranchPlugin_branchAdder_0_2),
    .I0(execute_BranchPlugin_branch_src1[0]),
    .I1(execute_BranchPlugin_branch_src2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam execute_BranchPlugin_branchAdder_0_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_1_s (
    .SUM(execute_BranchPlugin_branchAdder[1]),
    .COUT(execute_BranchPlugin_branchAdder_1_2),
    .I0(execute_BranchPlugin_branch_src1[1]),
    .I1(execute_BranchPlugin_branch_src2[1]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_0_2) 
);
defparam execute_BranchPlugin_branchAdder_1_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_2_s (
    .SUM(execute_BranchPlugin_branchAdder[2]),
    .COUT(execute_BranchPlugin_branchAdder_2_2),
    .I0(execute_BranchPlugin_branch_src1[2]),
    .I1(execute_BranchPlugin_branch_src2[2]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_1_2) 
);
defparam execute_BranchPlugin_branchAdder_2_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_3_s (
    .SUM(execute_BranchPlugin_branchAdder[3]),
    .COUT(execute_BranchPlugin_branchAdder_3_2),
    .I0(execute_BranchPlugin_branch_src1[3]),
    .I1(execute_BranchPlugin_branch_src2[3]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_2_2) 
);
defparam execute_BranchPlugin_branchAdder_3_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_4_s (
    .SUM(execute_BranchPlugin_branchAdder[4]),
    .COUT(execute_BranchPlugin_branchAdder_4_2),
    .I0(execute_BranchPlugin_branch_src1[4]),
    .I1(execute_BranchPlugin_branch_src2[4]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_3_2) 
);
defparam execute_BranchPlugin_branchAdder_4_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_5_s (
    .SUM(execute_BranchPlugin_branchAdder[5]),
    .COUT(execute_BranchPlugin_branchAdder_5_2),
    .I0(execute_BranchPlugin_branch_src1[5]),
    .I1(execute_BranchPlugin_branch_src2[5]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_4_2) 
);
defparam execute_BranchPlugin_branchAdder_5_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_6_s (
    .SUM(execute_BranchPlugin_branchAdder[6]),
    .COUT(execute_BranchPlugin_branchAdder_6_2),
    .I0(execute_BranchPlugin_branch_src1[6]),
    .I1(execute_BranchPlugin_branch_src2[6]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_5_2) 
);
defparam execute_BranchPlugin_branchAdder_6_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_7_s (
    .SUM(execute_BranchPlugin_branchAdder[7]),
    .COUT(execute_BranchPlugin_branchAdder_7_2),
    .I0(execute_BranchPlugin_branch_src1[7]),
    .I1(execute_BranchPlugin_branch_src2[7]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_6_2) 
);
defparam execute_BranchPlugin_branchAdder_7_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_8_s (
    .SUM(execute_BranchPlugin_branchAdder[8]),
    .COUT(execute_BranchPlugin_branchAdder_8_2),
    .I0(execute_BranchPlugin_branch_src1[8]),
    .I1(execute_BranchPlugin_branch_src2[8]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_7_2) 
);
defparam execute_BranchPlugin_branchAdder_8_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_9_s (
    .SUM(execute_BranchPlugin_branchAdder[9]),
    .COUT(execute_BranchPlugin_branchAdder_9_2),
    .I0(execute_BranchPlugin_branch_src1[9]),
    .I1(execute_BranchPlugin_branch_src2[9]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_8_2) 
);
defparam execute_BranchPlugin_branchAdder_9_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_10_s (
    .SUM(execute_BranchPlugin_branchAdder[10]),
    .COUT(execute_BranchPlugin_branchAdder_10_2),
    .I0(execute_BranchPlugin_branch_src1[10]),
    .I1(execute_BranchPlugin_branch_src2[10]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_9_2) 
);
defparam execute_BranchPlugin_branchAdder_10_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_11_s (
    .SUM(execute_BranchPlugin_branchAdder[11]),
    .COUT(execute_BranchPlugin_branchAdder_11_2),
    .I0(execute_BranchPlugin_branch_src1[11]),
    .I1(execute_BranchPlugin_branch_src2[11]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_10_2) 
);
defparam execute_BranchPlugin_branchAdder_11_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_12_s (
    .SUM(execute_BranchPlugin_branchAdder[12]),
    .COUT(execute_BranchPlugin_branchAdder_12_2),
    .I0(execute_BranchPlugin_branch_src1[12]),
    .I1(execute_BranchPlugin_branch_src2[12]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_11_2) 
);
defparam execute_BranchPlugin_branchAdder_12_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_13_s (
    .SUM(execute_BranchPlugin_branchAdder[13]),
    .COUT(execute_BranchPlugin_branchAdder_13_2),
    .I0(execute_BranchPlugin_branch_src1[13]),
    .I1(execute_BranchPlugin_branch_src2[13]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_12_2) 
);
defparam execute_BranchPlugin_branchAdder_13_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_14_s (
    .SUM(execute_BranchPlugin_branchAdder[14]),
    .COUT(execute_BranchPlugin_branchAdder_14_2),
    .I0(execute_BranchPlugin_branch_src1[14]),
    .I1(execute_BranchPlugin_branch_src2[14]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_13_2) 
);
defparam execute_BranchPlugin_branchAdder_14_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_15_s (
    .SUM(execute_BranchPlugin_branchAdder[15]),
    .COUT(execute_BranchPlugin_branchAdder_15_2),
    .I0(execute_BranchPlugin_branch_src1[15]),
    .I1(execute_BranchPlugin_branch_src2[15]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_14_2) 
);
defparam execute_BranchPlugin_branchAdder_15_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_16_s (
    .SUM(execute_BranchPlugin_branchAdder[16]),
    .COUT(execute_BranchPlugin_branchAdder_16_2),
    .I0(execute_BranchPlugin_branch_src1[16]),
    .I1(execute_BranchPlugin_branch_src2[16]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_15_2) 
);
defparam execute_BranchPlugin_branchAdder_16_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_17_s (
    .SUM(execute_BranchPlugin_branchAdder[17]),
    .COUT(execute_BranchPlugin_branchAdder_17_2),
    .I0(execute_BranchPlugin_branch_src1[17]),
    .I1(execute_BranchPlugin_branch_src2[17]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_16_2) 
);
defparam execute_BranchPlugin_branchAdder_17_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_18_s (
    .SUM(execute_BranchPlugin_branchAdder[18]),
    .COUT(execute_BranchPlugin_branchAdder_18_2),
    .I0(execute_BranchPlugin_branch_src1[18]),
    .I1(execute_BranchPlugin_branch_src2[18]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_17_2) 
);
defparam execute_BranchPlugin_branchAdder_18_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_19_s (
    .SUM(execute_BranchPlugin_branchAdder[19]),
    .COUT(execute_BranchPlugin_branchAdder_19_2),
    .I0(execute_BranchPlugin_branch_src1[19]),
    .I1(execute_BranchPlugin_branch_src2[19]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_18_2) 
);
defparam execute_BranchPlugin_branchAdder_19_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_20_s (
    .SUM(execute_BranchPlugin_branchAdder[20]),
    .COUT(execute_BranchPlugin_branchAdder_20_2),
    .I0(execute_BranchPlugin_branch_src1[20]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_19_2) 
);
defparam execute_BranchPlugin_branchAdder_20_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_21_s (
    .SUM(execute_BranchPlugin_branchAdder[21]),
    .COUT(execute_BranchPlugin_branchAdder_21_2),
    .I0(execute_BranchPlugin_branch_src1[21]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_20_2) 
);
defparam execute_BranchPlugin_branchAdder_21_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_22_s (
    .SUM(execute_BranchPlugin_branchAdder[22]),
    .COUT(execute_BranchPlugin_branchAdder_22_2),
    .I0(execute_BranchPlugin_branch_src1[22]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_21_2) 
);
defparam execute_BranchPlugin_branchAdder_22_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_23_s (
    .SUM(execute_BranchPlugin_branchAdder[23]),
    .COUT(execute_BranchPlugin_branchAdder_23_2),
    .I0(execute_BranchPlugin_branch_src1[23]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_22_2) 
);
defparam execute_BranchPlugin_branchAdder_23_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_24_s (
    .SUM(execute_BranchPlugin_branchAdder[24]),
    .COUT(execute_BranchPlugin_branchAdder_24_2),
    .I0(execute_BranchPlugin_branch_src1[24]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_23_2) 
);
defparam execute_BranchPlugin_branchAdder_24_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_25_s (
    .SUM(execute_BranchPlugin_branchAdder[25]),
    .COUT(execute_BranchPlugin_branchAdder_25_2),
    .I0(execute_BranchPlugin_branch_src1[25]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_24_2) 
);
defparam execute_BranchPlugin_branchAdder_25_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_26_s (
    .SUM(execute_BranchPlugin_branchAdder[26]),
    .COUT(execute_BranchPlugin_branchAdder_26_2),
    .I0(execute_BranchPlugin_branch_src1[26]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_25_2) 
);
defparam execute_BranchPlugin_branchAdder_26_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_27_s (
    .SUM(execute_BranchPlugin_branchAdder[27]),
    .COUT(execute_BranchPlugin_branchAdder_27_2),
    .I0(execute_BranchPlugin_branch_src1[27]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_26_2) 
);
defparam execute_BranchPlugin_branchAdder_27_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_28_s (
    .SUM(execute_BranchPlugin_branchAdder[28]),
    .COUT(execute_BranchPlugin_branchAdder_28_2),
    .I0(execute_BranchPlugin_branch_src1[28]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_27_2) 
);
defparam execute_BranchPlugin_branchAdder_28_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_29_s (
    .SUM(execute_BranchPlugin_branchAdder[29]),
    .COUT(execute_BranchPlugin_branchAdder_29_2),
    .I0(execute_BranchPlugin_branch_src1[29]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_28_2) 
);
defparam execute_BranchPlugin_branchAdder_29_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_30_s (
    .SUM(execute_BranchPlugin_branchAdder[30]),
    .COUT(execute_BranchPlugin_branchAdder_30_2),
    .I0(execute_BranchPlugin_branch_src1[30]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_29_2) 
);
defparam execute_BranchPlugin_branchAdder_30_s.ALU_MODE=0;
  ALU execute_BranchPlugin_branchAdder_31_s (
    .SUM(execute_BranchPlugin_branchAdder[31]),
    .COUT(execute_BranchPlugin_branchAdder_31_0_COUT),
    .I0(execute_BranchPlugin_branch_src1[31]),
    .I1(execute_BranchPlugin_branch_src2[31]),
    .I3(GND),
    .CIN(execute_BranchPlugin_branchAdder_30_2) 
);
defparam execute_BranchPlugin_branchAdder_31_s.ALU_MODE=0;
  ALU n16069_s (
    .SUM(n16069_1),
    .COUT(n16069_2),
    .I0(memory_DivPlugin_div_counter_value[0]),
    .I1(n24749_4),
    .I3(GND),
    .CIN(GND) 
);
defparam n16069_s.ALU_MODE=0;
  ALU n16068_s (
    .SUM(n16068_1),
    .COUT(n16068_2),
    .I0(memory_DivPlugin_div_counter_value[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n16069_2) 
);
defparam n16068_s.ALU_MODE=0;
  ALU n16067_s (
    .SUM(n16067_1),
    .COUT(n16067_2),
    .I0(memory_DivPlugin_div_counter_value[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n16068_2) 
);
defparam n16067_s.ALU_MODE=0;
  ALU n16066_s (
    .SUM(n16066_1),
    .COUT(n16066_2),
    .I0(memory_DivPlugin_div_counter_value[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n16067_2) 
);
defparam n16066_s.ALU_MODE=0;
  ALU n16065_s (
    .SUM(n16065_1),
    .COUT(n16065_2),
    .I0(memory_DivPlugin_div_counter_value[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n16066_2) 
);
defparam n16065_s.ALU_MODE=0;
  ALU n16064_s (
    .SUM(n16064_1),
    .COUT(n16064_0_COUT),
    .I0(memory_DivPlugin_div_counter_value[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n16065_2) 
);
defparam n16064_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_32_s (
    .SUM(writeBack_MulPlugin_result[32]),
    .COUT(writeBack_MulPlugin_result_32_3),
    .I0(memory_to_writeBack_MUL_LOW[32]),
    .I1(memory_to_writeBack_MUL_HH[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam writeBack_MulPlugin_result_32_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_33_s (
    .SUM(writeBack_MulPlugin_result[33]),
    .COUT(writeBack_MulPlugin_result_33_3),
    .I0(memory_to_writeBack_MUL_LOW[33]),
    .I1(memory_to_writeBack_MUL_HH[1]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_32_3) 
);
defparam writeBack_MulPlugin_result_33_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_34_s (
    .SUM(writeBack_MulPlugin_result[34]),
    .COUT(writeBack_MulPlugin_result_34_3),
    .I0(memory_to_writeBack_MUL_LOW[34]),
    .I1(memory_to_writeBack_MUL_HH[2]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_33_3) 
);
defparam writeBack_MulPlugin_result_34_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_35_s (
    .SUM(writeBack_MulPlugin_result[35]),
    .COUT(writeBack_MulPlugin_result_35_3),
    .I0(memory_to_writeBack_MUL_LOW[35]),
    .I1(memory_to_writeBack_MUL_HH[3]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_34_3) 
);
defparam writeBack_MulPlugin_result_35_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_36_s (
    .SUM(writeBack_MulPlugin_result[36]),
    .COUT(writeBack_MulPlugin_result_36_3),
    .I0(memory_to_writeBack_MUL_LOW[36]),
    .I1(memory_to_writeBack_MUL_HH[4]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_35_3) 
);
defparam writeBack_MulPlugin_result_36_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_37_s (
    .SUM(writeBack_MulPlugin_result[37]),
    .COUT(writeBack_MulPlugin_result_37_3),
    .I0(memory_to_writeBack_MUL_LOW[37]),
    .I1(memory_to_writeBack_MUL_HH[5]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_36_3) 
);
defparam writeBack_MulPlugin_result_37_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_38_s (
    .SUM(writeBack_MulPlugin_result[38]),
    .COUT(writeBack_MulPlugin_result_38_3),
    .I0(memory_to_writeBack_MUL_LOW[38]),
    .I1(memory_to_writeBack_MUL_HH[6]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_37_3) 
);
defparam writeBack_MulPlugin_result_38_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_39_s (
    .SUM(writeBack_MulPlugin_result[39]),
    .COUT(writeBack_MulPlugin_result_39_3),
    .I0(memory_to_writeBack_MUL_LOW[39]),
    .I1(memory_to_writeBack_MUL_HH[7]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_38_3) 
);
defparam writeBack_MulPlugin_result_39_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_40_s (
    .SUM(writeBack_MulPlugin_result[40]),
    .COUT(writeBack_MulPlugin_result_40_3),
    .I0(memory_to_writeBack_MUL_LOW[40]),
    .I1(memory_to_writeBack_MUL_HH[8]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_39_3) 
);
defparam writeBack_MulPlugin_result_40_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_41_s (
    .SUM(writeBack_MulPlugin_result[41]),
    .COUT(writeBack_MulPlugin_result_41_3),
    .I0(memory_to_writeBack_MUL_LOW[41]),
    .I1(memory_to_writeBack_MUL_HH[9]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_40_3) 
);
defparam writeBack_MulPlugin_result_41_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_42_s (
    .SUM(writeBack_MulPlugin_result[42]),
    .COUT(writeBack_MulPlugin_result_42_3),
    .I0(memory_to_writeBack_MUL_LOW[42]),
    .I1(memory_to_writeBack_MUL_HH[10]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_41_3) 
);
defparam writeBack_MulPlugin_result_42_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_43_s (
    .SUM(writeBack_MulPlugin_result[43]),
    .COUT(writeBack_MulPlugin_result_43_3),
    .I0(memory_to_writeBack_MUL_LOW[43]),
    .I1(memory_to_writeBack_MUL_HH[11]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_42_3) 
);
defparam writeBack_MulPlugin_result_43_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_44_s (
    .SUM(writeBack_MulPlugin_result[44]),
    .COUT(writeBack_MulPlugin_result_44_3),
    .I0(memory_to_writeBack_MUL_LOW[44]),
    .I1(memory_to_writeBack_MUL_HH[12]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_43_3) 
);
defparam writeBack_MulPlugin_result_44_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_45_s (
    .SUM(writeBack_MulPlugin_result[45]),
    .COUT(writeBack_MulPlugin_result_45_3),
    .I0(memory_to_writeBack_MUL_LOW[45]),
    .I1(memory_to_writeBack_MUL_HH[13]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_44_3) 
);
defparam writeBack_MulPlugin_result_45_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_46_s (
    .SUM(writeBack_MulPlugin_result[46]),
    .COUT(writeBack_MulPlugin_result_46_3),
    .I0(memory_to_writeBack_MUL_LOW[46]),
    .I1(memory_to_writeBack_MUL_HH[14]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_45_3) 
);
defparam writeBack_MulPlugin_result_46_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_47_s (
    .SUM(writeBack_MulPlugin_result[47]),
    .COUT(writeBack_MulPlugin_result_47_3),
    .I0(memory_to_writeBack_MUL_LOW[47]),
    .I1(memory_to_writeBack_MUL_HH[15]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_46_3) 
);
defparam writeBack_MulPlugin_result_47_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_48_s (
    .SUM(writeBack_MulPlugin_result[48]),
    .COUT(writeBack_MulPlugin_result_48_3),
    .I0(memory_to_writeBack_MUL_LOW[48]),
    .I1(memory_to_writeBack_MUL_HH[16]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_47_3) 
);
defparam writeBack_MulPlugin_result_48_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_49_s (
    .SUM(writeBack_MulPlugin_result[49]),
    .COUT(writeBack_MulPlugin_result_49_3),
    .I0(memory_to_writeBack_MUL_LOW[49]),
    .I1(memory_to_writeBack_MUL_HH[17]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_48_3) 
);
defparam writeBack_MulPlugin_result_49_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_50_s (
    .SUM(writeBack_MulPlugin_result[50]),
    .COUT(writeBack_MulPlugin_result_50_3),
    .I0(memory_to_writeBack_MUL_LOW[50]),
    .I1(memory_to_writeBack_MUL_HH[18]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_49_3) 
);
defparam writeBack_MulPlugin_result_50_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_51_s (
    .SUM(writeBack_MulPlugin_result[51]),
    .COUT(writeBack_MulPlugin_result_51_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[19]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_50_3) 
);
defparam writeBack_MulPlugin_result_51_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_52_s (
    .SUM(writeBack_MulPlugin_result[52]),
    .COUT(writeBack_MulPlugin_result_52_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[20]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_51_3) 
);
defparam writeBack_MulPlugin_result_52_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_53_s (
    .SUM(writeBack_MulPlugin_result[53]),
    .COUT(writeBack_MulPlugin_result_53_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[21]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_52_3) 
);
defparam writeBack_MulPlugin_result_53_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_54_s (
    .SUM(writeBack_MulPlugin_result[54]),
    .COUT(writeBack_MulPlugin_result_54_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[22]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_53_3) 
);
defparam writeBack_MulPlugin_result_54_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_55_s (
    .SUM(writeBack_MulPlugin_result[55]),
    .COUT(writeBack_MulPlugin_result_55_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[23]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_54_3) 
);
defparam writeBack_MulPlugin_result_55_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_56_s (
    .SUM(writeBack_MulPlugin_result[56]),
    .COUT(writeBack_MulPlugin_result_56_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[24]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_55_3) 
);
defparam writeBack_MulPlugin_result_56_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_57_s (
    .SUM(writeBack_MulPlugin_result[57]),
    .COUT(writeBack_MulPlugin_result_57_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[25]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_56_3) 
);
defparam writeBack_MulPlugin_result_57_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_58_s (
    .SUM(writeBack_MulPlugin_result[58]),
    .COUT(writeBack_MulPlugin_result_58_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[26]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_57_3) 
);
defparam writeBack_MulPlugin_result_58_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_59_s (
    .SUM(writeBack_MulPlugin_result[59]),
    .COUT(writeBack_MulPlugin_result_59_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[27]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_58_3) 
);
defparam writeBack_MulPlugin_result_59_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_60_s (
    .SUM(writeBack_MulPlugin_result[60]),
    .COUT(writeBack_MulPlugin_result_60_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[28]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_59_3) 
);
defparam writeBack_MulPlugin_result_60_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_61_s (
    .SUM(writeBack_MulPlugin_result[61]),
    .COUT(writeBack_MulPlugin_result_61_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[29]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_60_3) 
);
defparam writeBack_MulPlugin_result_61_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_62_s (
    .SUM(writeBack_MulPlugin_result[62]),
    .COUT(writeBack_MulPlugin_result_62_3),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[30]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_61_3) 
);
defparam writeBack_MulPlugin_result_62_s.ALU_MODE=0;
  ALU writeBack_MulPlugin_result_63_s (
    .SUM(writeBack_MulPlugin_result[63]),
    .COUT(writeBack_MulPlugin_result_63_0_COUT),
    .I0(memory_to_writeBack_MUL_LOW[51]),
    .I1(memory_to_writeBack_MUL_HH[31]),
    .I3(GND),
    .CIN(writeBack_MulPlugin_result_62_3) 
);
defparam writeBack_MulPlugin_result_63_s.ALU_MODE=0;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[0]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3),
    .I0(memory_DivPlugin_rs1[31]),
    .I1(memory_DivPlugin_rs2[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[1]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3),
    .I0(memory_DivPlugin_accumulator[0]),
    .I1(memory_DivPlugin_rs2[1]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_0_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[2]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3),
    .I0(memory_DivPlugin_accumulator[1]),
    .I1(memory_DivPlugin_rs2[2]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_1_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[3]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3),
    .I0(memory_DivPlugin_accumulator[2]),
    .I1(memory_DivPlugin_rs2[3]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_2_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[4]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3),
    .I0(memory_DivPlugin_accumulator[3]),
    .I1(memory_DivPlugin_rs2[4]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_3_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[5]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3),
    .I0(memory_DivPlugin_accumulator[4]),
    .I1(memory_DivPlugin_rs2[5]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_4_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[6]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3),
    .I0(memory_DivPlugin_accumulator[5]),
    .I1(memory_DivPlugin_rs2[6]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_5_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[7]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3),
    .I0(memory_DivPlugin_accumulator[6]),
    .I1(memory_DivPlugin_rs2[7]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_6_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[8]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3),
    .I0(memory_DivPlugin_accumulator[7]),
    .I1(memory_DivPlugin_rs2[8]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_7_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[9]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3),
    .I0(memory_DivPlugin_accumulator[8]),
    .I1(memory_DivPlugin_rs2[9]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_8_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[10]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3),
    .I0(memory_DivPlugin_accumulator[9]),
    .I1(memory_DivPlugin_rs2[10]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_9_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[11]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3),
    .I0(memory_DivPlugin_accumulator[10]),
    .I1(memory_DivPlugin_rs2[11]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_10_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[12]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3),
    .I0(memory_DivPlugin_accumulator[11]),
    .I1(memory_DivPlugin_rs2[12]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_11_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[13]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3),
    .I0(memory_DivPlugin_accumulator[12]),
    .I1(memory_DivPlugin_rs2[13]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_12_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[14]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3),
    .I0(memory_DivPlugin_accumulator[13]),
    .I1(memory_DivPlugin_rs2[14]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_13_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[15]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3),
    .I0(memory_DivPlugin_accumulator[14]),
    .I1(memory_DivPlugin_rs2[15]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_14_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[16]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3),
    .I0(memory_DivPlugin_accumulator[15]),
    .I1(memory_DivPlugin_rs2[16]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_15_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[17]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3),
    .I0(memory_DivPlugin_accumulator[16]),
    .I1(memory_DivPlugin_rs2[17]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_16_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[18]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3),
    .I0(memory_DivPlugin_accumulator[17]),
    .I1(memory_DivPlugin_rs2[18]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_17_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[19]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3),
    .I0(memory_DivPlugin_accumulator[18]),
    .I1(memory_DivPlugin_rs2[19]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_18_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[20]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3),
    .I0(memory_DivPlugin_accumulator[19]),
    .I1(memory_DivPlugin_rs2[20]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_19_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[21]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3),
    .I0(memory_DivPlugin_accumulator[20]),
    .I1(memory_DivPlugin_rs2[21]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_20_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[22]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3),
    .I0(memory_DivPlugin_accumulator[21]),
    .I1(memory_DivPlugin_rs2[22]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_21_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[23]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3),
    .I0(memory_DivPlugin_accumulator[22]),
    .I1(memory_DivPlugin_rs2[23]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_22_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[24]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3),
    .I0(memory_DivPlugin_accumulator[23]),
    .I1(memory_DivPlugin_rs2[24]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_23_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[25]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3),
    .I0(memory_DivPlugin_accumulator[24]),
    .I1(memory_DivPlugin_rs2[25]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_24_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[26]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3),
    .I0(memory_DivPlugin_accumulator[25]),
    .I1(memory_DivPlugin_rs2[26]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_25_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[27]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3),
    .I0(memory_DivPlugin_accumulator[26]),
    .I1(memory_DivPlugin_rs2[27]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_26_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[28]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3),
    .I0(memory_DivPlugin_accumulator[27]),
    .I1(memory_DivPlugin_rs2[28]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_27_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[29]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3),
    .I0(memory_DivPlugin_accumulator[28]),
    .I1(memory_DivPlugin_rs2[29]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_28_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[30]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3),
    .I0(memory_DivPlugin_accumulator[29]),
    .I1(memory_DivPlugin_rs2[30]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_29_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[31]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3),
    .I0(memory_DivPlugin_accumulator[30]),
    .I1(memory_DivPlugin_rs2[31]),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_30_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_s.ALU_MODE=1;
  ALU memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s (
    .SUM(memory_DivPlugin_div_stage_0_remainderMinusDenominator[32]),
    .COUT(memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_0_COUT),
    .I0(memory_DivPlugin_accumulator[31]),
    .I1(GND),
    .I3(GND),
    .CIN(memory_DivPlugin_div_stage_0_remainderMinusDenominator_31_3) 
);
defparam memory_DivPlugin_div_stage_0_remainderMinusDenominator_32_s.ALU_MODE=1;
  ALU n14880_s0 (
    .SUM(n14880_1_SUM),
    .COUT(n14880_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14880_s0.ALU_MODE=3;
  ALU n14881_s0 (
    .SUM(n14881_1_SUM),
    .COUT(n14881_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14880_3) 
);
defparam n14881_s0.ALU_MODE=3;
  ALU n14882_s0 (
    .SUM(n14882_1_SUM),
    .COUT(n14882_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14881_3) 
);
defparam n14882_s0.ALU_MODE=3;
  ALU n14883_s0 (
    .SUM(n14883_1_SUM),
    .COUT(n14883_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14882_3) 
);
defparam n14883_s0.ALU_MODE=3;
  ALU n14884_s0 (
    .SUM(n14884_1_SUM),
    .COUT(n14884_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14883_3) 
);
defparam n14884_s0.ALU_MODE=3;
  ALU n14886_s0 (
    .SUM(n14886_1_SUM),
    .COUT(n14886_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[0]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14886_s0.ALU_MODE=3;
  ALU n14887_s0 (
    .SUM(n14887_1_SUM),
    .COUT(n14887_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[1]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14886_3) 
);
defparam n14887_s0.ALU_MODE=3;
  ALU n14888_s0 (
    .SUM(n14888_1_SUM),
    .COUT(n14888_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[2]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14887_3) 
);
defparam n14888_s0.ALU_MODE=3;
  ALU n14889_s0 (
    .SUM(n14889_1_SUM),
    .COUT(n14889_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[3]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14888_3) 
);
defparam n14889_s0.ALU_MODE=3;
  ALU n14890_s0 (
    .SUM(n14890_1_SUM),
    .COUT(n14890_3),
    .I0(HazardSimplePlugin_writeBackBuffer_payload_address[4]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14889_3) 
);
defparam n14890_s0.ALU_MODE=3;
  ALU n14893_s0 (
    .SUM(n14893_1_SUM),
    .COUT(n14893_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14893_s0.ALU_MODE=3;
  ALU n14894_s0 (
    .SUM(n14894_1_SUM),
    .COUT(n14894_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14893_3) 
);
defparam n14894_s0.ALU_MODE=3;
  ALU n14895_s0 (
    .SUM(n14895_1_SUM),
    .COUT(n14895_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14894_3) 
);
defparam n14895_s0.ALU_MODE=3;
  ALU n14896_s0 (
    .SUM(n14896_1_SUM),
    .COUT(n14896_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14895_3) 
);
defparam n14896_s0.ALU_MODE=3;
  ALU n14897_s0 (
    .SUM(n14897_1_SUM),
    .COUT(n14897_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14896_3) 
);
defparam n14897_s0.ALU_MODE=3;
  ALU n14899_s0 (
    .SUM(n14899_1_SUM),
    .COUT(n14899_3),
    .I0(memory_to_writeBack_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14899_s0.ALU_MODE=3;
  ALU n14900_s0 (
    .SUM(n14900_1_SUM),
    .COUT(n14900_3),
    .I0(memory_to_writeBack_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14899_3) 
);
defparam n14900_s0.ALU_MODE=3;
  ALU n14901_s0 (
    .SUM(n14901_1_SUM),
    .COUT(n14901_3),
    .I0(memory_to_writeBack_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14900_3) 
);
defparam n14901_s0.ALU_MODE=3;
  ALU n14902_s0 (
    .SUM(n14902_1_SUM),
    .COUT(n14902_3),
    .I0(memory_to_writeBack_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14901_3) 
);
defparam n14902_s0.ALU_MODE=3;
  ALU n14903_s0 (
    .SUM(n14903_1_SUM),
    .COUT(n14903_3),
    .I0(memory_to_writeBack_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14902_3) 
);
defparam n14903_s0.ALU_MODE=3;
  ALU n14908_s0 (
    .SUM(n14908_1_SUM),
    .COUT(n14908_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14908_s0.ALU_MODE=3;
  ALU n14909_s0 (
    .SUM(n14909_1_SUM),
    .COUT(n14909_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14908_3) 
);
defparam n14909_s0.ALU_MODE=3;
  ALU n14910_s0 (
    .SUM(n14910_1_SUM),
    .COUT(n14910_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14909_3) 
);
defparam n14910_s0.ALU_MODE=3;
  ALU n14911_s0 (
    .SUM(n14911_1_SUM),
    .COUT(n14911_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14910_3) 
);
defparam n14911_s0.ALU_MODE=3;
  ALU n14912_s0 (
    .SUM(n14912_1_SUM),
    .COUT(n14912_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14911_3) 
);
defparam n14912_s0.ALU_MODE=3;
  ALU n14914_s0 (
    .SUM(n14914_1_SUM),
    .COUT(n14914_3),
    .I0(execute_to_memory_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14914_s0.ALU_MODE=3;
  ALU n14915_s0 (
    .SUM(n14915_1_SUM),
    .COUT(n14915_3),
    .I0(execute_to_memory_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14914_3) 
);
defparam n14915_s0.ALU_MODE=3;
  ALU n14916_s0 (
    .SUM(n14916_1_SUM),
    .COUT(n14916_3),
    .I0(execute_to_memory_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14915_3) 
);
defparam n14916_s0.ALU_MODE=3;
  ALU n14917_s0 (
    .SUM(n14917_1_SUM),
    .COUT(n14917_3),
    .I0(execute_to_memory_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14916_3) 
);
defparam n14917_s0.ALU_MODE=3;
  ALU n14918_s0 (
    .SUM(n14918_1_SUM),
    .COUT(n14918_3),
    .I0(execute_to_memory_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14917_3) 
);
defparam n14918_s0.ALU_MODE=3;
  ALU n14923_s0 (
    .SUM(n14923_1_SUM),
    .COUT(n14923_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[15]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14923_s0.ALU_MODE=3;
  ALU n14924_s0 (
    .SUM(n14924_1_SUM),
    .COUT(n14924_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[16]),
    .I3(GND),
    .CIN(n14923_3) 
);
defparam n14924_s0.ALU_MODE=3;
  ALU n14925_s0 (
    .SUM(n14925_1_SUM),
    .COUT(n14925_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[17]),
    .I3(GND),
    .CIN(n14924_3) 
);
defparam n14925_s0.ALU_MODE=3;
  ALU n14926_s0 (
    .SUM(n14926_1_SUM),
    .COUT(n14926_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[18]),
    .I3(GND),
    .CIN(n14925_3) 
);
defparam n14926_s0.ALU_MODE=3;
  ALU n14927_s0 (
    .SUM(n14927_1_SUM),
    .COUT(n14927_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[19]),
    .I3(GND),
    .CIN(n14926_3) 
);
defparam n14927_s0.ALU_MODE=3;
  ALU n14929_s0 (
    .SUM(n14929_1_SUM),
    .COUT(n14929_3),
    .I0(decode_to_execute_INSTRUCTION[7]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[20]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14929_s0.ALU_MODE=3;
  ALU n14930_s0 (
    .SUM(n14930_1_SUM),
    .COUT(n14930_3),
    .I0(decode_to_execute_INSTRUCTION[8]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[21]),
    .I3(GND),
    .CIN(n14929_3) 
);
defparam n14930_s0.ALU_MODE=3;
  ALU n14931_s0 (
    .SUM(n14931_1_SUM),
    .COUT(n14931_3),
    .I0(decode_to_execute_INSTRUCTION[9]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[22]),
    .I3(GND),
    .CIN(n14930_3) 
);
defparam n14931_s0.ALU_MODE=3;
  ALU n14932_s0 (
    .SUM(n14932_1_SUM),
    .COUT(n14932_3),
    .I0(decode_to_execute_INSTRUCTION[10]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[23]),
    .I3(GND),
    .CIN(n14931_3) 
);
defparam n14932_s0.ALU_MODE=3;
  ALU n14933_s0 (
    .SUM(n14933_1_SUM),
    .COUT(n14933_3),
    .I0(decode_to_execute_INSTRUCTION[11]),
    .I1(IBusCachedPlugin_cache_io_cpu_decode_data[24]),
    .I3(GND),
    .CIN(n14932_3) 
);
defparam n14933_s0.ALU_MODE=3;
  ALU n14471_s0 (
    .SUM(n14471_1_SUM),
    .COUT(n14471_3),
    .I0(_zz_execute_SRC1_0_10),
    .I1(_zz_execute_SRC2_4[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n14471_s0.ALU_MODE=3;
  ALU n14472_s0 (
    .SUM(n14472_1_SUM),
    .COUT(n14472_3),
    .I0(_zz_execute_SRC1_1_9),
    .I1(_zz_execute_SRC2_4[1]),
    .I3(GND),
    .CIN(n14471_3) 
);
defparam n14472_s0.ALU_MODE=3;
  ALU n14473_s0 (
    .SUM(n14473_1_SUM),
    .COUT(n14473_3),
    .I0(_zz_execute_SRC1[2]),
    .I1(_zz_execute_SRC2_4[2]),
    .I3(GND),
    .CIN(n14472_3) 
);
defparam n14473_s0.ALU_MODE=3;
  ALU n14474_s0 (
    .SUM(n14474_1_SUM),
    .COUT(n14474_3),
    .I0(_zz_execute_SRC1_3_9),
    .I1(_zz_execute_SRC2_4[3]),
    .I3(GND),
    .CIN(n14473_3) 
);
defparam n14474_s0.ALU_MODE=3;
  ALU n14475_s0 (
    .SUM(n14475_1_SUM),
    .COUT(n14475_3),
    .I0(_zz_execute_SRC1_4_9),
    .I1(_zz_execute_SRC2_4[4]),
    .I3(GND),
    .CIN(n14474_3) 
);
defparam n14475_s0.ALU_MODE=3;
  ALU n14476_s0 (
    .SUM(n14476_1_SUM),
    .COUT(n14476_3),
    .I0(_zz_execute_SRC1[5]),
    .I1(_zz_execute_SRC2_4_5_9),
    .I3(GND),
    .CIN(n14475_3) 
);
defparam n14476_s0.ALU_MODE=3;
  ALU n14477_s0 (
    .SUM(n14477_1_SUM),
    .COUT(n14477_3),
    .I0(_zz_execute_SRC1[6]),
    .I1(_zz_execute_SRC2_4_6_8),
    .I3(GND),
    .CIN(n14476_3) 
);
defparam n14477_s0.ALU_MODE=3;
  ALU n14478_s0 (
    .SUM(n14478_1_SUM),
    .COUT(n14478_3),
    .I0(_zz_execute_SRC1[7]),
    .I1(_zz_execute_SRC2_4_7_8),
    .I3(GND),
    .CIN(n14477_3) 
);
defparam n14478_s0.ALU_MODE=3;
  ALU n14479_s0 (
    .SUM(n14479_1_SUM),
    .COUT(n14479_3),
    .I0(_zz_execute_SRC1[8]),
    .I1(_zz_execute_SRC2_4_8_8),
    .I3(GND),
    .CIN(n14478_3) 
);
defparam n14479_s0.ALU_MODE=3;
  ALU n14480_s0 (
    .SUM(n14480_1_SUM),
    .COUT(n14480_3),
    .I0(_zz_execute_SRC1[9]),
    .I1(_zz_execute_SRC2_4_9_8),
    .I3(GND),
    .CIN(n14479_3) 
);
defparam n14480_s0.ALU_MODE=3;
  ALU n14481_s0 (
    .SUM(n14481_1_SUM),
    .COUT(n14481_3),
    .I0(_zz_execute_SRC1[10]),
    .I1(_zz_execute_SRC2_4_10_8),
    .I3(GND),
    .CIN(n14480_3) 
);
defparam n14481_s0.ALU_MODE=3;
  ALU n14482_s0 (
    .SUM(n14482_1_SUM),
    .COUT(n14482_3),
    .I0(_zz_execute_SRC1[11]),
    .I1(_zz_execute_SRC2_4_11_8),
    .I3(GND),
    .CIN(n14481_3) 
);
defparam n14482_s0.ALU_MODE=3;
  ALU n14483_s0 (
    .SUM(n14483_1_SUM),
    .COUT(n14483_3),
    .I0(_zz_execute_SRC1[12]),
    .I1(_zz_execute_SRC2_4_12_8),
    .I3(GND),
    .CIN(n14482_3) 
);
defparam n14483_s0.ALU_MODE=3;
  ALU n14484_s0 (
    .SUM(n14484_1_SUM),
    .COUT(n14484_3),
    .I0(_zz_execute_SRC1[13]),
    .I1(_zz_execute_SRC2_4_13_8),
    .I3(GND),
    .CIN(n14483_3) 
);
defparam n14484_s0.ALU_MODE=3;
  ALU n14485_s0 (
    .SUM(n14485_1_SUM),
    .COUT(n14485_3),
    .I0(_zz_execute_SRC1[14]),
    .I1(_zz_execute_SRC2_4_14_8),
    .I3(GND),
    .CIN(n14484_3) 
);
defparam n14485_s0.ALU_MODE=3;
  ALU n14486_s0 (
    .SUM(n14486_1_SUM),
    .COUT(n14486_3),
    .I0(_zz_execute_SRC1[15]),
    .I1(_zz_execute_SRC2_4_15_8),
    .I3(GND),
    .CIN(n14485_3) 
);
defparam n14486_s0.ALU_MODE=3;
  ALU n14487_s0 (
    .SUM(n14487_1_SUM),
    .COUT(n14487_3),
    .I0(_zz_execute_SRC1[16]),
    .I1(_zz_execute_SRC2_4_16_8),
    .I3(GND),
    .CIN(n14486_3) 
);
defparam n14487_s0.ALU_MODE=3;
  ALU n14488_s0 (
    .SUM(n14488_1_SUM),
    .COUT(n14488_3),
    .I0(_zz_execute_SRC1[17]),
    .I1(_zz_execute_SRC2_4_17_8),
    .I3(GND),
    .CIN(n14487_3) 
);
defparam n14488_s0.ALU_MODE=3;
  ALU n14489_s0 (
    .SUM(n14489_1_SUM),
    .COUT(n14489_3),
    .I0(_zz_execute_SRC1[18]),
    .I1(_zz_execute_SRC2_4_18_8),
    .I3(GND),
    .CIN(n14488_3) 
);
defparam n14489_s0.ALU_MODE=3;
  ALU n14490_s0 (
    .SUM(n14490_1_SUM),
    .COUT(n14490_3),
    .I0(_zz_execute_SRC1[19]),
    .I1(_zz_execute_SRC2_4_19_8),
    .I3(GND),
    .CIN(n14489_3) 
);
defparam n14490_s0.ALU_MODE=3;
  ALU n14491_s0 (
    .SUM(n14491_1_SUM),
    .COUT(n14491_3),
    .I0(_zz_execute_SRC1[20]),
    .I1(_zz_execute_SRC2_4_20_8),
    .I3(GND),
    .CIN(n14490_3) 
);
defparam n14491_s0.ALU_MODE=3;
  ALU n14492_s0 (
    .SUM(n14492_1_SUM),
    .COUT(n14492_3),
    .I0(_zz_execute_SRC1[21]),
    .I1(_zz_execute_SRC2_4_21_8),
    .I3(GND),
    .CIN(n14491_3) 
);
defparam n14492_s0.ALU_MODE=3;
  ALU n14493_s0 (
    .SUM(n14493_1_SUM),
    .COUT(n14493_3),
    .I0(_zz_execute_SRC1[22]),
    .I1(_zz_execute_SRC2_4_22_8),
    .I3(GND),
    .CIN(n14492_3) 
);
defparam n14493_s0.ALU_MODE=3;
  ALU n14494_s0 (
    .SUM(n14494_1_SUM),
    .COUT(n14494_3),
    .I0(_zz_execute_SRC1[23]),
    .I1(_zz_execute_SRC2_4_23_8),
    .I3(GND),
    .CIN(n14493_3) 
);
defparam n14494_s0.ALU_MODE=3;
  ALU n14495_s0 (
    .SUM(n14495_1_SUM),
    .COUT(n14495_3),
    .I0(_zz_execute_SRC1[24]),
    .I1(_zz_execute_SRC2_4_24_8),
    .I3(GND),
    .CIN(n14494_3) 
);
defparam n14495_s0.ALU_MODE=3;
  ALU n14496_s0 (
    .SUM(n14496_1_SUM),
    .COUT(n14496_3),
    .I0(_zz_execute_SRC1[25]),
    .I1(_zz_execute_SRC2_4_25_8),
    .I3(GND),
    .CIN(n14495_3) 
);
defparam n14496_s0.ALU_MODE=3;
  ALU n14497_s0 (
    .SUM(n14497_1_SUM),
    .COUT(n14497_3),
    .I0(_zz_execute_SRC1[26]),
    .I1(_zz_execute_SRC2_4_26_8),
    .I3(GND),
    .CIN(n14496_3) 
);
defparam n14497_s0.ALU_MODE=3;
  ALU n14498_s0 (
    .SUM(n14498_1_SUM),
    .COUT(n14498_3),
    .I0(_zz_execute_SRC1[27]),
    .I1(_zz_execute_SRC2_4_27_8),
    .I3(GND),
    .CIN(n14497_3) 
);
defparam n14498_s0.ALU_MODE=3;
  ALU n14499_s0 (
    .SUM(n14499_1_SUM),
    .COUT(n14499_3),
    .I0(_zz_execute_SRC1[28]),
    .I1(_zz_execute_SRC2_4_28_8),
    .I3(GND),
    .CIN(n14498_3) 
);
defparam n14499_s0.ALU_MODE=3;
  ALU n14500_s0 (
    .SUM(n14500_1_SUM),
    .COUT(n14500_3),
    .I0(_zz_execute_SRC1[29]),
    .I1(_zz_execute_SRC2_4_29_8),
    .I3(GND),
    .CIN(n14499_3) 
);
defparam n14500_s0.ALU_MODE=3;
  ALU n14501_s0 (
    .SUM(n14501_1_SUM),
    .COUT(n14501_3),
    .I0(_zz_execute_SRC1[30]),
    .I1(_zz_execute_SRC2_4_30_8),
    .I3(GND),
    .CIN(n14500_3) 
);
defparam n14501_s0.ALU_MODE=3;
  ALU n14502_s0 (
    .SUM(n14502_1_SUM),
    .COUT(n14502_3),
    .I0(_zz_execute_SRC1[31]),
    .I1(_zz_execute_SRC2_4_31_8),
    .I3(GND),
    .CIN(n14501_3) 
);
defparam n14502_s0.ALU_MODE=3;
  MUX2_LUT5 _zz_execute_SRC2_4_4_s5 (
    .O(_zz_execute_SRC2_4[4]),
    .I0(_zz_execute_SRC2_4_4_6),
    .I1(_zz_execute_SRC2_4_4_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_3_s5 (
    .O(_zz_execute_SRC2_4[3]),
    .I0(_zz_execute_SRC2_4_3_6),
    .I1(_zz_execute_SRC2_4_3_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 _zz_execute_SRC2_4_2_s5 (
    .O(_zz_execute_SRC2_4[2]),
    .I0(_zz_execute_SRC2_4_2_6),
    .I1(_zz_execute_SRC2_4_2_7),
    .S0(decode_to_execute_SRC2_CTRL[1]) 
);
  MUX2_LUT5 n18879_s4 (
    .O(n18879_6),
    .I0(n18879_8),
    .I1(n18807_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18880_s4 (
    .O(n18880_6),
    .I0(n18880_8),
    .I1(n18808_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18881_s4 (
    .O(n18881_6),
    .I0(n18881_8),
    .I1(n18809_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18882_s4 (
    .O(n18882_6),
    .I0(n18882_8),
    .I1(n18810_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18883_s4 (
    .O(n18883_6),
    .I0(n18883_8),
    .I1(n18811_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18884_s4 (
    .O(n18884_6),
    .I0(n18884_8),
    .I1(n18812_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18885_s4 (
    .O(n18885_6),
    .I0(n18885_8),
    .I1(n18813_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18886_s4 (
    .O(n18886_6),
    .I0(n18886_8),
    .I1(n18814_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18887_s4 (
    .O(n18887_6),
    .I0(n18887_8),
    .I1(n18815_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18888_s4 (
    .O(n18888_6),
    .I0(n18888_8),
    .I1(n18816_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18889_s4 (
    .O(n18889_6),
    .I0(n18889_8),
    .I1(n18817_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18890_s4 (
    .O(n18890_6),
    .I0(n18890_8),
    .I1(n18818_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18891_s4 (
    .O(n18891_6),
    .I0(n18891_8),
    .I1(n18819_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18892_s4 (
    .O(n18892_6),
    .I0(n18892_8),
    .I1(n18820_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18893_s4 (
    .O(n18893_6),
    .I0(n18893_8),
    .I1(n18821_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18894_s4 (
    .O(n18894_6),
    .I0(n18894_8),
    .I1(n18822_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18895_s4 (
    .O(n18895_6),
    .I0(n18895_8),
    .I1(n18823_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18896_s4 (
    .O(n18896_6),
    .I0(n18896_8),
    .I1(n18824_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18897_s4 (
    .O(n18897_6),
    .I0(n18897_8),
    .I1(n18825_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18898_s4 (
    .O(n18898_6),
    .I0(n18898_8),
    .I1(n18826_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18899_s4 (
    .O(n18899_6),
    .I0(n18899_8),
    .I1(n18827_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18900_s4 (
    .O(n18900_6),
    .I0(n18900_8),
    .I1(n18828_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18901_s4 (
    .O(n18901_6),
    .I0(n18901_8),
    .I1(n18829_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18902_s4 (
    .O(n18902_6),
    .I0(n18902_8),
    .I1(n18830_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18903_s4 (
    .O(n18903_6),
    .I0(n18903_8),
    .I1(n18831_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18904_s4 (
    .O(n18904_6),
    .I0(n18904_8),
    .I1(n18832_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18905_s4 (
    .O(n18905_6),
    .I0(n18905_8),
    .I1(n18833_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18906_s4 (
    .O(n18906_6),
    .I0(n18906_8),
    .I1(n18834_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18907_s4 (
    .O(n18907_6),
    .I0(n18907_8),
    .I1(n18835_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18908_s4 (
    .O(n18908_6),
    .I0(n18908_8),
    .I1(n18836_4),
    .S0(n18909_11) 
);
  MUX2_LUT5 n18909_s4 (
    .O(n18909_6),
    .I0(n18909_8),
    .I1(n18837_4),
    .S0(n18909_11) 
);
  INV externalInterruptArray_regNext_1_s3 (
    .O(externalInterruptArray_regNext_1_7),
    .I(main_basesoc_timer_zero_pending) 
);
  INV n17954_s2 (
    .O(n17954_6),
    .I(main_basesoc_ibus_adr[0]) 
);
  InstructionCache IBusCachedPlugin_cache (
    .main_crg_clkout(main_crg_clkout),
    .iBus_cmd_ready(iBus_cmd_ready),
    .n8216_5(n8216_5),
    .IBusCachedPlugin_iBusRsp_stages_2_input_ready(IBusCachedPlugin_iBusRsp_stages_2_input_ready),
    ._zz_iBus_rsp_valid(_zz_iBus_rsp_valid),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1(_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1),
    .n18009_7(n18009_7),
    .CsrPlugin_pipelineLiberator_pcValids_1_7(CsrPlugin_pipelineLiberator_pcValids_1_7),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid),
    .when_IBusCachedPlugin_l256_7(when_IBusCachedPlugin_l256_7),
    .iBusWishbone_DAT_MISO_regNext(iBusWishbone_DAT_MISO_regNext[31:0]),
    .IBusCachedPlugin_fetchPc_pc(IBusCachedPlugin_fetchPc_pc[11:2]),
    .IBusCachedPlugin_fetchPc_pcReg(IBusCachedPlugin_fetchPc_pcReg[31:12]),
    ._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload(_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:5]),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    ._zz_when_InstructionCache_l342(_zz_when_InstructionCache_l342),
    .decodeStage_hit_valid(decodeStage_hit_valid),
    .lineLoader_write_tag_0_valid_5(lineLoader_write_tag_0_valid_5),
    .lineLoader_flushPending_9(lineLoader_flushPending_9),
    .lineLoader_valid(lineLoader_valid),
    .lineLoader_flushPending(lineLoader_flushPending),
    .lineLoader_address(lineLoader_address[31:5]),
    .IBusCachedPlugin_cache_io_cpu_decode_data(IBusCachedPlugin_cache_io_cpu_decode_data[31:0]),
    .lineLoader_flushCounter(lineLoader_flushCounter[7]),
    .IBusCachedPlugin_cache_io_cpu_fetch_data(IBusCachedPlugin_cache_io_cpu_fetch_data[24:15])
);
  DataCache dataCache_1 (
    .main_crg_clkout(main_crg_clkout),
    .n19216_4(n19216_4),
    .execute_to_memory_MEMORY_WR(execute_to_memory_MEMORY_WR),
    .memory_to_writeBack_INSTRUCTION_29_8(memory_to_writeBack_INSTRUCTION_29_8),
    .n8216_5(n8216_5),
    .execute_arbitration_isValid(execute_arbitration_isValid),
    .decode_to_execute_MEMORY_ENABLE(decode_to_execute_MEMORY_ENABLE),
    .toplevel_dataCache_1_io_mem_cmd_rValidN(toplevel_dataCache_1_io_mem_cmd_rValidN),
    .n18009_7(n18009_7),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6(toplevel_dataCache_1_io_mem_cmd_s2mPipe_payload_address_4_6),
    ._zz_execute_SRC1_0_10(_zz_execute_SRC1_0_10),
    .decode_to_execute_SRC2_FORCE_ZERO(decode_to_execute_SRC2_FORCE_ZERO),
    ._zz_decode_RS2_2_30_4(_zz_decode_RS2_2_30_4),
    ._zz_dBus_rsp_valid(_zz_dBus_rsp_valid),
    .decode_to_execute_MEMORY_MANAGMENT(decode_to_execute_MEMORY_MANAGMENT),
    ._zz_execute_SRC1_1_9(_zz_execute_SRC1_1_9),
    .execute_to_memory_MEMORY_ENABLE(execute_to_memory_MEMORY_ENABLE),
    .memory_arbitration_isValid(memory_arbitration_isValid),
    .writeBack_arbitration_isValid(writeBack_arbitration_isValid),
    .memory_to_writeBack_MEMORY_ENABLE(memory_to_writeBack_MEMORY_ENABLE),
    .execute_to_memory_INSTRUCTION(execute_to_memory_INSTRUCTION[13:12]),
    .execute_to_memory_REGFILE_WRITE_DATA(execute_to_memory_REGFILE_WRITE_DATA[31:0]),
    .execute_SrcPlugin_addSub(execute_SrcPlugin_addSub[11:2]),
    .execute_RS1(execute_RS1[11:5]),
    .decode_to_execute_INSTRUCTION_12(decode_to_execute_INSTRUCTION[12]),
    .decode_to_execute_INSTRUCTION_13(decode_to_execute_INSTRUCTION[13]),
    .decode_to_execute_INSTRUCTION_15(decode_to_execute_INSTRUCTION[15]),
    .decode_to_execute_INSTRUCTION_16(decode_to_execute_INSTRUCTION[16]),
    .decode_to_execute_INSTRUCTION_17(decode_to_execute_INSTRUCTION[17]),
    .decode_to_execute_INSTRUCTION_18(decode_to_execute_INSTRUCTION[18]),
    .decode_to_execute_INSTRUCTION_19(decode_to_execute_INSTRUCTION[19]),
    ._zz_execute_SrcPlugin_addSub(_zz_execute_SrcPlugin_addSub[1:0]),
    .iBusWishbone_DAT_MISO_regNext(iBusWishbone_DAT_MISO_regNext[31:0]),
    .dataCache_1_io_mem_cmd_payload_data(dataCache_1_io_mem_cmd_payload_data[31:0]),
    .stageB_request_wr(stageB_request_wr),
    .stageB_unaligned(stageB_unaligned),
    .loader_valid_regNext(loader_valid_regNext),
    .dataCache_1_io_cpu_execute_refilling(dataCache_1_io_cpu_execute_refilling),
    .stageB_flusher_waitDone(stageB_flusher_waitDone),
    .n1546_5(n1546_5),
    .io_mem_cmd_payload_address_4_5(io_mem_cmd_payload_address_4_5),
    .n4_6(n4_6_0),
    .n1248_5(n1248_5),
    .stage0_mask_3_3(stage0_mask_3_3),
    .dataCache_1_io_mem_cmd_valid(dataCache_1_io_mem_cmd_valid),
    .io_mem_cmd_payload_size_2_7(io_mem_cmd_payload_size_2_7),
    .stageB_request_size(stageB_request_size[1:0]),
    .dataCache_1_io_mem_cmd_payload_address(dataCache_1_io_mem_cmd_payload_address[31:5]),
    .stageB_mmuRsp_physicalAddress(stageB_mmuRsp_physicalAddress[4:2]),
    .stageB_dataColisions(stageB_dataColisions[0]),
    .stageB_waysHitsBeforeInvalidate(stageB_waysHitsBeforeInvalidate[0]),
    .dataCache_1_io_mem_cmd_payload_mask(dataCache_1_io_mem_cmd_payload_mask[3:0]),
    .stageB_flusher_counter(stageB_flusher_counter[7]),
    .stageB_dataReadRsp_0(stageB_dataReadRsp_0[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* VexRiscv */
module sipeed_tang_nano_9k (
  IO_psram_dq,
  IO_psram_rwds,
  O_psram_ck,
  O_psram_ck_n,
  O_psram_cs_n,
  O_psram_reset_n,
  clk27,
  gpio_tristate,
  serial_rx,
  serial_tx,
  spiflash_clk,
  spiflash_cs_n,
  spiflash_miso,
  spiflash_mosi,
  user_btn0,
  user_led0,
  user_led1,
  user_led2,
  user_led3,
  user_led4,
  user_led5
)
;
inout [15:0] IO_psram_dq;
inout [1:0] IO_psram_rwds;
output [1:0] O_psram_ck;
output [1:0] O_psram_ck_n;
output [1:0] O_psram_cs_n;
output [1:0] O_psram_reset_n;
input clk27;
inout [7:0] gpio_tristate;
input serial_rx;
output serial_tx;
output spiflash_clk;
output spiflash_cs_n;
input spiflash_miso;
output spiflash_mosi;
input user_btn0;
output user_led0;
output user_led1;
output user_led2;
output user_led3;
output user_led4;
output user_led5;
wire clk27_d;
wire serial_rx_d;
wire spiflash_miso_d;
wire user_btn0_d;
wire main_basesoc_reset;
wire n824_3;
wire n825_3;
wire n826_3;
wire n827_3;
wire n828_3;
wire n829_3;
wire n830_3;
wire n831_3;
wire n832_3;
wire n833_3;
wire n834_3;
wire n835_3;
wire n836_3;
wire n837_3;
wire n838_3;
wire n839_3;
wire n840_3;
wire n841_3;
wire n842_3;
wire n843_3;
wire n844_3;
wire n845_3;
wire n846_3;
wire n847_3;
wire n848_3;
wire n849_3;
wire n850_3;
wire n851_3;
wire n852_3;
wire n853_3;
wire n854_3;
wire n855_3;
wire builder_done;
wire n1028_3;
wire main_basesoc_serial_tx_rs232phytx_next_value1;
wire n1224_3;
wire n1225_3;
wire main_basesoc_uart_tx_fifo_syncfifo_re;
wire main_basesoc_uart_tx_fifo_syncfifo_writable;
wire main_basesoc_uart_rx_fifo_syncfifo_re;
wire main_basesoc_timer_zero_trigger;
wire main_basesoc_litespisdrphycore_posedge;
wire n1531_3;
wire user_led5_d;
wire user_led4_d;
wire user_led3_d;
wire user_led2_d;
wire user_led1_d;
wire user_led0_d;
wire main_done;
wire builder_csr_bankarray_sel;
wire n4883_3;
wire n5047_3;
wire n5215_3;
wire n5216_3;
wire n5217_3;
wire n5218_3;
wire n5219_3;
wire n5220_3;
wire n5221_3;
wire n5222_3;
wire n5223_3;
wire n5224_3;
wire n5225_3;
wire n5226_3;
wire n5227_3;
wire n5228_3;
wire n5229_3;
wire n5230_3;
wire n5231_3;
wire n5232_3;
wire n5233_3;
wire n5234_3;
wire n5235_3;
wire n5236_3;
wire n5237_3;
wire n5238_3;
wire n5239_3;
wire n5240_3;
wire n5241_3;
wire n5242_3;
wire n5243_3;
wire n5244_3;
wire n5245_3;
wire n5246_3;
wire n5281_3;
wire n5405_3;
wire n5407_3;
wire n5408_3;
wire n5409_3;
wire n5411_3;
wire n5413_3;
wire n5414_3;
wire n5415_3;
wire n5416_3;
wire n5418_3;
wire n5423_3;
wire n5429_3;
wire n5431_3;
wire n5560_4;
wire n5750_3;
wire n5751_3;
wire n5761_5;
wire n5764_5;
wire n5765_4;
wire n5766_4;
wire n5767_4;
wire n5768_4;
wire n5769_4;
wire n5770_4;
wire n5771_4;
wire n5772_4;
wire n5773_4;
wire n5774_4;
wire n5775_4;
wire n5776_4;
wire n5777_4;
wire n5778_4;
wire n5779_4;
wire n5780_4;
wire n5781_4;
wire n5782_4;
wire n5783_4;
wire n5784_4;
wire n5785_4;
wire n5786_4;
wire n5787_4;
wire n5788_4;
wire n5789_4;
wire n5790_4;
wire n5791_4;
wire n5792_4;
wire n5793_4;
wire n5794_4;
wire n5795_4;
wire n5894_4;
wire n9799_3;
wire n9800_3;
wire n9802_3;
wire n9820_3;
wire n9913_3;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_8;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_8;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce;
wire builder_litespi_next_state_0_38;
wire n6979_4;
wire n6578_4;
wire n6579_4;
wire n5435_4;
wire n6775_4;
wire n6783_4;
wire n6786_4;
wire n6791_4;
wire n6952_4;
wire n6105_4;
wire n6185_4;
wire n6239_4;
wire n6265_4;
wire n6365_4;
wire n6501_4;
wire main_basesoc_rx_phase_31_9;
wire main_basesoc_tx_phase_0_9;
wire main_basesoc_tx_phase_3_9;
wire main_basesoc_tx_phase_6_9;
wire main_basesoc_tx_phase_7_9;
wire main_basesoc_tx_phase_9_9;
wire main_basesoc_tx_phase_10_9;
wire main_basesoc_tx_phase_11_9;
wire main_basesoc_tx_phase_12_9;
wire main_basesoc_tx_phase_15_9;
wire main_basesoc_tx_phase_16_9;
wire main_basesoc_tx_phase_17_9;
wire main_basesoc_tx_phase_18_9;
wire main_basesoc_tx_phase_20_9;
wire main_basesoc_tx_phase_24_9;
wire main_basesoc_uart_tx_pending_8;
wire main_basesoc_uart_tx_fifo_readable_8;
wire main_basesoc_uart_tx_fifo_level0_4_8;
wire main_basesoc_uart_rx_fifo_readable_8;
wire main_basesoc_uart_rx_fifo_level0_4_8;
wire main_hyperram_tstriple0_oe_8;
wire main_hyperram_rwdso_0_8;
wire main_basesoc_litespisdrphycore_sr_in_31_6;
wire n6103_9;
wire n6104_9;
wire n6177_9;
wire n6178_9;
wire n6179_9;
wire n6180_9;
wire n6181_9;
wire n6182_9;
wire n6183_9;
wire n6184_9;
wire n6303_9;
wire n6305_9;
wire n6307_9;
wire n6309_9;
wire n6311_9;
wire n6313_9;
wire n6315_9;
wire n6317_9;
wire n6319_9;
wire n6321_9;
wire n6323_9;
wire n6325_9;
wire n6327_9;
wire n6329_9;
wire n6331_9;
wire n6333_9;
wire n6335_9;
wire n6337_9;
wire n6339_9;
wire n6341_9;
wire n6343_9;
wire n6345_9;
wire n6347_9;
wire n6349_9;
wire n6351_9;
wire n6353_9;
wire n6355_9;
wire n6357_9;
wire n6359_9;
wire n6361_9;
wire n6363_9;
wire n6364_14;
wire n6493_10;
wire n6494_16;
wire n5446_9;
wire n5448_9;
wire n5450_9;
wire n5452_9;
wire n5454_9;
wire n5456_9;
wire n5458_9;
wire n5460_9;
wire n5462_9;
wire n5464_9;
wire n5466_9;
wire n5468_9;
wire n5470_9;
wire n5472_9;
wire n5474_9;
wire n5476_9;
wire n5478_9;
wire n5480_9;
wire n5482_9;
wire n5484_9;
wire n5486_9;
wire n5488_9;
wire n5490_9;
wire n5492_9;
wire n5494_9;
wire n5496_9;
wire n5498_9;
wire n5500_9;
wire n5502_9;
wire n5504_9;
wire n5506_9;
wire n5508_9;
wire n5700_11;
wire n6044_10;
wire n6046_10;
wire n6048_10;
wire n6050_10;
wire n6052_10;
wire n6054_10;
wire n6056_10;
wire n6058_10;
wire n6060_10;
wire n6062_10;
wire n6064_10;
wire n6066_10;
wire n6068_10;
wire n6070_10;
wire n6072_10;
wire n6074_10;
wire n6076_10;
wire n6078_10;
wire n6080_10;
wire n6082_10;
wire n6084_10;
wire n6086_10;
wire n6088_10;
wire n6090_10;
wire n6092_10;
wire n6094_10;
wire n6096_10;
wire n6098_10;
wire n6100_10;
wire n6102_10;
wire n4915_8;
wire n4914_8;
wire n4912_8;
wire n4911_8;
wire n4908_8;
wire n4897_8;
wire n4894_8;
wire n4893_8;
wire n4891_8;
wire n4890_8;
wire n4889_8;
wire n4888_8;
wire n4887_8;
wire n4886_8;
wire n4885_8;
wire n4994_8;
wire n4993_8;
wire n4991_8;
wire n4990_8;
wire n4987_8;
wire n4976_8;
wire n4973_8;
wire n4972_8;
wire n4970_8;
wire n4969_8;
wire n4968_8;
wire n4967_8;
wire n4966_8;
wire n4965_8;
wire main_basesoc_litespimmap_burst_cs_litespi_next_value_ce;
wire builder_litespi_state_1_9;
wire builder_litespi_state_2_10;
wire builder_litespi_state_3_11;
wire n5945_5;
wire n5942_5;
wire n5941_5;
wire n5940_5;
wire main_basesoc_litespimmap_burst_cs_litespi_next_value_28;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_1_31;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce;
wire builder_self5;
wire n1023_5;
wire n1090_5;
wire n1550_5;
wire n1551_5;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1555_5;
wire n3144_5;
wire builder_csr_bankarray_csrbank0_scratch0_re;
wire builder_csr_bankarray_csrbank2_out0_re;
wire builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re;
wire builder_csr_bankarray_csrbank4_clk_divisor0_re;
wire builder_csr_bankarray_csrbank5_reload0_re;
wire builder_csr_bankarray_csrbank5_en0_re;
wire builder_csr_bankarray_csrbank5_update_value0_re;
wire builder_csr_bankarray_csrbank5_ev_enable0_re;
wire \o[0]_6 ;
wire n4992_10;
wire n4988_10;
wire n4986_10;
wire n4985_10;
wire n4983_10;
wire n4980_10;
wire n4979_10;
wire n4978_10;
wire n4977_10;
wire n4975_10;
wire n4971_10;
wire n4885_10;
wire n4964_8;
wire n5692_9;
wire builder_litespi_state_0_9;
wire n5055_4;
wire n5054_4;
wire n5053_4;
wire n5064_4;
wire n5063_4;
wire n5062_4;
wire n5105_4;
wire n5104_4;
wire n5103_4;
wire n5114_4;
wire n5113_4;
wire n5112_4;
wire builder_slave_sel_0_5;
wire builder_slave_sel_0_6;
wire builder_slave_sel_0_7;
wire builder_slave_sel_1_5;
wire builder_slave_sel_1_6;
wire builder_slave_sel_3_6;
wire builder_interface0_cyc_4;
wire n824_4;
wire n824_5;
wire n825_4;
wire n825_5;
wire n826_4;
wire n826_5;
wire n827_4;
wire n827_5;
wire n828_4;
wire n828_5;
wire n829_4;
wire n829_5;
wire n830_4;
wire n830_5;
wire n831_4;
wire n831_5;
wire n832_4;
wire n832_5;
wire n832_6;
wire n833_4;
wire n833_5;
wire n834_4;
wire n834_5;
wire n835_4;
wire n835_5;
wire n836_4;
wire n836_5;
wire n837_4;
wire n837_5;
wire n838_4;
wire n838_5;
wire n839_4;
wire n839_5;
wire n840_4;
wire n840_5;
wire n841_4;
wire n841_5;
wire n842_4;
wire n842_5;
wire n843_4;
wire n843_5;
wire n844_4;
wire n844_5;
wire n845_4;
wire n845_5;
wire n846_4;
wire n846_5;
wire n847_4;
wire n847_5;
wire n848_4;
wire n848_5;
wire n849_4;
wire n849_5;
wire n850_4;
wire n850_5;
wire n851_4;
wire n851_5;
wire n852_4;
wire n852_5;
wire n853_4;
wire n853_5;
wire n854_4;
wire n854_5;
wire n855_4;
wire n855_5;
wire builder_done_4;
wire builder_done_5;
wire n1037_4;
wire n1112_4;
wire main_basesoc_uart_tx_fifo_syncfifo_re_4;
wire main_basesoc_uart_tx_fifo_wrport_we_4;
wire main_basesoc_uart_rx_fifo_syncfifo_re_4;
wire main_basesoc_uart_rx_fifo_syncfifo_re_5;
wire main_basesoc_uart_rx_fifo_wrport_we_4;
wire main_basesoc_timer_zero_trigger_4;
wire main_basesoc_timer_zero_trigger_5;
wire n1531_4;
wire n1531_5;
wire n1531_6;
wire n9665_4;
wire n9665_5;
wire main_done_4;
wire main_done_5;
wire builder_csr_bankarray_sel_5;
wire builder_self0_2_16;
wire builder_self0_2_17;
wire builder_self0_1_16;
wire builder_self0_1_17;
wire builder_self0_0_16;
wire n5215_4;
wire n5216_4;
wire n5217_4;
wire n5218_4;
wire n5219_4;
wire n5220_4;
wire n5221_4;
wire n5221_5;
wire n5222_4;
wire n5223_4;
wire n5224_4;
wire n5225_4;
wire n5226_4;
wire n5227_4;
wire n5228_4;
wire n5229_4;
wire n5230_4;
wire n5231_4;
wire n5232_4;
wire n5233_4;
wire n5234_4;
wire n5235_4;
wire n5236_4;
wire n5237_4;
wire n5238_4;
wire n5239_4;
wire n5240_4;
wire n5241_4;
wire n5242_4;
wire n5243_4;
wire n5244_4;
wire n5244_5;
wire n5245_4;
wire n5246_4;
wire n5404_4;
wire n5404_5;
wire n5404_6;
wire n5405_4;
wire n5405_5;
wire n5406_4;
wire n5406_5;
wire n5407_4;
wire n5407_5;
wire n5408_4;
wire n5408_5;
wire n5409_4;
wire n5409_5;
wire n5410_4;
wire n5410_5;
wire n5411_4;
wire n5411_5;
wire n5412_4;
wire n5413_4;
wire n5413_5;
wire n5414_4;
wire n5414_5;
wire n5415_4;
wire n5415_5;
wire n5416_4;
wire n5416_5;
wire n5417_4;
wire n5417_5;
wire n5418_4;
wire n5418_5;
wire n5419_4;
wire n5419_5;
wire n5420_4;
wire n5421_4;
wire n5422_4;
wire n5423_5;
wire n5424_4;
wire n5425_4;
wire n5426_4;
wire n5427_4;
wire n5428_4;
wire n5429_4;
wire n5429_5;
wire n5430_4;
wire n5431_4;
wire n5431_5;
wire n5432_4;
wire n5433_4;
wire n5434_4;
wire n5761_6;
wire n5761_7;
wire n5768_5;
wire n5769_5;
wire n5770_5;
wire n5771_5;
wire n5772_5;
wire n5773_5;
wire n5774_5;
wire n5775_5;
wire n5776_5;
wire n5777_5;
wire n5778_5;
wire n5779_5;
wire n5780_5;
wire n5781_5;
wire n5782_5;
wire n5783_5;
wire n5784_5;
wire n5785_5;
wire n5786_5;
wire n5787_5;
wire n5788_5;
wire n5789_5;
wire n5790_5;
wire n5791_5;
wire n5792_5;
wire n5793_5;
wire n5794_5;
wire n5795_5;
wire n5818_8;
wire n5825_9;
wire n5894_5;
wire n5894_6;
wire n5910_8;
wire n9799_4;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_9;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_10;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_30;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_31;
wire builder_litespi_next_state_3_55;
wire builder_litespi_next_state_3_56;
wire builder_litespi_next_state_2_47;
wire builder_litespi_next_state_2_48;
wire builder_litespi_next_state_1_44;
wire builder_litespi_next_state_0_40;
wire builder_litespi_next_state_0_41;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_34;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_34;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_32;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_33;
wire n6786_5;
wire n6786_6;
wire n6786_7;
wire n6791_5;
wire main_basesoc_litespimmap_count_8_7;
wire main_basesoc_litespimmap_count_8_8;
wire n6185_5;
wire n6239_5;
wire main_basesoc_rx_phase_31_10;
wire main_basesoc_rx_phase_31_11;
wire main_basesoc_rx_phase_31_12;
wire main_basesoc_tx_phase_3_10;
wire main_basesoc_tx_phase_6_10;
wire main_basesoc_tx_phase_9_10;
wire main_basesoc_tx_phase_11_10;
wire main_basesoc_tx_phase_17_10;
wire main_basesoc_tx_phase_18_10;
wire main_basesoc_tx_phase_20_10;
wire main_basesoc_tx_phase_24_10;
wire main_hyperram_trigger_6_9;
wire main_hyperram_trigger_6_10;
wire main_basesoc_litespisdrphycore_sr_in_31_7;
wire main_basesoc_litespisdrphycore_sr_in_31_8;
wire n6103_10;
wire n6103_11;
wire n6104_10;
wire n6177_10;
wire n6178_10;
wire n6179_10;
wire n6180_10;
wire n6181_10;
wire n6182_10;
wire n6183_10;
wire n6184_10;
wire n6303_10;
wire n6305_10;
wire n6307_10;
wire n6309_10;
wire n6311_10;
wire n6313_10;
wire n6315_10;
wire n6317_10;
wire n6319_10;
wire n6321_10;
wire n6323_10;
wire n6325_10;
wire n6327_10;
wire n6329_10;
wire n6331_10;
wire n6333_10;
wire n6335_10;
wire n6337_10;
wire n6339_10;
wire n6341_10;
wire n6343_10;
wire n6345_10;
wire n6347_10;
wire n6349_10;
wire n6351_10;
wire n6353_10;
wire n6355_10;
wire n6357_10;
wire n6359_10;
wire n6361_10;
wire n6363_10;
wire n6364_15;
wire n6364_16;
wire n6364_17;
wire n6364_18;
wire n6493_11;
wire n6493_12;
wire n6493_13;
wire n6494_17;
wire n6494_18;
wire n6494_19;
wire n6494_20;
wire n6044_11;
wire n4912_9;
wire n4895_9;
wire n4889_9;
wire n4886_9;
wire n4885_11;
wire n4991_9;
wire n4987_9;
wire n4976_9;
wire n4974_9;
wire n4968_9;
wire n4965_9;
wire builder_litespi_state_1_10;
wire builder_litespi_state_1_11;
wire builder_litespi_state_2_11;
wire builder_litespi_state_3_12;
wire main_basesoc_litespimmap_burst_cs_litespi_next_value_29;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_33;
wire main_basesoc_litespisdrphycore_sr_out_load_14;
wire n1022_6;
wire n1089_6;
wire n1550_6;
wire n1551_7;
wire n1552_7;
wire n1553_6;
wire n1554_6;
wire n1554_7;
wire n1555_6;
wire builder_csr_bankarray_csrbank0_reset0_re_6;
wire builder_csr_bankarray_csrbank2_out0_re_6;
wire builder_csr_bankarray_csrbank5_load0_re_6;
wire builder_csr_bankarray_csrbank5_update_value0_re_6;
wire builder_csr_bankarray_csrbank5_ev_enable0_re_6;
wire builder_csr_bankarray_csrbank6_ev_enable0_re_6;
wire \o[0]_7 ;
wire \o[0]_8 ;
wire n4986_11;
wire n4984_11;
wire n4977_11;
wire n4964_9;
wire builder_litespi_state_0_10;
wire builder_slave_sel_0_9;
wire builder_interface0_cyc_5;
wire n824_6;
wire n824_7;
wire n825_6;
wire n825_7;
wire n826_6;
wire n826_7;
wire n827_6;
wire n827_7;
wire n828_6;
wire n828_7;
wire n829_6;
wire n829_7;
wire n830_6;
wire n830_7;
wire n830_8;
wire n830_9;
wire n831_6;
wire n831_7;
wire builder_done_6;
wire builder_done_7;
wire builder_done_8;
wire builder_done_9;
wire n1037_5;
wire n1112_5;
wire main_basesoc_uart_tx_fifo_wrport_we_6;
wire main_basesoc_timer_zero_trigger_6;
wire main_basesoc_timer_zero_trigger_7;
wire main_basesoc_timer_zero_trigger_8;
wire n1531_7;
wire n9665_6;
wire n9665_7;
wire n9665_8;
wire n9665_9;
wire n9665_10;
wire n9665_11;
wire n9665_12;
wire n9665_13;
wire main_done_6;
wire main_done_7;
wire main_done_8;
wire main_done_9;
wire builder_csr_bankarray_sel_6;
wire n5215_5;
wire n5217_5;
wire n5218_5;
wire n5219_5;
wire n5220_5;
wire n5221_6;
wire n5223_5;
wire n5226_5;
wire n5228_5;
wire n5229_5;
wire n5230_5;
wire n5231_5;
wire n5234_5;
wire n5235_5;
wire n5237_5;
wire n5238_5;
wire n5239_5;
wire n5240_5;
wire n5241_5;
wire n5242_5;
wire n5243_5;
wire n5404_7;
wire n5404_8;
wire n5405_6;
wire n5406_6;
wire n5406_7;
wire n5407_7;
wire n5407_8;
wire n5408_6;
wire n5409_6;
wire n5409_7;
wire n5409_8;
wire n5410_6;
wire n5410_7;
wire n5411_6;
wire n5411_7;
wire n5411_8;
wire n5412_5;
wire n5413_6;
wire n5413_7;
wire n5414_6;
wire n5414_7;
wire n5415_6;
wire n5416_6;
wire n5416_7;
wire n5417_6;
wire n5417_7;
wire n5418_6;
wire n5418_7;
wire n5419_6;
wire n5419_7;
wire n5420_5;
wire n5423_8;
wire n5894_7;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_12;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_15;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_32;
wire builder_litespi_next_state_3_58;
wire builder_litespi_next_state_3_59;
wire builder_litespi_next_state_3_60;
wire builder_litespi_next_state_2_49;
wire builder_litespi_next_state_2_50;
wire builder_litespi_next_state_1_45;
wire builder_litespi_next_state_1_46;
wire builder_litespi_next_state_0_42;
wire builder_litespi_next_state_0_43;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_37;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_38;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_34;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_33;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_34;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_34;
wire n6786_8;
wire n6786_9;
wire n6239_7;
wire n6239_8;
wire n6239_9;
wire main_basesoc_rx_phase_31_13;
wire main_basesoc_tx_phase_15_12;
wire main_basesoc_tx_phase_20_11;
wire main_basesoc_tx_phase_24_11;
wire main_basesoc_litespisdrphycore_sr_in_31_9;
wire main_basesoc_litespisdrphycore_sr_in_31_10;
wire n6364_19;
wire n6364_20;
wire n6364_21;
wire n6364_22;
wire n6364_23;
wire n6364_24;
wire n6493_14;
wire n6493_15;
wire n6494_23;
wire n6494_24;
wire n6044_12;
wire n4976_10;
wire n4976_11;
wire n1550_8;
wire n1552_8;
wire builder_csr_bankarray_csrbank5_update_value0_re_7;
wire n824_8;
wire n824_9;
wire n824_10;
wire n825_8;
wire n825_9;
wire n825_10;
wire n826_8;
wire n826_9;
wire n826_10;
wire n827_8;
wire n827_9;
wire n827_10;
wire n828_8;
wire n828_9;
wire n828_10;
wire n829_8;
wire n829_9;
wire n829_10;
wire n830_10;
wire n830_11;
wire main_basesoc_timer_zero_trigger_9;
wire main_basesoc_timer_zero_trigger_10;
wire main_basesoc_timer_zero_trigger_11;
wire main_basesoc_timer_zero_trigger_12;
wire n5404_9;
wire n5404_10;
wire n5405_8;
wire n5405_9;
wire n5406_8;
wire n5406_9;
wire n5407_9;
wire n5407_10;
wire n5408_8;
wire n5408_9;
wire n5408_10;
wire n5409_9;
wire n5409_10;
wire n5409_11;
wire n5410_8;
wire n5410_10;
wire n5410_11;
wire n5411_9;
wire n5411_11;
wire n5413_8;
wire n5417_8;
wire n5419_8;
wire builder_litespi_next_state_3_61;
wire builder_litespi_next_state_2_51;
wire builder_litespi_next_state_1_47;
wire builder_litespi_next_state_0_44;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_35;
wire n6364_25;
wire n6364_26;
wire n6364_27;
wire n6493_16;
wire builder_csr_bankarray_csrbank0_reset0_re_8;
wire n824_11;
wire n824_12;
wire n824_13;
wire n825_11;
wire n825_12;
wire n826_11;
wire n826_12;
wire n826_13;
wire n827_11;
wire n827_12;
wire n828_11;
wire n828_12;
wire n829_11;
wire n829_12;
wire n5404_11;
wire n5405_10;
wire n5406_10;
wire n5408_11;
wire n5408_12;
wire n5410_12;
wire n5411_12;
wire builder_csr_bankarray_csrbank5_ev_pending_re;
wire builder_csr_bankarray_csrbank1_out0_re;
wire builder_csr_bankarray_csrbank1_oe0_re;
wire builder_interface0_cyc;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_35;
wire n5236_7;
wire main_basesoc_tx_phase_15_14;
wire main_basesoc_uart_rx_fifo_wrport_we;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_17;
wire n4888_11;
wire n4980_13;
wire main_basesoc_uart_rx_pending_10;
wire n5225_7;
wire main_basesoc_timer_zero_pending_10;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_35;
wire n1550_10;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_11;
wire main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13;
wire main_basesoc_litespisdrphycore_sr_out_load;
wire main_basesoc_tx_phase_15_16;
wire main_basesoc_tx_phase_12_12;
wire n1531_10;
wire n1553_9;
wire n4895_11;
wire n4966_11;
wire n4967_11;
wire n4974_11;
wire n4982_12;
wire n4984_13;
wire n5428_7;
wire n5430_7;
wire n5910_10;
wire n5910_12;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_35;
wire builder_slave_sel_1_8;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_35;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_37;
wire n1552_10;
wire n1551_9;
wire n6494_26;
wire main_basesoc_uart_tx_fifo_wrport_we_9;
wire n5043_5;
wire n4989_12;
wire builder_csr_bankarray_csrbank6_ev_pending_re;
wire builder_slave_sel_0_11;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_36;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_37;
wire n6495_6;
wire n6217_6;
wire main_basesoc_uart_tx_fifo_wrport_we;
wire n6239_11;
wire builder_csr_bankarray_csrbank6_ev_enable0_re_9;
wire builder_csr_bankarray_csrbank6_ev_pending_re_10;
wire n5410_14;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_36;
wire n9820_6;
wire n5944_7;
wire n5825_11;
wire main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_37;
wire builder_litespi_state_1_14;
wire builder_litespi_next_state_0_46;
wire builder_slave_sel_3_9;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_36;
wire n6494_28;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_36;
wire n5417_11;
wire builder_csr_bankarray_csrbank0_reset0_re_10;
wire builder_litespi_next_state_3_63;
wire n5764_8;
wire main_basesoc_we_0_6;
wire n5818_10;
wire n3141_7;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_35;
wire n3140_7;
wire n3139_7;
wire n5232_7;
wire n5227_7;
wire n5224_7;
wire n5411_14;
wire main_hyperram_sr_47_10;
wire n5423_11;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_36;
wire n5419_10;
wire n5417_13;
wire n5410_16;
wire n5406_12;
wire n5404_13;
wire n5423_13;
wire n5423_15;
wire n5434_6;
wire n5433_6;
wire n5432_6;
wire n5430_9;
wire n5428_9;
wire n5427_6;
wire n5426_6;
wire n5425_6;
wire n5424_6;
wire n5422_6;
wire n5421_6;
wire n5420_7;
wire n5412_7;
wire builder_count_19_8;
wire n4815_11;
wire n9665_15;
wire n1022_9;
wire main_basesoc_serial_tx_rs232phytx_next_value_ce1;
wire n1024_8;
wire n1025_9;
wire n1089_9;
wire main_basesoc_rx_count_rs232phyrx_next_value_ce0;
wire n1091_8;
wire n1092_9;
wire n5572_8;
wire spiflash_cs_n_d;
wire n5573_8;
wire n5574_8;
wire n5575_9;
wire n5602_9;
wire main_basesoc_litespimmap_count_8_10;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_0_35;
wire main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce;
wire n5992_9;
wire main_count_21_10;
wire n4687_9;
wire main_basesoc_tx_count_rs232phytx_next_value0_3_7;
wire main_basesoc_rx_count_rs232phyrx_next_value0_3_7;
wire n5737_9;
wire main_hyperram_sr_15_25;
wire n5738_9;
wire n5739_9;
wire n5740_9;
wire n5741_9;
wire n5742_9;
wire n5743_9;
wire n5744_9;
wire n5745_9;
wire n5746_9;
wire n5747_9;
wire n5748_9;
wire n5749_9;
wire n5752_9;
wire n5946_10;
wire main_hyperram_trigger_6_12;
wire n1094_8;
wire main_basesoc_rx_data_rs232phyrx_next_value_ce1;
wire n1095_8;
wire n1096_8;
wire n1097_8;
wire n1098_8;
wire n1099_8;
wire n1100_8;
wire n1101_8;
wire main_basesoc_uart_tx_fifo_wrport_we_13;
wire n4887_11;
wire n4902_10;
wire n4903_11;
wire n4981_10;
wire n4982_14;
wire builder_csr_bankarray_csrbank6_ev_enable0_re;
wire builder_litespi_next_state_1_49;
wire n5943_7;
wire n5942_8;
wire builder_csr_bankarray_csrbank0_reset0_re;
wire builder_csr_bankarray_csrbank5_load0_re;
wire builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_8;
wire n3142_7;
wire n3143_7;
wire main_basesoc_uart_tx_fifo_wrport_we_1_4;
wire main_basesoc_uart_rx_fifo_wrport_we_1_4;
wire n8216_5;
wire n5423_17;
wire n5405_12;
wire n5407_12;
wire n5408_14;
wire builder_rst1;
wire sys_rst;
wire main_basesoc_ram_bus_ack;
wire main_basesoc_tx_tick;
wire serial_tx_d;
wire main_basesoc_rx_rx_d;
wire main_basesoc_rx_tick;
wire main_basesoc_uart_tx_trigger_d;
wire main_basesoc_uart_rx_trigger_d;
wire main_basesoc_timer_zero_trigger_d;
wire main_basesoc_litespisdrphycore_posedge_reg;
wire main_basesoc_litespisdrphycore_posedge_reg2;
wire main_basesoc_litespisdrphycore_clk;
wire main_basesoc_litespimmap_burst_cs;
wire main_hyperram_cs;
wire main_hyperram_tstriple1_oe;
wire main_hyperram_bus_ack;
wire main_mode;
wire builder_wishbone2csr_state;
wire main_basesoc_reset_re;
wire builder_csr_bankarray_sel_r;
wire main_re;
wire main_basesoc_timer_en_storage;
wire main_basesoc_timer_update_value_storage;
wire main_basesoc_timer_update_value_re;
wire main_basesoc_timer_pending_r;
wire main_basesoc_timer_pending_re;
wire main_basesoc_timer_enable_storage;
wire main_basesoc_uart_pending_re;
wire builder_multiregimpl00;
wire builder_multiregimpl01;
wire builder_multiregimpl10;
wire builder_multiregimpl11;
wire builder_multiregimpl20;
wire builder_multiregimpl21;
wire builder_multiregimpl30;
wire builder_multiregimpl31;
wire builder_multiregimpl40;
wire builder_multiregimpl41;
wire builder_multiregimpl50;
wire builder_multiregimpl51;
wire builder_multiregimpl60;
wire builder_multiregimpl61;
wire builder_multiregimpl70;
wire builder_multiregimpl71;
wire builder_multiregimpl80;
wire builder_multiregimpl81;
wire spiflash_clk_d;
wire main_basesoc_uart_tx_pending;
wire main_basesoc_uart_rx_pending;
wire main_basesoc_uart_tx_fifo_readable;
wire main_basesoc_uart_rx_fifo_readable;
wire main_basesoc_timer_zero_pending;
wire main_hyperram_tstriple0_oe;
wire spiflash_mosi_d;
wire builder_grant;
wire builder_rs232phytx_state;
wire builder_rs232phyrx_state;
wire n8042_2;
wire n8043_2;
wire n8044_2;
wire n8045_2;
wire n8038_2;
wire n8039_2;
wire n8040_2;
wire n8041_2;
wire n8116_2;
wire n8117_2;
wire n8118_2;
wire n8119_2;
wire n8112_2;
wire n8113_2;
wire n8114_2;
wire n8115_2;
wire main_crg_clkout;
wire builder_gw1npll0;
wire builder_gw1npll1;
wire builder_gw1npll2;
wire main_crg_locked;
wire n5541_17_SUM;
wire n5541_20;
wire n5541_18_SUM;
wire n5541_22;
wire n5541_19_SUM;
wire n5541_24;
wire n5541_20_SUM;
wire n5541_26;
wire n5541_21_SUM;
wire n5541_28;
wire n5541_22_SUM;
wire n5541_30;
wire n5541_23_SUM;
wire n5541_32;
wire n5098_2;
wire n5098_1_1;
wire n5097_2;
wire n5097_1_1;
wire n5096_2;
wire n5096_1_1;
wire n5095_2;
wire n5095_1_1;
wire n5094_2;
wire n5094_1_0_COUT;
wire n5148_2;
wire n5148_1_1;
wire n5147_2;
wire n5147_1_1;
wire n5146_2;
wire n5146_1_1;
wire n5145_2;
wire n5145_1_1;
wire n5144_2;
wire n5144_1_0_COUT;
wire n4814_1;
wire n4814_2;
wire n4813_1;
wire n4813_2;
wire n4812_1;
wire n4812_2;
wire n4811_1;
wire n4811_2;
wire n4810_1;
wire n4810_2;
wire n4809_1;
wire n4809_2;
wire n4808_1;
wire n4808_2;
wire n4807_1;
wire n4807_2;
wire n4806_1;
wire n4806_2;
wire n4805_1;
wire n4805_2;
wire n4804_1;
wire n4804_2;
wire n4803_1;
wire n4803_2;
wire n4802_1;
wire n4802_2;
wire n4801_1;
wire n4801_2;
wire n4800_1;
wire n4800_2;
wire n4799_1;
wire n4799_2;
wire n4798_1;
wire n4798_2;
wire n4797_1;
wire n4797_2;
wire n4796_1;
wire n4796_2;
wire n4795_1;
wire n4795_2;
wire n4794_1;
wire n4794_2;
wire n4793_1;
wire n4793_2;
wire n4792_1;
wire n4792_2;
wire n4791_1;
wire n4791_2;
wire n4790_1;
wire n4790_2;
wire n4789_1;
wire n4789_2;
wire n4788_1;
wire n4788_2;
wire n4787_1;
wire n4787_2;
wire n4786_1;
wire n4786_2;
wire n4785_1;
wire n4785_2;
wire n4784_1;
wire n4784_0_COUT;
wire n5549_1;
wire n5549_2;
wire n5548_1;
wire n5548_2;
wire n5547_1;
wire n5547_2;
wire n5546_1;
wire n5546_2;
wire n5545_1;
wire n5545_2;
wire n5544_1;
wire n5544_2;
wire n5543_1;
wire n5543_0_COUT;
wire n4708_2;
wire n4708_3;
wire n4707_2;
wire n4707_3;
wire n4706_2;
wire n4706_3;
wire n4705_2;
wire n4705_3;
wire n4704_2;
wire n4704_3;
wire n4703_2;
wire n4703_3;
wire n4702_2;
wire n4702_3;
wire n4701_2;
wire n4701_3;
wire n4700_2;
wire n4700_3;
wire n4699_2;
wire n4699_3;
wire n4698_2;
wire n4698_3;
wire n4697_2;
wire n4697_3;
wire n4696_2;
wire n4696_3;
wire n4695_2;
wire n4695_3;
wire n4694_2;
wire n4694_3;
wire n4693_2;
wire n4693_3;
wire n4692_2;
wire n4692_3;
wire n4691_2;
wire n4691_3;
wire n4690_2;
wire n4690_0_COUT;
wire n5601_2;
wire n5601_3;
wire n5600_2;
wire n5600_3;
wire n5599_2;
wire n5599_3;
wire n5598_2;
wire n5598_3;
wire n5597_2;
wire n5597_3;
wire n5596_2;
wire n5596_3;
wire n5595_2;
wire n5595_3;
wire n5594_2;
wire n5594_0_COUT;
wire n5991_2;
wire n5991_3;
wire n5990_2;
wire n5990_3;
wire n5989_2;
wire n5989_3;
wire n5988_2;
wire n5988_3;
wire n5987_2;
wire n5987_3;
wire n5986_2;
wire n5986_3;
wire n5985_2;
wire n5985_3;
wire n5984_2;
wire n5984_3;
wire n5983_2;
wire n5983_3;
wire n5982_2;
wire n5982_3;
wire n5981_2;
wire n5981_3;
wire n5980_2;
wire n5980_3;
wire n5979_2;
wire n5979_3;
wire n5978_2;
wire n5978_3;
wire n5977_2;
wire n5977_3;
wire n5976_2;
wire n5976_3;
wire n5975_2;
wire n5975_3;
wire n5974_2;
wire n5974_3;
wire n5973_2;
wire n5973_3;
wire n5972_2;
wire n5972_3;
wire n5971_2;
wire n5971_0_COUT;
wire n1474_1_SUM;
wire n1474_3;
wire n1475_1_SUM;
wire n1475_3;
wire n1476_1_SUM;
wire n1476_3;
wire n1477_1_SUM;
wire n1477_3;
wire n1478_1_SUM;
wire n1478_3;
wire n1479_1_SUM;
wire n1479_3;
wire n1480_1_SUM;
wire n1480_3;
wire n1481_1_SUM;
wire n1481_3;
wire n2619_1_SUM;
wire n2619_3;
wire n2620_1_SUM;
wire n2620_3;
wire n2621_1_SUM;
wire n2621_3;
wire n2622_1_SUM;
wire n2622_3;
wire n2623_1_SUM;
wire n2623_3;
wire n2624_1_SUM;
wire n2624_3;
wire n2625_1_SUM;
wire n2625_3;
wire n2626_1_SUM;
wire n2626_3;
wire n2627_1_SUM;
wire n2627_3;
wire n2628_1_SUM;
wire n2628_3;
wire n2629_1_SUM;
wire n2629_3;
wire n2630_1_SUM;
wire n2630_3;
wire n2631_1_SUM;
wire n2631_3;
wire n2632_1_SUM;
wire n2632_3;
wire n2633_1_SUM;
wire n2633_3;
wire n2634_1_SUM;
wire n2634_3;
wire n2635_1_SUM;
wire n2635_3;
wire n2636_1_SUM;
wire n2636_3;
wire n2637_1_SUM;
wire n2637_3;
wire n2638_1_SUM;
wire n2638_3;
wire n2639_1_SUM;
wire n2639_3;
wire n2640_1_SUM;
wire n2640_3;
wire n2641_1_SUM;
wire n2641_3;
wire n2642_1_SUM;
wire n2642_3;
wire n2643_1_SUM;
wire n2643_3;
wire n2644_1_SUM;
wire n2644_3;
wire n2645_1_SUM;
wire n2645_3;
wire n2646_1_SUM;
wire n2646_3;
wire n2647_1_SUM;
wire n2647_3;
wire n2648_1_SUM;
wire n2648_3;
wire O_psram_ck_n_d_0_4;
wire main_crg_reset_6;
wire O_psram_cs_n_d_0_4;
wire IO_psram_dq_0_8;
wire IO_psram_rwds_0_7;
wire gpio_tristate_0_8;
wire gpio_tristate_1_8;
wire gpio_tristate_2_8;
wire gpio_tristate_3_8;
wire gpio_tristate_4_8;
wire gpio_tristate_5_8;
wire gpio_tristate_6_8;
wire gpio_tristate_7_8;
wire n5967_5;
wire spiflash_mosi_8;
wire n4995_10;
wire builder_litespiphy_next_state_0_13;
wire n5056_6;
wire n5065_6;
wire n5106_6;
wire n5115_6;
wire n5550_6;
wire n5693_6;
wire n4709_7;
wire main_basesoc_tx_count_rs232phytx_next_value0_3_10;
wire main_basesoc_rx_count_rs232phyrx_next_value0_3_10;
wire main_basesoc_dbus_stb;
wire main_basesoc_dbus_we;
wire n17969_7;
wire iBus_cmd_ready_4;
wire lineLoader_cmdSent;
wire lineLoader_valid;
wire [7:0] IO_psram_dq_in;
wire [7:0] gpio_tristate_in;
wire [3:0] builder_slave_sel;
wire [3:0] main_basesoc_we;
wire [7:0] main_basesoc_tx_data_rs232phytx_next_value2;
wire [29:0] builder_self0;
wire [1:1] builder_litespiphy_next_state;
wire [3:1] builder_litespi_next_state;
wire [29:1] main_basesoc_litespimmap_burst_adr_litespi_f_next_value;
wire [0:0] main_basesoc_litespimmap_source_payload_width;
wire [7:0] main_basesoc_rx_source_payload_data;
wire [31:0] builder_interface1_dat_w;
wire [1:1] main_basesoc_litespisdrphycore_dq_i;
wire [3:0] builder_slave_sel_r;
wire [19:0] builder_count;
wire [31:0] main_basesoc_bus_errors;
wire [31:0] main_basesoc_tx_phase;
wire [3:0] main_basesoc_tx_count;
wire [7:0] main_basesoc_tx_data;
wire [31:0] main_basesoc_rx_phase;
wire [3:0] main_basesoc_rx_count;
wire [3:0] main_basesoc_uart_tx_fifo_produce;
wire [3:0] main_basesoc_uart_tx_fifo_consume;
wire [3:0] main_basesoc_uart_rx_fifo_produce;
wire [3:0] main_basesoc_uart_rx_fifo_consume;
wire [31:0] main_basesoc_timer_value;
wire [31:0] main_basesoc_timer_value_status;
wire [31:0] main_basesoc_litespisdrphycore_sr_out;
wire [31:0] main_basesoc_litespisdrphycore_sr_in;
wire [7:0] main_basesoc_litespisdrphycore_cnt;
wire [8:0] main_basesoc_litespimmap_count;
wire [1:0] main_basesoc_litespimmap_byte_count;
wire [29:0] main_basesoc_litespimmap_burst_adr;
wire [1:0] main_hyperram_clk_phase;
wire [7:0] main_hyperram_dqi;
wire [5:0] main_chaser;
wire [21:0] main_count;
wire [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r;
wire [1:0] main_basesoc_reset_storage;
wire [31:0] main_basesoc_scratch_storage;
wire [7:0] builder_csr_bankarray_interface1_bank_bus_dat_r;
wire [7:0] main_oe_storage;
wire [7:0] main_out_storage;
wire [5:0] builder_csr_bankarray_interface2_bank_bus_dat_r;
wire [5:0] main_storage;
wire [7:0] builder_csr_bankarray_interface3_bank_bus_dat_r;
wire [7:0] main_basesoc_litespimmap_storage;
wire [7:0] builder_csr_bankarray_interface4_bank_bus_dat_r;
wire [7:0] main_basesoc_litespisdrphycore_storage;
wire [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r;
wire [31:0] main_basesoc_timer_load_storage;
wire [31:0] main_basesoc_timer_reload_storage;
wire [7:0] builder_csr_bankarray_interface6_bank_bus_dat_r;
wire [1:0] main_basesoc_uart_pending_r;
wire [1:0] main_basesoc_uart_enable_storage;
wire [5:0] mem_adr0;
wire [7:0] storage_dat1;
wire [7:0] storage_1_dat1;
wire [4:0] main_basesoc_uart_tx_fifo_level0;
wire [4:0] main_basesoc_uart_rx_fifo_level0;
wire [1:0] builder_litespiphy_state;
wire [47:0] main_hyperram_sr;
wire [0:0] main_hyperram_rwdso;
wire [6:0] main_hyperram_trigger;
wire [0:0] O_psram_ck_d;
wire [3:0] builder_litespi_state;
wire [7:0] main_basesoc_litespisdrphycore_sr_cnt;
wire [3:0] main_basesoc_litespisdrphycore_count;
wire [7:0] main_basesoc_rx_data;
wire [31:0] main_basesoc_dat_r;
wire [2:0] main_basesoc_ibus_adr;
wire [2:1] _zz_dBusWishbone_ADR;
wire [29:3] main_basesoc_dbus_adr;
wire [4:2] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address;
wire [31:0] main_basesoc_dbus_dat_w;
wire [3:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask;
wire [2:0] toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size;
wire [31:5] lineLoader_address;
wire [31:8] DO;
wire [31:8] DO_1;
wire [31:8] DO_2;
wire [31:8] DO_3;
wire VCC;
wire GND;
  IBUF clk27_ibuf (
    .O(clk27_d),
    .I(clk27) 
);
  IBUF serial_rx_ibuf (
    .O(serial_rx_d),
    .I(serial_rx) 
);
  IBUF spiflash_miso_ibuf (
    .O(spiflash_miso_d),
    .I(spiflash_miso) 
);
  IBUF user_btn0_ibuf (
    .O(user_btn0_d),
    .I(user_btn0) 
);
  IOBUF IO_psram_dq_0_iobuf (
    .O(IO_psram_dq_in[0]),
    .IO(IO_psram_dq[0]),
    .I(main_hyperram_sr[40]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_1_iobuf (
    .O(IO_psram_dq_in[1]),
    .IO(IO_psram_dq[1]),
    .I(main_hyperram_sr[41]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_2_iobuf (
    .O(IO_psram_dq_in[2]),
    .IO(IO_psram_dq[2]),
    .I(main_hyperram_sr[42]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_3_iobuf (
    .O(IO_psram_dq_in[3]),
    .IO(IO_psram_dq[3]),
    .I(main_hyperram_sr[43]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_4_iobuf (
    .O(IO_psram_dq_in[4]),
    .IO(IO_psram_dq[4]),
    .I(main_hyperram_sr[44]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_5_iobuf (
    .O(IO_psram_dq_in[5]),
    .IO(IO_psram_dq[5]),
    .I(main_hyperram_sr[45]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_6_iobuf (
    .O(IO_psram_dq_in[6]),
    .IO(IO_psram_dq[6]),
    .I(main_hyperram_sr[46]),
    .OEN(IO_psram_dq_0_8) 
);
  IOBUF IO_psram_dq_7_iobuf (
    .O(IO_psram_dq_in[7]),
    .IO(IO_psram_dq[7]),
    .I(main_hyperram_sr[47]),
    .OEN(IO_psram_dq_0_8) 
);
  TBUF IO_psram_rwds_1_s0 (
    .O(IO_psram_rwds[0]),
    .I(main_hyperram_rwdso[0]),
    .OEN(IO_psram_rwds_0_7) 
);
  IOBUF gpio_tristate_0_iobuf (
    .O(gpio_tristate_in[0]),
    .IO(gpio_tristate[0]),
    .I(main_out_storage[0]),
    .OEN(gpio_tristate_0_8) 
);
  IOBUF gpio_tristate_1_iobuf (
    .O(gpio_tristate_in[1]),
    .IO(gpio_tristate[1]),
    .I(main_out_storage[1]),
    .OEN(gpio_tristate_1_8) 
);
  IOBUF gpio_tristate_2_iobuf (
    .O(gpio_tristate_in[2]),
    .IO(gpio_tristate[2]),
    .I(main_out_storage[2]),
    .OEN(gpio_tristate_2_8) 
);
  IOBUF gpio_tristate_3_iobuf (
    .O(gpio_tristate_in[3]),
    .IO(gpio_tristate[3]),
    .I(main_out_storage[3]),
    .OEN(gpio_tristate_3_8) 
);
  IOBUF gpio_tristate_4_iobuf (
    .O(gpio_tristate_in[4]),
    .IO(gpio_tristate[4]),
    .I(main_out_storage[4]),
    .OEN(gpio_tristate_4_8) 
);
  IOBUF gpio_tristate_5_iobuf (
    .O(gpio_tristate_in[5]),
    .IO(gpio_tristate[5]),
    .I(main_out_storage[5]),
    .OEN(gpio_tristate_5_8) 
);
  IOBUF gpio_tristate_6_iobuf (
    .O(gpio_tristate_in[6]),
    .IO(gpio_tristate[6]),
    .I(main_out_storage[6]),
    .OEN(gpio_tristate_6_8) 
);
  IOBUF gpio_tristate_7_iobuf (
    .O(gpio_tristate_in[7]),
    .IO(gpio_tristate[7]),
    .I(main_out_storage[7]),
    .OEN(gpio_tristate_7_8) 
);
  OBUF O_psram_ck_0_obuf (
    .O(O_psram_ck[0]),
    .I(O_psram_ck_d[0]) 
);
  OBUF O_psram_ck_1_obuf (
    .O(O_psram_ck[1]),
    .I(GND) 
);
  OBUF O_psram_ck_n_0_obuf (
    .O(O_psram_ck_n[0]),
    .I(O_psram_ck_n_d_0_4) 
);
  OBUF O_psram_ck_n_1_obuf (
    .O(O_psram_ck_n[1]),
    .I(GND) 
);
  OBUF O_psram_cs_n_0_obuf (
    .O(O_psram_cs_n[0]),
    .I(O_psram_cs_n_d_0_4) 
);
  OBUF O_psram_cs_n_1_obuf (
    .O(O_psram_cs_n[1]),
    .I(GND) 
);
  OBUF O_psram_reset_n_0_obuf (
    .O(O_psram_reset_n[0]),
    .I(VCC) 
);
  OBUF O_psram_reset_n_1_obuf (
    .O(O_psram_reset_n[1]),
    .I(GND) 
);
  OBUF serial_tx_obuf (
    .O(serial_tx),
    .I(serial_tx_d) 
);
  OBUF spiflash_clk_obuf (
    .O(spiflash_clk),
    .I(spiflash_clk_d) 
);
  OBUF spiflash_cs_n_obuf (
    .O(spiflash_cs_n),
    .I(spiflash_cs_n_d) 
);
  OBUF spiflash_mosi_obuf (
    .O(spiflash_mosi),
    .I(spiflash_mosi_d) 
);
  OBUF user_led0_obuf (
    .O(user_led0),
    .I(user_led0_d) 
);
  OBUF user_led1_obuf (
    .O(user_led1),
    .I(user_led1_d) 
);
  OBUF user_led2_obuf (
    .O(user_led2),
    .I(user_led2_d) 
);
  OBUF user_led3_obuf (
    .O(user_led3),
    .I(user_led3_d) 
);
  OBUF user_led4_obuf (
    .O(user_led4),
    .I(user_led4_d) 
);
  OBUF user_led5_obuf (
    .O(user_led5),
    .I(user_led5_d) 
);
  LUT3 main_basesoc_reset_s0 (
    .F(main_basesoc_reset),
    .I0(main_basesoc_reset_storage[0]),
    .I1(main_basesoc_reset_re),
    .I2(main_basesoc_reset_storage[1]) 
);
defparam main_basesoc_reset_s0.INIT=8'hF8;
  LUT4 builder_slave_sel_0_s1 (
    .F(builder_slave_sel[0]),
    .I0(builder_slave_sel_0_5),
    .I1(builder_slave_sel_0_6),
    .I2(builder_slave_sel_0_7),
    .I3(builder_slave_sel_0_11) 
);
defparam builder_slave_sel_0_s1.INIT=16'h8000;
  LUT4 builder_slave_sel_1_s0 (
    .F(builder_slave_sel[1]),
    .I0(builder_self0[29]),
    .I1(builder_slave_sel_1_8),
    .I2(builder_slave_sel_1_5),
    .I3(builder_slave_sel_1_6) 
);
defparam builder_slave_sel_1_s0.INIT=16'h4000;
  LUT4 builder_slave_sel_2_s1 (
    .F(builder_slave_sel[2]),
    .I0(builder_self0[26]),
    .I1(builder_self0[27]),
    .I2(builder_self0[28]),
    .I3(builder_slave_sel_0_6) 
);
defparam builder_slave_sel_2_s1.INIT=16'h1000;
  LUT2 builder_slave_sel_3_s2 (
    .F(builder_slave_sel[3]),
    .I0(builder_slave_sel_0_7),
    .I1(builder_slave_sel_3_6) 
);
defparam builder_slave_sel_3_s2.INIT=4'h8;
  LUT4 n824_s0 (
    .F(n824_3),
    .I0(main_hyperram_sr[0]),
    .I1(builder_slave_sel_r[2]),
    .I2(n824_4),
    .I3(n824_5) 
);
defparam n824_s0.INIT=16'hF8FF;
  LUT4 n825_s0 (
    .F(n825_3),
    .I0(main_hyperram_sr[1]),
    .I1(builder_slave_sel_r[2]),
    .I2(n825_4),
    .I3(n825_5) 
);
defparam n825_s0.INIT=16'hF8FF;
  LUT4 n826_s0 (
    .F(n826_3),
    .I0(main_hyperram_sr[2]),
    .I1(builder_slave_sel_r[2]),
    .I2(n826_4),
    .I3(n826_5) 
);
defparam n826_s0.INIT=16'hF8FF;
  LUT4 n827_s0 (
    .F(n827_3),
    .I0(main_hyperram_sr[3]),
    .I1(builder_slave_sel_r[2]),
    .I2(n827_4),
    .I3(n827_5) 
);
defparam n827_s0.INIT=16'hF8FF;
  LUT4 n828_s0 (
    .F(n828_3),
    .I0(main_hyperram_sr[4]),
    .I1(builder_slave_sel_r[2]),
    .I2(n828_4),
    .I3(n828_5) 
);
defparam n828_s0.INIT=16'hF8FF;
  LUT4 n829_s0 (
    .F(n829_3),
    .I0(main_hyperram_sr[5]),
    .I1(builder_slave_sel_r[2]),
    .I2(n829_4),
    .I3(n829_5) 
);
defparam n829_s0.INIT=16'hF8FF;
  LUT4 n830_s0 (
    .F(n830_3),
    .I0(n830_4),
    .I1(builder_slave_sel_r[3]),
    .I2(builder_wishbone2csr_state),
    .I3(n830_5) 
);
defparam n830_s0.INIT=16'h40FF;
  LUT4 n831_s0 (
    .F(n831_3),
    .I0(n831_4),
    .I1(builder_slave_sel_r[3]),
    .I2(builder_wishbone2csr_state),
    .I3(n831_5) 
);
defparam n831_s0.INIT=16'h40FF;
  LUT4 n832_s0 (
    .F(n832_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[16]),
    .I2(n832_5),
    .I3(n832_6) 
);
defparam n832_s0.INIT=16'hF8FF;
  LUT4 n833_s0 (
    .F(n833_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[17]),
    .I2(n833_4),
    .I3(n833_5) 
);
defparam n833_s0.INIT=16'hF8FF;
  LUT4 n834_s0 (
    .F(n834_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[18]),
    .I2(n834_4),
    .I3(n834_5) 
);
defparam n834_s0.INIT=16'hF8FF;
  LUT4 n835_s0 (
    .F(n835_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[19]),
    .I2(n835_4),
    .I3(n835_5) 
);
defparam n835_s0.INIT=16'hF8FF;
  LUT4 n836_s0 (
    .F(n836_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[20]),
    .I2(n836_4),
    .I3(n836_5) 
);
defparam n836_s0.INIT=16'hF8FF;
  LUT4 n837_s0 (
    .F(n837_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[21]),
    .I2(n837_4),
    .I3(n837_5) 
);
defparam n837_s0.INIT=16'hF8FF;
  LUT4 n838_s0 (
    .F(n838_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[22]),
    .I2(n838_4),
    .I3(n838_5) 
);
defparam n838_s0.INIT=16'hF8FF;
  LUT4 n839_s0 (
    .F(n839_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[23]),
    .I2(n839_4),
    .I3(n839_5) 
);
defparam n839_s0.INIT=16'hF8FF;
  LUT4 n840_s0 (
    .F(n840_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[8]),
    .I2(n840_4),
    .I3(n840_5) 
);
defparam n840_s0.INIT=16'hF8FF;
  LUT4 n841_s0 (
    .F(n841_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[9]),
    .I2(n841_4),
    .I3(n841_5) 
);
defparam n841_s0.INIT=16'hF8FF;
  LUT4 n842_s0 (
    .F(n842_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[10]),
    .I2(n842_4),
    .I3(n842_5) 
);
defparam n842_s0.INIT=16'hF8FF;
  LUT4 n843_s0 (
    .F(n843_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[11]),
    .I2(n843_4),
    .I3(n843_5) 
);
defparam n843_s0.INIT=16'hF8FF;
  LUT4 n844_s0 (
    .F(n844_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[12]),
    .I2(n844_4),
    .I3(n844_5) 
);
defparam n844_s0.INIT=16'hF8FF;
  LUT4 n845_s0 (
    .F(n845_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[13]),
    .I2(n845_4),
    .I3(n845_5) 
);
defparam n845_s0.INIT=16'hF8FF;
  LUT4 n846_s0 (
    .F(n846_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[14]),
    .I2(n846_4),
    .I3(n846_5) 
);
defparam n846_s0.INIT=16'hF8FF;
  LUT4 n847_s0 (
    .F(n847_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[15]),
    .I2(n847_4),
    .I3(n847_5) 
);
defparam n847_s0.INIT=16'hF8FF;
  LUT4 n848_s0 (
    .F(n848_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[0]),
    .I2(n848_4),
    .I3(n848_5) 
);
defparam n848_s0.INIT=16'hF8FF;
  LUT4 n849_s0 (
    .F(n849_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[1]),
    .I2(n849_4),
    .I3(n849_5) 
);
defparam n849_s0.INIT=16'hF8FF;
  LUT4 n850_s0 (
    .F(n850_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[2]),
    .I2(n850_4),
    .I3(n850_5) 
);
defparam n850_s0.INIT=16'hF8FF;
  LUT4 n851_s0 (
    .F(n851_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[3]),
    .I2(n851_4),
    .I3(n851_5) 
);
defparam n851_s0.INIT=16'hF8FF;
  LUT4 n852_s0 (
    .F(n852_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[4]),
    .I2(n852_4),
    .I3(n852_5) 
);
defparam n852_s0.INIT=16'hF8FF;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[5]),
    .I2(n853_4),
    .I3(n853_5) 
);
defparam n853_s0.INIT=16'hF8FF;
  LUT4 n854_s0 (
    .F(n854_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[6]),
    .I2(n854_4),
    .I3(n854_5) 
);
defparam n854_s0.INIT=16'hF8FF;
  LUT4 n855_s0 (
    .F(n855_3),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[7]),
    .I2(n855_4),
    .I3(n855_5) 
);
defparam n855_s0.INIT=16'hF8FF;
  LUT4 builder_done_s0 (
    .F(builder_done),
    .I0(builder_count[9]),
    .I1(builder_count[10]),
    .I2(builder_done_4),
    .I3(builder_done_5) 
);
defparam builder_done_s0.INIT=16'h1000;
  LUT2 main_basesoc_we_0_s0 (
    .F(main_basesoc_we[0]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(main_basesoc_we_0_6) 
);
defparam main_basesoc_we_0_s0.INIT=4'h8;
  LUT2 main_basesoc_we_1_s0 (
    .F(main_basesoc_we[1]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(main_basesoc_we_0_6) 
);
defparam main_basesoc_we_1_s0.INIT=4'h8;
  LUT2 main_basesoc_we_2_s0 (
    .F(main_basesoc_we[2]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I1(main_basesoc_we_0_6) 
);
defparam main_basesoc_we_2_s0.INIT=4'h8;
  LUT2 main_basesoc_we_3_s0 (
    .F(main_basesoc_we[3]),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I1(main_basesoc_we_0_6) 
);
defparam main_basesoc_we_3_s0.INIT=4'h8;
  LUT3 n1028_s0 (
    .F(n1028_3),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_uart_tx_fifo_readable),
    .I2(builder_rs232phytx_state) 
);
defparam n1028_s0.INIT=8'hAC;
  LUT4 main_basesoc_serial_tx_rs232phytx_next_value1_s1 (
    .F(main_basesoc_serial_tx_rs232phytx_next_value1),
    .I0(main_basesoc_tx_tick),
    .I1(main_basesoc_tx_data[0]),
    .I2(main_basesoc_uart_tx_fifo_readable),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_serial_tx_rs232phytx_next_value1_s1.INIT=16'h880F;
  LUT4 main_basesoc_tx_data_rs232phytx_next_value2_7_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .I0(main_basesoc_uart_tx_fifo_readable),
    .I1(storage_dat1[7]),
    .I2(main_basesoc_tx_tick),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_7_s0.INIT=16'hF088;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_6_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .I0(storage_dat1[6]),
    .I1(main_basesoc_tx_data[7]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_6_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_5_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .I0(storage_dat1[5]),
    .I1(main_basesoc_tx_data[6]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_5_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_4_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .I0(storage_dat1[4]),
    .I1(main_basesoc_tx_data[5]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_4_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_3_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .I0(storage_dat1[3]),
    .I1(main_basesoc_tx_data[4]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_3_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_2_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .I0(storage_dat1[2]),
    .I1(main_basesoc_tx_data[3]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_2_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_1_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .I0(storage_dat1[1]),
    .I1(main_basesoc_tx_data[2]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_1_s0.INIT=8'hCA;
  LUT3 main_basesoc_tx_data_rs232phytx_next_value2_0_s0 (
    .F(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .I0(storage_dat1[0]),
    .I1(main_basesoc_tx_data[1]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_data_rs232phytx_next_value2_0_s0.INIT=8'hCA;
  LUT2 n1224_s0 (
    .F(n1224_3),
    .I0(main_basesoc_uart_tx_pending),
    .I1(main_basesoc_uart_enable_storage[0]) 
);
defparam n1224_s0.INIT=4'h8;
  LUT2 n1225_s0 (
    .F(n1225_3),
    .I0(main_basesoc_uart_rx_pending),
    .I1(main_basesoc_uart_enable_storage[1]) 
);
defparam n1225_s0.INIT=4'h8;
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_s0 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_re),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I2(n1037_4),
    .I3(main_basesoc_uart_tx_fifo_readable) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT2 main_basesoc_uart_tx_fifo_syncfifo_writable_s0 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_writable_s0.INIT=4'h7;
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re_s0 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(main_basesoc_uart_rx_fifo_syncfifo_re_5),
    .I3(main_basesoc_uart_rx_fifo_readable) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s0.INIT=16'hB0BB;
  LUT4 main_basesoc_timer_zero_trigger_s0 (
    .F(main_basesoc_timer_zero_trigger),
    .I0(main_basesoc_timer_value[28]),
    .I1(main_basesoc_timer_value[29]),
    .I2(main_basesoc_timer_zero_trigger_4),
    .I3(main_basesoc_timer_zero_trigger_5) 
);
defparam main_basesoc_timer_zero_trigger_s0.INIT=16'h1000;
  LUT4 main_basesoc_litespisdrphycore_posedge_s0 (
    .F(main_basesoc_litespisdrphycore_posedge),
    .I0(main_basesoc_litespisdrphycore_clk),
    .I1(builder_litespiphy_state[1]),
    .I2(n1481_3),
    .I3(builder_litespiphy_state[0]) 
);
defparam main_basesoc_litespisdrphycore_posedge_s0.INIT=16'h0100;
  LUT4 n1531_s0 (
    .F(n1531_3),
    .I0(n1531_4),
    .I1(main_basesoc_litespisdrphycore_sr_out_load),
    .I2(n1531_5),
    .I3(n1531_6) 
);
defparam n1531_s0.INIT=16'hFFFE;
  LUT3 user_led5_d_s (
    .F(user_led5_d),
    .I0(main_storage[5]),
    .I1(main_chaser[5]),
    .I2(main_mode) 
);
defparam user_led5_d_s.INIT=8'hAC;
  LUT3 user_led4_d_s (
    .F(user_led4_d),
    .I0(main_chaser[4]),
    .I1(main_storage[4]),
    .I2(main_mode) 
);
defparam user_led4_d_s.INIT=8'hCA;
  LUT3 user_led3_d_s (
    .F(user_led3_d),
    .I0(main_chaser[3]),
    .I1(main_storage[3]),
    .I2(main_mode) 
);
defparam user_led3_d_s.INIT=8'hCA;
  LUT3 user_led2_d_s (
    .F(user_led2_d),
    .I0(main_chaser[2]),
    .I1(main_storage[2]),
    .I2(main_mode) 
);
defparam user_led2_d_s.INIT=8'hCA;
  LUT3 user_led1_d_s (
    .F(user_led1_d),
    .I0(main_chaser[1]),
    .I1(main_storage[1]),
    .I2(main_mode) 
);
defparam user_led1_d_s.INIT=8'hCA;
  LUT3 user_led0_d_s (
    .F(user_led0_d),
    .I0(main_chaser[0]),
    .I1(main_storage[0]),
    .I2(main_mode) 
);
defparam user_led0_d_s.INIT=8'hCA;
  LUT4 main_done_s0 (
    .F(main_done),
    .I0(main_count[0]),
    .I1(main_count[1]),
    .I2(main_done_4),
    .I3(main_done_5) 
);
defparam main_done_s0.INIT=16'h1000;
  LUT3 builder_csr_bankarray_sel_s1 (
    .F(builder_csr_bankarray_sel),
    .I0(builder_self0[9]),
    .I1(builder_self0[10]),
    .I2(builder_csr_bankarray_sel_5) 
);
defparam builder_csr_bankarray_sel_s1.INIT=8'h40;
  LUT3 builder_self0_29_s0 (
    .F(builder_self0[29]),
    .I0(lineLoader_address[31]),
    .I1(main_basesoc_dbus_adr[29]),
    .I2(builder_grant) 
);
defparam builder_self0_29_s0.INIT=8'hCA;
  LUT3 builder_self0_28_s0 (
    .F(builder_self0[28]),
    .I0(lineLoader_address[30]),
    .I1(main_basesoc_dbus_adr[28]),
    .I2(builder_grant) 
);
defparam builder_self0_28_s0.INIT=8'hCA;
  LUT3 builder_self0_27_s0 (
    .F(builder_self0[27]),
    .I0(lineLoader_address[29]),
    .I1(main_basesoc_dbus_adr[27]),
    .I2(builder_grant) 
);
defparam builder_self0_27_s0.INIT=8'hCA;
  LUT3 builder_self0_26_s0 (
    .F(builder_self0[26]),
    .I0(lineLoader_address[28]),
    .I1(main_basesoc_dbus_adr[26]),
    .I2(builder_grant) 
);
defparam builder_self0_26_s0.INIT=8'hCA;
  LUT3 builder_self0_25_s0 (
    .F(builder_self0[25]),
    .I0(lineLoader_address[27]),
    .I1(main_basesoc_dbus_adr[25]),
    .I2(builder_grant) 
);
defparam builder_self0_25_s0.INIT=8'hCA;
  LUT3 builder_self0_24_s0 (
    .F(builder_self0[24]),
    .I0(lineLoader_address[26]),
    .I1(main_basesoc_dbus_adr[24]),
    .I2(builder_grant) 
);
defparam builder_self0_24_s0.INIT=8'hCA;
  LUT3 builder_self0_23_s0 (
    .F(builder_self0[23]),
    .I0(lineLoader_address[25]),
    .I1(main_basesoc_dbus_adr[23]),
    .I2(builder_grant) 
);
defparam builder_self0_23_s0.INIT=8'hCA;
  LUT3 builder_self0_22_s0 (
    .F(builder_self0[22]),
    .I0(lineLoader_address[24]),
    .I1(main_basesoc_dbus_adr[22]),
    .I2(builder_grant) 
);
defparam builder_self0_22_s0.INIT=8'hCA;
  LUT3 builder_self0_21_s0 (
    .F(builder_self0[21]),
    .I0(lineLoader_address[23]),
    .I1(main_basesoc_dbus_adr[21]),
    .I2(builder_grant) 
);
defparam builder_self0_21_s0.INIT=8'hCA;
  LUT3 builder_self0_20_s0 (
    .F(builder_self0[20]),
    .I0(lineLoader_address[22]),
    .I1(main_basesoc_dbus_adr[20]),
    .I2(builder_grant) 
);
defparam builder_self0_20_s0.INIT=8'hCA;
  LUT3 builder_self0_19_s0 (
    .F(builder_self0[19]),
    .I0(lineLoader_address[21]),
    .I1(main_basesoc_dbus_adr[19]),
    .I2(builder_grant) 
);
defparam builder_self0_19_s0.INIT=8'hCA;
  LUT3 builder_self0_18_s0 (
    .F(builder_self0[18]),
    .I0(lineLoader_address[20]),
    .I1(main_basesoc_dbus_adr[18]),
    .I2(builder_grant) 
);
defparam builder_self0_18_s0.INIT=8'hCA;
  LUT3 builder_self0_17_s0 (
    .F(builder_self0[17]),
    .I0(lineLoader_address[19]),
    .I1(main_basesoc_dbus_adr[17]),
    .I2(builder_grant) 
);
defparam builder_self0_17_s0.INIT=8'hCA;
  LUT3 builder_self0_16_s0 (
    .F(builder_self0[16]),
    .I0(lineLoader_address[18]),
    .I1(main_basesoc_dbus_adr[16]),
    .I2(builder_grant) 
);
defparam builder_self0_16_s0.INIT=8'hCA;
  LUT3 builder_self0_15_s0 (
    .F(builder_self0[15]),
    .I0(lineLoader_address[17]),
    .I1(main_basesoc_dbus_adr[15]),
    .I2(builder_grant) 
);
defparam builder_self0_15_s0.INIT=8'hCA;
  LUT3 builder_self0_14_s0 (
    .F(builder_self0[14]),
    .I0(lineLoader_address[16]),
    .I1(main_basesoc_dbus_adr[14]),
    .I2(builder_grant) 
);
defparam builder_self0_14_s0.INIT=8'hCA;
  LUT3 builder_self0_13_s0 (
    .F(builder_self0[13]),
    .I0(lineLoader_address[15]),
    .I1(main_basesoc_dbus_adr[13]),
    .I2(builder_grant) 
);
defparam builder_self0_13_s0.INIT=8'hCA;
  LUT3 builder_self0_12_s0 (
    .F(builder_self0[12]),
    .I0(lineLoader_address[14]),
    .I1(main_basesoc_dbus_adr[12]),
    .I2(builder_grant) 
);
defparam builder_self0_12_s0.INIT=8'hCA;
  LUT3 builder_self0_11_s0 (
    .F(builder_self0[11]),
    .I0(lineLoader_address[13]),
    .I1(main_basesoc_dbus_adr[11]),
    .I2(builder_grant) 
);
defparam builder_self0_11_s0.INIT=8'hCA;
  LUT3 builder_self0_10_s12 (
    .F(builder_self0[10]),
    .I0(lineLoader_address[12]),
    .I1(main_basesoc_dbus_adr[10]),
    .I2(builder_grant) 
);
defparam builder_self0_10_s12.INIT=8'hCA;
  LUT3 builder_self0_9_s12 (
    .F(builder_self0[9]),
    .I0(lineLoader_address[11]),
    .I1(main_basesoc_dbus_adr[9]),
    .I2(builder_grant) 
);
defparam builder_self0_9_s12.INIT=8'hCA;
  LUT3 builder_self0_8_s12 (
    .F(builder_self0[8]),
    .I0(lineLoader_address[10]),
    .I1(main_basesoc_dbus_adr[8]),
    .I2(builder_grant) 
);
defparam builder_self0_8_s12.INIT=8'hCA;
  LUT3 builder_self0_7_s12 (
    .F(builder_self0[7]),
    .I0(lineLoader_address[9]),
    .I1(main_basesoc_dbus_adr[7]),
    .I2(builder_grant) 
);
defparam builder_self0_7_s12.INIT=8'hCA;
  LUT3 builder_self0_6_s12 (
    .F(builder_self0[6]),
    .I0(lineLoader_address[8]),
    .I1(main_basesoc_dbus_adr[6]),
    .I2(builder_grant) 
);
defparam builder_self0_6_s12.INIT=8'hCA;
  LUT3 builder_self0_5_s12 (
    .F(builder_self0[5]),
    .I0(lineLoader_address[7]),
    .I1(main_basesoc_dbus_adr[5]),
    .I2(builder_grant) 
);
defparam builder_self0_5_s12.INIT=8'hCA;
  LUT3 builder_self0_4_s12 (
    .F(builder_self0[4]),
    .I0(lineLoader_address[6]),
    .I1(main_basesoc_dbus_adr[4]),
    .I2(builder_grant) 
);
defparam builder_self0_4_s12.INIT=8'hCA;
  LUT3 builder_self0_3_s12 (
    .F(builder_self0[3]),
    .I0(lineLoader_address[5]),
    .I1(main_basesoc_dbus_adr[3]),
    .I2(builder_grant) 
);
defparam builder_self0_3_s12.INIT=8'hCA;
  LUT4 builder_self0_2_s12 (
    .F(builder_self0[2]),
    .I0(builder_self0_2_16),
    .I1(builder_self0_2_17),
    .I2(main_basesoc_ibus_adr[2]),
    .I3(builder_grant) 
);
defparam builder_self0_2_s12.INIT=16'h11F0;
  LUT4 builder_self0_1_s12 (
    .F(builder_self0[1]),
    .I0(builder_self0_1_16),
    .I1(builder_self0_1_17),
    .I2(main_basesoc_ibus_adr[1]),
    .I3(builder_grant) 
);
defparam builder_self0_1_s12.INIT=16'h11F0;
  LUT4 builder_self0_0_s12 (
    .F(builder_self0[0]),
    .I0(builder_self0_0_16),
    .I1(n17969_7),
    .I2(main_basesoc_ibus_adr[0]),
    .I3(builder_grant) 
);
defparam builder_self0_0_s12.INIT=16'h11F0;
  LUT3 n4883_s0 (
    .F(n4883_3),
    .I0(main_basesoc_ram_bus_ack),
    .I1(builder_slave_sel[0]),
    .I2(builder_interface0_cyc_4) 
);
defparam n4883_s0.INIT=8'h40;
  LUT2 n5047_s0 (
    .F(n5047_3),
    .I0(main_basesoc_uart_rx_trigger_d),
    .I1(main_basesoc_uart_rx_fifo_readable) 
);
defparam n5047_s0.INIT=4'h4;
  LUT3 n5215_s0 (
    .F(n5215_3),
    .I0(main_basesoc_timer_load_storage[31]),
    .I1(n5215_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5215_s0.INIT=8'h3A;
  LUT3 n5216_s0 (
    .F(n5216_3),
    .I0(main_basesoc_timer_load_storage[30]),
    .I1(n5216_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5216_s0.INIT=8'hCA;
  LUT3 n5217_s0 (
    .F(n5217_3),
    .I0(main_basesoc_timer_load_storage[29]),
    .I1(n5217_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5217_s0.INIT=8'hCA;
  LUT3 n5218_s0 (
    .F(n5218_3),
    .I0(main_basesoc_timer_load_storage[28]),
    .I1(n5218_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5218_s0.INIT=8'hCA;
  LUT3 n5219_s0 (
    .F(n5219_3),
    .I0(main_basesoc_timer_load_storage[27]),
    .I1(n5219_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5219_s0.INIT=8'hCA;
  LUT3 n5220_s0 (
    .F(n5220_3),
    .I0(main_basesoc_timer_load_storage[26]),
    .I1(n5220_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5220_s0.INIT=8'h3A;
  LUT4 n5221_s0 (
    .F(n5221_3),
    .I0(n5221_4),
    .I1(n5221_5),
    .I2(main_basesoc_timer_load_storage[25]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n5221_s0.INIT=16'h11F0;
  LUT3 n5222_s0 (
    .F(n5222_3),
    .I0(main_basesoc_timer_load_storage[24]),
    .I1(n5222_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5222_s0.INIT=8'hCA;
  LUT3 n5223_s0 (
    .F(n5223_3),
    .I0(main_basesoc_timer_load_storage[23]),
    .I1(n5223_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5223_s0.INIT=8'h3A;
  LUT3 n5224_s0 (
    .F(n5224_3),
    .I0(main_basesoc_timer_load_storage[22]),
    .I1(n5224_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5224_s0.INIT=8'h3A;
  LUT3 n5225_s0 (
    .F(n5225_3),
    .I0(main_basesoc_timer_load_storage[21]),
    .I1(n5225_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5225_s0.INIT=8'hCA;
  LUT3 n5226_s0 (
    .F(n5226_3),
    .I0(main_basesoc_timer_load_storage[20]),
    .I1(n5226_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5226_s0.INIT=8'hCA;
  LUT3 n5227_s0 (
    .F(n5227_3),
    .I0(main_basesoc_timer_load_storage[19]),
    .I1(n5227_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5227_s0.INIT=8'hCA;
  LUT3 n5228_s0 (
    .F(n5228_3),
    .I0(main_basesoc_timer_load_storage[18]),
    .I1(n5228_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5228_s0.INIT=8'hCA;
  LUT3 n5229_s0 (
    .F(n5229_3),
    .I0(main_basesoc_timer_load_storage[17]),
    .I1(n5229_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5229_s0.INIT=8'hCA;
  LUT3 n5230_s0 (
    .F(n5230_3),
    .I0(main_basesoc_timer_load_storage[16]),
    .I1(n5230_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5230_s0.INIT=8'hCA;
  LUT3 n5231_s0 (
    .F(n5231_3),
    .I0(main_basesoc_timer_load_storage[15]),
    .I1(n5231_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5231_s0.INIT=8'h3A;
  LUT3 n5232_s0 (
    .F(n5232_3),
    .I0(main_basesoc_timer_load_storage[14]),
    .I1(n5232_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5232_s0.INIT=8'hCA;
  LUT3 n5233_s0 (
    .F(n5233_3),
    .I0(main_basesoc_timer_load_storage[13]),
    .I1(n5233_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5233_s0.INIT=8'h3A;
  LUT3 n5234_s0 (
    .F(n5234_3),
    .I0(main_basesoc_timer_load_storage[12]),
    .I1(n5234_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5234_s0.INIT=8'hCA;
  LUT3 n5235_s0 (
    .F(n5235_3),
    .I0(main_basesoc_timer_load_storage[11]),
    .I1(n5235_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5235_s0.INIT=8'hCA;
  LUT3 n5236_s0 (
    .F(n5236_3),
    .I0(main_basesoc_timer_load_storage[10]),
    .I1(n5236_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5236_s0.INIT=8'hCA;
  LUT3 n5237_s0 (
    .F(n5237_3),
    .I0(main_basesoc_timer_load_storage[9]),
    .I1(n5237_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5237_s0.INIT=8'hCA;
  LUT3 n5238_s0 (
    .F(n5238_3),
    .I0(main_basesoc_timer_load_storage[8]),
    .I1(n5238_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5238_s0.INIT=8'hCA;
  LUT3 n5239_s0 (
    .F(n5239_3),
    .I0(main_basesoc_timer_load_storage[7]),
    .I1(n5239_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5239_s0.INIT=8'h3A;
  LUT3 n5240_s0 (
    .F(n5240_3),
    .I0(main_basesoc_timer_load_storage[6]),
    .I1(n5240_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5240_s0.INIT=8'hCA;
  LUT3 n5241_s0 (
    .F(n5241_3),
    .I0(main_basesoc_timer_load_storage[5]),
    .I1(n5241_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5241_s0.INIT=8'hCA;
  LUT3 n5242_s0 (
    .F(n5242_3),
    .I0(main_basesoc_timer_load_storage[4]),
    .I1(n5242_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5242_s0.INIT=8'h3A;
  LUT3 n5243_s0 (
    .F(n5243_3),
    .I0(main_basesoc_timer_load_storage[3]),
    .I1(n5243_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5243_s0.INIT=8'hCA;
  LUT4 n5244_s0 (
    .F(n5244_3),
    .I0(n5244_4),
    .I1(n5244_5),
    .I2(main_basesoc_timer_load_storage[2]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n5244_s0.INIT=16'h11F0;
  LUT3 n5245_s0 (
    .F(n5245_3),
    .I0(main_basesoc_timer_load_storage[1]),
    .I1(n5245_4),
    .I2(main_basesoc_timer_en_storage) 
);
defparam n5245_s0.INIT=8'hCA;
  LUT4 n5246_s0 (
    .F(n5246_3),
    .I0(main_basesoc_timer_value[0]),
    .I1(n5246_4),
    .I2(main_basesoc_timer_load_storage[0]),
    .I3(main_basesoc_timer_en_storage) 
);
defparam n5246_s0.INIT=16'h11F0;
  LUT2 n5281_s0 (
    .F(n5281_3),
    .I0(main_basesoc_timer_zero_trigger_d),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n5281_s0.INIT=4'h4;
  LUT4 n5405_s0 (
    .F(n5405_3),
    .I0(n5405_4),
    .I1(n5405_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[29]),
    .I3(n5435_4) 
);
defparam n5405_s0.INIT=16'hF0EE;
  LUT4 n5407_s0 (
    .F(n5407_3),
    .I0(n5407_4),
    .I1(n5407_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[27]),
    .I3(n5435_4) 
);
defparam n5407_s0.INIT=16'hF0EE;
  LUT4 n5408_s0 (
    .F(n5408_3),
    .I0(n5408_4),
    .I1(n5408_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[26]),
    .I3(n5435_4) 
);
defparam n5408_s0.INIT=16'hF0EE;
  LUT4 n5409_s0 (
    .F(n5409_3),
    .I0(n5409_4),
    .I1(n5409_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[25]),
    .I3(n5435_4) 
);
defparam n5409_s0.INIT=16'hF0BB;
  LUT4 n5411_s0 (
    .F(n5411_3),
    .I0(n5411_4),
    .I1(n5411_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[23]),
    .I3(n5435_4) 
);
defparam n5411_s0.INIT=16'hF0BB;
  LUT4 n5413_s0 (
    .F(n5413_3),
    .I0(n5413_4),
    .I1(n5413_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[21]),
    .I3(n5435_4) 
);
defparam n5413_s0.INIT=16'hF0EE;
  LUT4 n5414_s0 (
    .F(n5414_3),
    .I0(n5414_4),
    .I1(n5414_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[20]),
    .I3(n5435_4) 
);
defparam n5414_s0.INIT=16'hF0EE;
  LUT4 n5415_s0 (
    .F(n5415_3),
    .I0(main_basesoc_litespisdrphycore_sr_out[19]),
    .I1(n5415_4),
    .I2(n5415_5),
    .I3(n5435_4) 
);
defparam n5415_s0.INIT=16'hFAFC;
  LUT4 n5416_s0 (
    .F(n5416_3),
    .I0(n5416_4),
    .I1(n5416_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[18]),
    .I3(n5435_4) 
);
defparam n5416_s0.INIT=16'hF0EE;
  LUT4 n5418_s0 (
    .F(n5418_3),
    .I0(n5418_4),
    .I1(n5418_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[16]),
    .I3(n5435_4) 
);
defparam n5418_s0.INIT=16'hF0EE;
  LUT4 n5423_s0 (
    .F(n5423_3),
    .I0(n5423_17),
    .I1(n5423_5),
    .I2(n5423_15),
    .I3(n5423_13) 
);
defparam n5423_s0.INIT=16'h004F;
  LUT4 n5429_s0 (
    .F(n5429_3),
    .I0(n5429_4),
    .I1(n5429_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[5]),
    .I3(n5435_4) 
);
defparam n5429_s0.INIT=16'hF0EE;
  LUT4 n5431_s0 (
    .F(n5431_3),
    .I0(n5431_4),
    .I1(n5431_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[3]),
    .I3(n5435_4) 
);
defparam n5431_s0.INIT=16'hF0EE;
  LUT4 n5560_s1 (
    .F(n5560_4),
    .I0(main_basesoc_litespisdrphycore_cnt[7]),
    .I1(main_basesoc_litespisdrphycore_storage[7]),
    .I2(n5541_32),
    .I3(main_basesoc_litespisdrphycore_clk) 
);
defparam n5560_s1.INIT=16'hD42B;
  LUT3 n5750_s0 (
    .F(n5750_3),
    .I0(builder_self0[1]),
    .I1(main_hyperram_dqi[2]),
    .I2(n5761_5) 
);
defparam n5750_s0.INIT=8'hAC;
  LUT3 n5751_s0 (
    .F(n5751_3),
    .I0(builder_self0[0]),
    .I1(main_hyperram_dqi[1]),
    .I2(n5761_5) 
);
defparam n5751_s0.INIT=8'hAC;
  LUT4 n5761_s2 (
    .F(n5761_5),
    .I0(main_hyperram_trigger[2]),
    .I1(main_hyperram_trigger[6]),
    .I2(n5761_6),
    .I3(n5761_7) 
);
defparam n5761_s2.INIT=16'h1000;
  LUT3 n5764_s2 (
    .F(n5764_5),
    .I0(main_basesoc_dbus_dat_w[31]),
    .I1(n5764_8),
    .I2(n5825_11) 
);
defparam n5764_s2.INIT=8'hA3;
  LUT4 n5765_s1 (
    .F(n5765_4),
    .I0(n5761_5),
    .I1(main_hyperram_sr[38]),
    .I2(main_basesoc_dbus_dat_w[30]),
    .I3(n5825_11) 
);
defparam n5765_s1.INIT=16'hF044;
  LUT4 n5766_s1 (
    .F(n5766_4),
    .I0(main_hyperram_sr[37]),
    .I1(n5761_5),
    .I2(main_basesoc_dbus_dat_w[29]),
    .I3(n5825_11) 
);
defparam n5766_s1.INIT=16'hF0EE;
  LUT4 n5767_s1 (
    .F(n5767_4),
    .I0(n5761_5),
    .I1(main_hyperram_sr[36]),
    .I2(main_basesoc_dbus_dat_w[28]),
    .I3(n5825_11) 
);
defparam n5767_s1.INIT=16'hF044;
  LUT3 n5768_s1 (
    .F(n5768_4),
    .I0(main_basesoc_dbus_dat_w[27]),
    .I1(n5768_5),
    .I2(n5825_11) 
);
defparam n5768_s1.INIT=8'hA3;
  LUT3 n5769_s1 (
    .F(n5769_4),
    .I0(main_basesoc_dbus_dat_w[26]),
    .I1(n5769_5),
    .I2(n5825_11) 
);
defparam n5769_s1.INIT=8'hA3;
  LUT3 n5770_s1 (
    .F(n5770_4),
    .I0(main_basesoc_dbus_dat_w[25]),
    .I1(n5770_5),
    .I2(n5825_11) 
);
defparam n5770_s1.INIT=8'hA3;
  LUT3 n5771_s1 (
    .F(n5771_4),
    .I0(main_basesoc_dbus_dat_w[24]),
    .I1(n5771_5),
    .I2(n5825_11) 
);
defparam n5771_s1.INIT=8'hA3;
  LUT3 n5772_s1 (
    .F(n5772_4),
    .I0(main_basesoc_dbus_dat_w[23]),
    .I1(n5772_5),
    .I2(n5825_11) 
);
defparam n5772_s1.INIT=8'hA3;
  LUT3 n5773_s1 (
    .F(n5773_4),
    .I0(main_basesoc_dbus_dat_w[22]),
    .I1(n5773_5),
    .I2(n5825_11) 
);
defparam n5773_s1.INIT=8'hA3;
  LUT3 n5774_s1 (
    .F(n5774_4),
    .I0(main_basesoc_dbus_dat_w[21]),
    .I1(n5774_5),
    .I2(n5825_11) 
);
defparam n5774_s1.INIT=8'hA3;
  LUT3 n5775_s1 (
    .F(n5775_4),
    .I0(main_basesoc_dbus_dat_w[20]),
    .I1(n5775_5),
    .I2(n5825_11) 
);
defparam n5775_s1.INIT=8'hA3;
  LUT3 n5776_s1 (
    .F(n5776_4),
    .I0(main_basesoc_dbus_dat_w[19]),
    .I1(n5776_5),
    .I2(n5825_11) 
);
defparam n5776_s1.INIT=8'hA3;
  LUT3 n5777_s1 (
    .F(n5777_4),
    .I0(main_basesoc_dbus_dat_w[18]),
    .I1(n5777_5),
    .I2(n5825_11) 
);
defparam n5777_s1.INIT=8'hA3;
  LUT3 n5778_s1 (
    .F(n5778_4),
    .I0(main_basesoc_dbus_dat_w[17]),
    .I1(n5778_5),
    .I2(n5825_11) 
);
defparam n5778_s1.INIT=8'hA3;
  LUT3 n5779_s1 (
    .F(n5779_4),
    .I0(main_basesoc_dbus_dat_w[16]),
    .I1(n5779_5),
    .I2(n5825_11) 
);
defparam n5779_s1.INIT=8'hA3;
  LUT3 n5780_s1 (
    .F(n5780_4),
    .I0(main_basesoc_dbus_dat_w[15]),
    .I1(n5780_5),
    .I2(n5825_11) 
);
defparam n5780_s1.INIT=8'hA3;
  LUT3 n5781_s1 (
    .F(n5781_4),
    .I0(main_basesoc_dbus_dat_w[14]),
    .I1(n5781_5),
    .I2(n5825_11) 
);
defparam n5781_s1.INIT=8'hA3;
  LUT3 n5782_s1 (
    .F(n5782_4),
    .I0(main_basesoc_dbus_dat_w[13]),
    .I1(n5782_5),
    .I2(n5825_11) 
);
defparam n5782_s1.INIT=8'hA3;
  LUT3 n5783_s1 (
    .F(n5783_4),
    .I0(main_basesoc_dbus_dat_w[12]),
    .I1(n5783_5),
    .I2(n5825_11) 
);
defparam n5783_s1.INIT=8'hA3;
  LUT3 n5784_s1 (
    .F(n5784_4),
    .I0(main_basesoc_dbus_dat_w[11]),
    .I1(n5784_5),
    .I2(n5825_11) 
);
defparam n5784_s1.INIT=8'hA3;
  LUT3 n5785_s1 (
    .F(n5785_4),
    .I0(main_basesoc_dbus_dat_w[10]),
    .I1(n5785_5),
    .I2(n5825_11) 
);
defparam n5785_s1.INIT=8'hA3;
  LUT3 n5786_s1 (
    .F(n5786_4),
    .I0(main_basesoc_dbus_dat_w[9]),
    .I1(n5786_5),
    .I2(n5825_11) 
);
defparam n5786_s1.INIT=8'hA3;
  LUT3 n5787_s1 (
    .F(n5787_4),
    .I0(main_basesoc_dbus_dat_w[8]),
    .I1(n5787_5),
    .I2(n5825_11) 
);
defparam n5787_s1.INIT=8'hA3;
  LUT3 n5788_s1 (
    .F(n5788_4),
    .I0(main_basesoc_dbus_dat_w[7]),
    .I1(n5788_5),
    .I2(n5825_11) 
);
defparam n5788_s1.INIT=8'hA3;
  LUT3 n5789_s1 (
    .F(n5789_4),
    .I0(main_basesoc_dbus_dat_w[6]),
    .I1(n5789_5),
    .I2(n5825_11) 
);
defparam n5789_s1.INIT=8'hA3;
  LUT3 n5790_s1 (
    .F(n5790_4),
    .I0(main_basesoc_dbus_dat_w[5]),
    .I1(n5790_5),
    .I2(n5825_11) 
);
defparam n5790_s1.INIT=8'hA3;
  LUT3 n5791_s1 (
    .F(n5791_4),
    .I0(main_basesoc_dbus_dat_w[4]),
    .I1(n5791_5),
    .I2(n5825_11) 
);
defparam n5791_s1.INIT=8'hA3;
  LUT3 n5792_s1 (
    .F(n5792_4),
    .I0(main_basesoc_dbus_dat_w[3]),
    .I1(n5792_5),
    .I2(n5825_11) 
);
defparam n5792_s1.INIT=8'hA3;
  LUT3 n5793_s1 (
    .F(n5793_4),
    .I0(main_basesoc_dbus_dat_w[2]),
    .I1(n5793_5),
    .I2(n5825_11) 
);
defparam n5793_s1.INIT=8'hA3;
  LUT3 n5794_s1 (
    .F(n5794_4),
    .I0(main_basesoc_dbus_dat_w[1]),
    .I1(n5794_5),
    .I2(n5825_11) 
);
defparam n5794_s1.INIT=8'hA3;
  LUT3 n5795_s1 (
    .F(n5795_4),
    .I0(main_basesoc_dbus_dat_w[0]),
    .I1(n5795_5),
    .I2(n5825_11) 
);
defparam n5795_s1.INIT=8'hA3;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I2(n5894_6),
    .I3(builder_self5) 
);
defparam n5894_s1.INIT=16'h3A00;
  LUT2 n9799_s0 (
    .F(n9799_3),
    .I0(n9799_4),
    .I1(sys_rst) 
);
defparam n9799_s0.INIT=4'hE;
  LUT4 n9800_s0 (
    .F(n9800_3),
    .I0(main_hyperram_trigger[2]),
    .I1(n5761_7),
    .I2(n5910_10),
    .I3(sys_rst) 
);
defparam n9800_s0.INIT=16'hFF40;
  LUT2 n9802_s0 (
    .F(n9802_3),
    .I0(sys_rst),
    .I1(n5825_11) 
);
defparam n9802_s0.INIT=4'hE;
  LUT3 n9820_s0 (
    .F(n9820_3),
    .I0(n9820_6),
    .I1(n5910_10),
    .I2(sys_rst) 
);
defparam n9820_s0.INIT=8'hF8;
  LUT2 n9913_s0 (
    .F(n9913_3),
    .I0(builder_wishbone2csr_state),
    .I1(sys_rst) 
);
defparam n9913_s0.INIT=4'hE;
  LUT2 builder_litespiphy_next_state_1_s6 (
    .F(builder_litespiphy_next_state[1]),
    .I0(builder_litespiphy_state[0]),
    .I1(builder_litespiphy_state[1]) 
);
defparam builder_litespiphy_next_state_1_s6.INIT=4'h6;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s4 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_8),
    .I0(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_9),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_10),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[7]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s4.INIT=16'hBEAA;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_s4 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_8),
    .I0(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_9),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_11),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[6]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_s4.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s21 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce),
    .I0(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_30),
    .I1(builder_interface0_cyc_4),
    .I2(builder_slave_sel[1]),
    .I3(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_31) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s21.INIT=16'h40FF;
  LUT3 builder_litespi_next_state_3_s46 (
    .F(builder_litespi_next_state[3]),
    .I0(builder_litespi_next_state_3_55),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_next_state_3_56) 
);
defparam builder_litespi_next_state_3_s46.INIT=8'hE0;
  LUT3 builder_litespi_next_state_2_s39 (
    .F(builder_litespi_next_state[2]),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_next_state_2_47),
    .I2(builder_litespi_next_state_2_48) 
);
defparam builder_litespi_next_state_2_s39.INIT=8'hF1;
  LUT4 builder_litespi_next_state_1_s36 (
    .F(builder_litespi_next_state[1]),
    .I0(builder_litespi_next_state_1_49),
    .I1(builder_litespi_next_state_2_48),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_next_state_1_44) 
);
defparam builder_litespi_next_state_1_s36.INIT=16'hE0FF;
  LUT4 builder_litespi_next_state_0_s31 (
    .F(builder_litespi_next_state_0_38),
    .I0(builder_litespi_next_state_0_46),
    .I1(builder_litespi_next_state_0_40),
    .I2(builder_litespi_next_state_0_41),
    .I3(builder_litespi_state[3]) 
);
defparam builder_litespi_next_state_0_s31.INIT=16'h3001;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[29]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[29]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_34),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s23.INIT=16'hF888;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[28]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[28]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_s22.INIT=16'hF888;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[27]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_36),
    .I1(main_basesoc_litespimmap_burst_adr[27]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s22.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[26]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[26]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_s22.INIT=16'hF888;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[25]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[25]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_s22.INIT=16'hF888;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[24]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_35),
    .I1(main_basesoc_litespimmap_burst_adr[24]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_s22.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[23]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[23]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[22]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[22]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_s22.INIT=16'hF888;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[21]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[21]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_35),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_s22.INIT=16'hF888;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[20]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[20]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[19]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_37),
    .I1(main_basesoc_litespimmap_burst_adr[19]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s22.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[18]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_36),
    .I1(main_basesoc_litespimmap_burst_adr[18]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s22.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[17]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[17]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[16]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_35),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_37),
    .I2(main_basesoc_litespimmap_burst_adr[16]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_s22.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[15]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[15]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[14]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[14]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[13]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_36),
    .I1(main_basesoc_litespimmap_burst_adr[13]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_s23.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[12]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[12]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_s23.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[11]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[11]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[10]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_36),
    .I1(main_basesoc_litespimmap_burst_adr[10]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_s23.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[9]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[9]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_s23.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[8]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[8]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_s23.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[7]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_36),
    .I1(main_basesoc_litespimmap_burst_adr[7]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_34),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_s23.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[6]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[6]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[5]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[5]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_s23.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[4]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_35),
    .I1(main_basesoc_litespimmap_burst_adr[4]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_s22.INIT=16'hBEAA;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[3]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[3]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_s23.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_s22 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[2]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[2]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_32),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_s22.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[1]),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(builder_self0[1]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_s23.INIT=16'hF888;
  LUT3 n6979_s1 (
    .F(n6979_4),
    .I0(sys_rst),
    .I1(builder_interface0_cyc_4),
    .I2(iBus_cmd_ready_4) 
);
defparam n6979_s1.INIT=8'hBF;
  LUT2 n6578_s1 (
    .F(n6578_4),
    .I0(sys_rst),
    .I1(builder_rs232phytx_state) 
);
defparam n6578_s1.INIT=4'hB;
  LUT2 n6579_s1 (
    .F(n6579_4),
    .I0(sys_rst),
    .I1(builder_rs232phyrx_state) 
);
defparam n6579_s1.INIT=4'hB;
  LUT2 n5435_s1 (
    .F(n5435_4),
    .I0(main_basesoc_litespimmap_source_payload_width[0]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5435_s1.INIT=4'h8;
  LUT4 n6775_s1 (
    .F(n6775_4),
    .I0(main_basesoc_litespisdrphycore_cnt[7]),
    .I1(main_basesoc_litespisdrphycore_storage[7]),
    .I2(n5541_32),
    .I3(n6783_4) 
);
defparam n6775_s1.INIT=16'hFF2B;
  LUT3 n6783_s1 (
    .F(n6783_4),
    .I0(builder_litespiphy_state[1]),
    .I1(sys_rst),
    .I2(builder_litespiphy_state[0]) 
);
defparam n6783_s1.INIT=8'hEF;
  LUT4 n6786_s1 (
    .F(n6786_4),
    .I0(n6786_5),
    .I1(n6786_6),
    .I2(n6786_7),
    .I3(sys_rst) 
);
defparam n6786_s1.INIT=16'hFFF4;
  LUT4 n6791_s1 (
    .F(n6791_4),
    .I0(n6791_5),
    .I1(sys_rst),
    .I2(builder_litespi_state[3]),
    .I3(builder_litespi_state[2]) 
);
defparam n6791_s1.INIT=16'hCFFD;
  LUT2 n6952_s1 (
    .F(n6952_4),
    .I0(sys_rst),
    .I1(main_done) 
);
defparam n6952_s1.INIT=4'hE;
  LUT3 n6105_s1 (
    .F(n6105_4),
    .I0(builder_self0[10]),
    .I1(builder_self0[9]),
    .I2(builder_csr_bankarray_sel_5) 
);
defparam n6105_s1.INIT=8'hBF;
  LUT3 n6185_s1 (
    .F(n6185_4),
    .I0(builder_wishbone2csr_state),
    .I1(n6185_5),
    .I2(builder_interface0_cyc) 
);
defparam n6185_s1.INIT=8'h10;
  LUT4 n6239_s1 (
    .F(n6239_4),
    .I0(builder_self0[9]),
    .I1(builder_self0[10]),
    .I2(n6239_5),
    .I3(n6239_11) 
);
defparam n6239_s1.INIT=16'hEFFF;
  LUT4 n6265_s1 (
    .F(n6265_4),
    .I0(builder_self0[10]),
    .I1(builder_self0[9]),
    .I2(n6239_5),
    .I3(n6239_11) 
);
defparam n6265_s1.INIT=16'hBFFF;
  LUT3 n6365_s1 (
    .F(n6365_4),
    .I0(builder_self0[9]),
    .I1(n6239_5),
    .I2(builder_self0[10]) 
);
defparam n6365_s1.INIT=8'hBF;
  LUT3 n6501_s1 (
    .F(n6501_4),
    .I0(n6239_5),
    .I1(builder_self0[9]),
    .I2(builder_self0[10]) 
);
defparam n6501_s1.INIT=8'h7F;
  LUT4 main_basesoc_rx_phase_31_s4 (
    .F(main_basesoc_rx_phase_31_9),
    .I0(main_basesoc_rx_phase_31_10),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(main_basesoc_rx_phase_31_12),
    .I3(main_basesoc_rx_phase[24]) 
);
defparam main_basesoc_rx_phase_31_s4.INIT=16'h4547;
  LUT2 main_basesoc_tx_phase_0_s4 (
    .F(main_basesoc_tx_phase_0_9),
    .I0(builder_rs232phytx_state),
    .I1(main_basesoc_tx_phase[0]) 
);
defparam main_basesoc_tx_phase_0_s4.INIT=4'h7;
  LUT3 main_basesoc_tx_phase_3_s4 (
    .F(main_basesoc_tx_phase_3_9),
    .I0(main_basesoc_tx_phase_3_10),
    .I1(main_basesoc_tx_phase[3]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_3_s4.INIT=8'h9F;
  LUT3 main_basesoc_tx_phase_6_s4 (
    .F(main_basesoc_tx_phase_6_9),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase_6_10),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_6_s4.INIT=8'h9F;
  LUT4 main_basesoc_tx_phase_7_s4 (
    .F(main_basesoc_tx_phase_7_9),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase_6_10),
    .I2(main_basesoc_tx_phase[7]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_7_s4.INIT=16'hE1FF;
  LUT3 main_basesoc_tx_phase_9_s4 (
    .F(main_basesoc_tx_phase_9_9),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_9_s4.INIT=8'h9F;
  LUT4 main_basesoc_tx_phase_10_s4 (
    .F(main_basesoc_tx_phase_10_9),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(main_basesoc_tx_phase[10]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_10_s4.INIT=16'hE1FF;
  LUT4 main_basesoc_tx_phase_11_s4 (
    .F(main_basesoc_tx_phase_11_9),
    .I0(main_basesoc_tx_phase_9_10),
    .I1(main_basesoc_tx_phase_11_10),
    .I2(main_basesoc_tx_phase[11]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_11_s4.INIT=16'hB4FF;
  LUT3 main_basesoc_tx_phase_12_s4 (
    .F(main_basesoc_tx_phase_12_9),
    .I0(main_basesoc_tx_phase_12_12),
    .I1(main_basesoc_tx_phase[12]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_12_s4.INIT=8'h6F;
  LUT3 main_basesoc_tx_phase_15_s4 (
    .F(main_basesoc_tx_phase_15_9),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase_15_14),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_15_s4.INIT=8'h9F;
  LUT4 main_basesoc_tx_phase_16_s4 (
    .F(main_basesoc_tx_phase_16_9),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase_15_14),
    .I2(main_basesoc_tx_phase[16]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_16_s4.INIT=16'hE1FF;
  LUT3 main_basesoc_tx_phase_17_s4 (
    .F(main_basesoc_tx_phase_17_9),
    .I0(main_basesoc_tx_phase_17_10),
    .I1(main_basesoc_tx_phase[17]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_17_s4.INIT=8'h6F;
  LUT3 main_basesoc_tx_phase_18_s4 (
    .F(main_basesoc_tx_phase_18_9),
    .I0(main_basesoc_tx_phase_18_10),
    .I1(main_basesoc_tx_phase[18]),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_18_s4.INIT=8'h6F;
  LUT4 main_basesoc_tx_phase_20_s4 (
    .F(main_basesoc_tx_phase_20_9),
    .I0(main_basesoc_tx_phase_20_10),
    .I1(main_basesoc_tx_phase[19]),
    .I2(main_basesoc_tx_phase[20]),
    .I3(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_20_s4.INIT=16'h4BFF;
  LUT3 main_basesoc_tx_phase_24_s4 (
    .F(main_basesoc_tx_phase_24_9),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(builder_rs232phytx_state) 
);
defparam main_basesoc_tx_phase_24_s4.INIT=8'h9F;
  LUT3 main_basesoc_uart_tx_pending_s3 (
    .F(main_basesoc_uart_tx_pending_8),
    .I0(main_basesoc_uart_pending_r[0]),
    .I1(main_basesoc_uart_pending_re),
    .I2(n5043_5) 
);
defparam main_basesoc_uart_tx_pending_s3.INIT=8'hF8;
  LUT2 main_basesoc_uart_tx_fifo_readable_s3 (
    .F(main_basesoc_uart_tx_fifo_readable_8),
    .I0(n1037_4),
    .I1(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_readable_s3.INIT=4'hE;
  LUT3 main_basesoc_uart_tx_fifo_level0_4_s3 (
    .F(main_basesoc_uart_tx_fifo_level0_4_8),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_9),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_4),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_tx_fifo_level0_4_s3.INIT=8'h78;
  LUT3 main_basesoc_uart_rx_fifo_readable_s3 (
    .F(main_basesoc_uart_rx_fifo_readable_8),
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(main_basesoc_uart_pending_re),
    .I2(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
defparam main_basesoc_uart_rx_fifo_readable_s3.INIT=8'hF8;
  LUT2 main_basesoc_uart_rx_fifo_level0_4_s3 (
    .F(main_basesoc_uart_rx_fifo_level0_4_8),
    .I0(main_basesoc_uart_rx_fifo_syncfifo_re),
    .I1(main_basesoc_uart_rx_fifo_wrport_we) 
);
defparam main_basesoc_uart_rx_fifo_level0_4_s3.INIT=4'h6;
  LUT3 main_hyperram_tstriple0_oe_s3 (
    .F(main_hyperram_tstriple0_oe_8),
    .I0(n5761_5),
    .I1(n5825_11),
    .I2(n5818_8) 
);
defparam main_hyperram_tstriple0_oe_s3.INIT=8'hFE;
  LUT4 main_hyperram_rwdso_0_s3 (
    .F(main_hyperram_rwdso_0_8),
    .I0(n5761_7),
    .I1(n5910_8),
    .I2(n5825_9),
    .I3(n5894_6) 
);
defparam main_hyperram_rwdso_0_s3.INIT=16'hFFE0;
  LUT4 main_basesoc_litespisdrphycore_sr_in_31_s2 (
    .F(main_basesoc_litespisdrphycore_sr_in_31_6),
    .I0(main_basesoc_litespisdrphycore_sr_in_31_7),
    .I1(builder_litespiphy_state[0]),
    .I2(builder_litespiphy_state[1]),
    .I3(main_basesoc_litespisdrphycore_sr_in_31_8) 
);
defparam main_basesoc_litespisdrphycore_sr_in_31_s2.INIT=16'h2C00;
  LUT3 n6103_s5 (
    .F(n6103_9),
    .I0(main_basesoc_scratch_storage[1]),
    .I1(n6103_10),
    .I2(n6103_11) 
);
defparam n6103_s5.INIT=8'h8F;
  LUT3 n6104_s5 (
    .F(n6104_9),
    .I0(main_basesoc_scratch_storage[0]),
    .I1(n6103_10),
    .I2(n6104_10) 
);
defparam n6104_s5.INIT=8'h8F;
  LUT3 n6177_s5 (
    .F(n6177_9),
    .I0(builder_multiregimpl81),
    .I1(n6103_10),
    .I2(n6177_10) 
);
defparam n6177_s5.INIT=8'h8F;
  LUT3 n6178_s5 (
    .F(n6178_9),
    .I0(builder_multiregimpl71),
    .I1(n6103_10),
    .I2(n6178_10) 
);
defparam n6178_s5.INIT=8'h8F;
  LUT3 n6179_s5 (
    .F(n6179_9),
    .I0(builder_multiregimpl61),
    .I1(n6103_10),
    .I2(n6179_10) 
);
defparam n6179_s5.INIT=8'h8F;
  LUT3 n6180_s5 (
    .F(n6180_9),
    .I0(builder_multiregimpl51),
    .I1(n6103_10),
    .I2(n6180_10) 
);
defparam n6180_s5.INIT=8'h8F;
  LUT3 n6181_s5 (
    .F(n6181_9),
    .I0(builder_multiregimpl41),
    .I1(n6103_10),
    .I2(n6181_10) 
);
defparam n6181_s5.INIT=8'h8F;
  LUT3 n6182_s5 (
    .F(n6182_9),
    .I0(builder_multiregimpl31),
    .I1(n6103_10),
    .I2(n6182_10) 
);
defparam n6182_s5.INIT=8'h8F;
  LUT3 n6183_s5 (
    .F(n6183_9),
    .I0(builder_multiregimpl21),
    .I1(n6103_10),
    .I2(n6183_10) 
);
defparam n6183_s5.INIT=8'h8F;
  LUT3 n6184_s5 (
    .F(n6184_9),
    .I0(builder_multiregimpl11),
    .I1(n6103_10),
    .I2(n6184_10) 
);
defparam n6184_s5.INIT=8'h8F;
  LUT3 n6303_s5 (
    .F(n6303_9),
    .I0(main_basesoc_timer_reload_storage[31]),
    .I1(n6103_10),
    .I2(n6303_10) 
);
defparam n6303_s5.INIT=8'h8F;
  LUT3 n6305_s5 (
    .F(n6305_9),
    .I0(main_basesoc_timer_reload_storage[30]),
    .I1(n6103_10),
    .I2(n6305_10) 
);
defparam n6305_s5.INIT=8'h8F;
  LUT3 n6307_s5 (
    .F(n6307_9),
    .I0(main_basesoc_timer_reload_storage[29]),
    .I1(n6103_10),
    .I2(n6307_10) 
);
defparam n6307_s5.INIT=8'h8F;
  LUT3 n6309_s5 (
    .F(n6309_9),
    .I0(main_basesoc_timer_reload_storage[28]),
    .I1(n6103_10),
    .I2(n6309_10) 
);
defparam n6309_s5.INIT=8'h8F;
  LUT3 n6311_s5 (
    .F(n6311_9),
    .I0(main_basesoc_timer_reload_storage[27]),
    .I1(n6103_10),
    .I2(n6311_10) 
);
defparam n6311_s5.INIT=8'h8F;
  LUT3 n6313_s5 (
    .F(n6313_9),
    .I0(main_basesoc_timer_reload_storage[26]),
    .I1(n6103_10),
    .I2(n6313_10) 
);
defparam n6313_s5.INIT=8'h8F;
  LUT3 n6315_s5 (
    .F(n6315_9),
    .I0(main_basesoc_timer_reload_storage[25]),
    .I1(n6103_10),
    .I2(n6315_10) 
);
defparam n6315_s5.INIT=8'h8F;
  LUT3 n6317_s5 (
    .F(n6317_9),
    .I0(main_basesoc_timer_reload_storage[24]),
    .I1(n6103_10),
    .I2(n6317_10) 
);
defparam n6317_s5.INIT=8'h8F;
  LUT3 n6319_s5 (
    .F(n6319_9),
    .I0(main_basesoc_timer_reload_storage[23]),
    .I1(n6103_10),
    .I2(n6319_10) 
);
defparam n6319_s5.INIT=8'h8F;
  LUT3 n6321_s5 (
    .F(n6321_9),
    .I0(main_basesoc_timer_reload_storage[22]),
    .I1(n6103_10),
    .I2(n6321_10) 
);
defparam n6321_s5.INIT=8'h8F;
  LUT3 n6323_s5 (
    .F(n6323_9),
    .I0(main_basesoc_timer_reload_storage[21]),
    .I1(n6103_10),
    .I2(n6323_10) 
);
defparam n6323_s5.INIT=8'h8F;
  LUT3 n6325_s5 (
    .F(n6325_9),
    .I0(main_basesoc_timer_reload_storage[20]),
    .I1(n6103_10),
    .I2(n6325_10) 
);
defparam n6325_s5.INIT=8'h8F;
  LUT3 n6327_s5 (
    .F(n6327_9),
    .I0(main_basesoc_timer_reload_storage[19]),
    .I1(n6103_10),
    .I2(n6327_10) 
);
defparam n6327_s5.INIT=8'h8F;
  LUT3 n6329_s5 (
    .F(n6329_9),
    .I0(main_basesoc_timer_reload_storage[18]),
    .I1(n6103_10),
    .I2(n6329_10) 
);
defparam n6329_s5.INIT=8'h8F;
  LUT3 n6331_s5 (
    .F(n6331_9),
    .I0(main_basesoc_timer_reload_storage[17]),
    .I1(n6103_10),
    .I2(n6331_10) 
);
defparam n6331_s5.INIT=8'h8F;
  LUT3 n6333_s5 (
    .F(n6333_9),
    .I0(main_basesoc_timer_reload_storage[16]),
    .I1(n6103_10),
    .I2(n6333_10) 
);
defparam n6333_s5.INIT=8'h8F;
  LUT3 n6335_s5 (
    .F(n6335_9),
    .I0(main_basesoc_timer_reload_storage[15]),
    .I1(n6103_10),
    .I2(n6335_10) 
);
defparam n6335_s5.INIT=8'h8F;
  LUT3 n6337_s5 (
    .F(n6337_9),
    .I0(main_basesoc_timer_reload_storage[14]),
    .I1(n6103_10),
    .I2(n6337_10) 
);
defparam n6337_s5.INIT=8'h8F;
  LUT3 n6339_s5 (
    .F(n6339_9),
    .I0(main_basesoc_timer_reload_storage[13]),
    .I1(n6103_10),
    .I2(n6339_10) 
);
defparam n6339_s5.INIT=8'h8F;
  LUT3 n6341_s5 (
    .F(n6341_9),
    .I0(main_basesoc_timer_reload_storage[12]),
    .I1(n6103_10),
    .I2(n6341_10) 
);
defparam n6341_s5.INIT=8'h8F;
  LUT3 n6343_s5 (
    .F(n6343_9),
    .I0(main_basesoc_timer_reload_storage[11]),
    .I1(n6103_10),
    .I2(n6343_10) 
);
defparam n6343_s5.INIT=8'h8F;
  LUT3 n6345_s5 (
    .F(n6345_9),
    .I0(main_basesoc_timer_reload_storage[10]),
    .I1(n6103_10),
    .I2(n6345_10) 
);
defparam n6345_s5.INIT=8'h8F;
  LUT3 n6347_s5 (
    .F(n6347_9),
    .I0(main_basesoc_timer_reload_storage[9]),
    .I1(n6103_10),
    .I2(n6347_10) 
);
defparam n6347_s5.INIT=8'h8F;
  LUT3 n6349_s5 (
    .F(n6349_9),
    .I0(main_basesoc_timer_reload_storage[8]),
    .I1(n6103_10),
    .I2(n6349_10) 
);
defparam n6349_s5.INIT=8'h8F;
  LUT3 n6351_s5 (
    .F(n6351_9),
    .I0(main_basesoc_timer_reload_storage[7]),
    .I1(n6103_10),
    .I2(n6351_10) 
);
defparam n6351_s5.INIT=8'h8F;
  LUT3 n6353_s5 (
    .F(n6353_9),
    .I0(main_basesoc_timer_reload_storage[6]),
    .I1(n6103_10),
    .I2(n6353_10) 
);
defparam n6353_s5.INIT=8'h8F;
  LUT3 n6355_s5 (
    .F(n6355_9),
    .I0(main_basesoc_timer_reload_storage[5]),
    .I1(n6103_10),
    .I2(n6355_10) 
);
defparam n6355_s5.INIT=8'h8F;
  LUT3 n6357_s5 (
    .F(n6357_9),
    .I0(main_basesoc_timer_reload_storage[4]),
    .I1(n6103_10),
    .I2(n6357_10) 
);
defparam n6357_s5.INIT=8'h8F;
  LUT3 n6359_s5 (
    .F(n6359_9),
    .I0(main_basesoc_timer_reload_storage[3]),
    .I1(n6103_10),
    .I2(n6359_10) 
);
defparam n6359_s5.INIT=8'h8F;
  LUT3 n6361_s5 (
    .F(n6361_9),
    .I0(main_basesoc_timer_reload_storage[2]),
    .I1(n6103_10),
    .I2(n6361_10) 
);
defparam n6361_s5.INIT=8'h8F;
  LUT3 n6363_s5 (
    .F(n6363_9),
    .I0(main_basesoc_timer_reload_storage[1]),
    .I1(n6103_10),
    .I2(n6363_10) 
);
defparam n6363_s5.INIT=8'h8F;
  LUT4 n6364_s10 (
    .F(n6364_14),
    .I0(n6364_15),
    .I1(n6364_16),
    .I2(n6364_17),
    .I3(n6364_18) 
);
defparam n6364_s10.INIT=16'hBFFF;
  LUT4 n6493_s6 (
    .F(n6493_10),
    .I0(n6493_11),
    .I1(main_basesoc_uart_rx_pending),
    .I2(n6493_12),
    .I3(n6493_13) 
);
defparam n6493_s6.INIT=16'hF8FF;
  LUT4 n6494_s12 (
    .F(n6494_16),
    .I0(n6494_17),
    .I1(n6494_18),
    .I2(n6494_19),
    .I3(n6494_20) 
);
defparam n6494_s12.INIT=16'hEFFF;
  LUT2 n5446_s5 (
    .F(n5446_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[30]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5446_s5.INIT=4'h8;
  LUT2 n5448_s5 (
    .F(n5448_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[29]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5448_s5.INIT=4'h8;
  LUT2 n5450_s5 (
    .F(n5450_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[28]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5450_s5.INIT=4'h8;
  LUT2 n5452_s5 (
    .F(n5452_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[27]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5452_s5.INIT=4'h8;
  LUT2 n5454_s5 (
    .F(n5454_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[26]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5454_s5.INIT=4'h8;
  LUT2 n5456_s5 (
    .F(n5456_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[25]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5456_s5.INIT=4'h8;
  LUT2 n5458_s5 (
    .F(n5458_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[24]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5458_s5.INIT=4'h8;
  LUT2 n5460_s5 (
    .F(n5460_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[23]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5460_s5.INIT=4'h8;
  LUT2 n5462_s5 (
    .F(n5462_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[22]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5462_s5.INIT=4'h8;
  LUT2 n5464_s5 (
    .F(n5464_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[21]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5464_s5.INIT=4'h8;
  LUT2 n5466_s5 (
    .F(n5466_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[20]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5466_s5.INIT=4'h8;
  LUT2 n5468_s5 (
    .F(n5468_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[19]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5468_s5.INIT=4'h8;
  LUT2 n5470_s5 (
    .F(n5470_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[18]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5470_s5.INIT=4'h8;
  LUT2 n5472_s5 (
    .F(n5472_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[17]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5472_s5.INIT=4'h8;
  LUT2 n5474_s5 (
    .F(n5474_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[16]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5474_s5.INIT=4'h8;
  LUT2 n5476_s5 (
    .F(n5476_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[15]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5476_s5.INIT=4'h8;
  LUT2 n5478_s5 (
    .F(n5478_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[14]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5478_s5.INIT=4'h8;
  LUT2 n5480_s5 (
    .F(n5480_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[13]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5480_s5.INIT=4'h8;
  LUT2 n5482_s5 (
    .F(n5482_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[12]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5482_s5.INIT=4'h8;
  LUT2 n5484_s5 (
    .F(n5484_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[11]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5484_s5.INIT=4'h8;
  LUT2 n5486_s5 (
    .F(n5486_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[10]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5486_s5.INIT=4'h8;
  LUT2 n5488_s5 (
    .F(n5488_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[9]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5488_s5.INIT=4'h8;
  LUT2 n5490_s5 (
    .F(n5490_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[8]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5490_s5.INIT=4'h8;
  LUT2 n5492_s5 (
    .F(n5492_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[7]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5492_s5.INIT=4'h8;
  LUT2 n5494_s5 (
    .F(n5494_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[6]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5494_s5.INIT=4'h8;
  LUT2 n5496_s5 (
    .F(n5496_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[5]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5496_s5.INIT=4'h8;
  LUT2 n5498_s5 (
    .F(n5498_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[4]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5498_s5.INIT=4'h8;
  LUT2 n5500_s5 (
    .F(n5500_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[3]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5500_s5.INIT=4'h8;
  LUT2 n5502_s5 (
    .F(n5502_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[2]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5502_s5.INIT=4'h8;
  LUT2 n5504_s5 (
    .F(n5504_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[1]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5504_s5.INIT=4'h8;
  LUT2 n5506_s5 (
    .F(n5506_9),
    .I0(main_basesoc_litespisdrphycore_sr_in[0]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5506_s5.INIT=4'h8;
  LUT2 n5508_s5 (
    .F(n5508_9),
    .I0(main_basesoc_litespisdrphycore_dq_i[1]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam n5508_s5.INIT=4'h8;
  LUT3 n5700_s7 (
    .F(n5700_11),
    .I0(main_hyperram_clk_phase[1]),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_cs) 
);
defparam n5700_s7.INIT=8'h40;
  LUT4 n6044_s5 (
    .F(n6044_10),
    .I0(main_basesoc_scratch_storage[31]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[31]),
    .I3(n6044_11) 
);
defparam n6044_s5.INIT=16'hF888;
  LUT4 n6046_s5 (
    .F(n6046_10),
    .I0(main_basesoc_scratch_storage[30]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[30]),
    .I3(n6044_11) 
);
defparam n6046_s5.INIT=16'hF888;
  LUT4 n6048_s5 (
    .F(n6048_10),
    .I0(main_basesoc_scratch_storage[29]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[29]),
    .I3(n6044_11) 
);
defparam n6048_s5.INIT=16'hF888;
  LUT4 n6050_s5 (
    .F(n6050_10),
    .I0(main_basesoc_scratch_storage[28]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[28]),
    .I3(n6044_11) 
);
defparam n6050_s5.INIT=16'hF888;
  LUT4 n6052_s5 (
    .F(n6052_10),
    .I0(main_basesoc_scratch_storage[27]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[27]),
    .I3(n6044_11) 
);
defparam n6052_s5.INIT=16'hF888;
  LUT4 n6054_s5 (
    .F(n6054_10),
    .I0(main_basesoc_scratch_storage[26]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[26]),
    .I3(n6044_11) 
);
defparam n6054_s5.INIT=16'hF888;
  LUT4 n6056_s5 (
    .F(n6056_10),
    .I0(main_basesoc_scratch_storage[25]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[25]),
    .I3(n6044_11) 
);
defparam n6056_s5.INIT=16'hF888;
  LUT4 n6058_s5 (
    .F(n6058_10),
    .I0(main_basesoc_scratch_storage[24]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[24]),
    .I3(n6044_11) 
);
defparam n6058_s5.INIT=16'hF888;
  LUT4 n6060_s5 (
    .F(n6060_10),
    .I0(main_basesoc_scratch_storage[23]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[23]),
    .I3(n6044_11) 
);
defparam n6060_s5.INIT=16'hF888;
  LUT4 n6062_s5 (
    .F(n6062_10),
    .I0(main_basesoc_scratch_storage[22]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[22]),
    .I3(n6044_11) 
);
defparam n6062_s5.INIT=16'hF888;
  LUT4 n6064_s5 (
    .F(n6064_10),
    .I0(main_basesoc_scratch_storage[21]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[21]),
    .I3(n6044_11) 
);
defparam n6064_s5.INIT=16'hF888;
  LUT4 n6066_s5 (
    .F(n6066_10),
    .I0(main_basesoc_scratch_storage[20]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[20]),
    .I3(n6044_11) 
);
defparam n6066_s5.INIT=16'hF888;
  LUT4 n6068_s5 (
    .F(n6068_10),
    .I0(main_basesoc_scratch_storage[19]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[19]),
    .I3(n6044_11) 
);
defparam n6068_s5.INIT=16'hF888;
  LUT4 n6070_s5 (
    .F(n6070_10),
    .I0(main_basesoc_scratch_storage[18]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[18]),
    .I3(n6044_11) 
);
defparam n6070_s5.INIT=16'hF888;
  LUT4 n6072_s5 (
    .F(n6072_10),
    .I0(main_basesoc_scratch_storage[17]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[17]),
    .I3(n6044_11) 
);
defparam n6072_s5.INIT=16'hF888;
  LUT4 n6074_s5 (
    .F(n6074_10),
    .I0(main_basesoc_scratch_storage[16]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[16]),
    .I3(n6044_11) 
);
defparam n6074_s5.INIT=16'hF888;
  LUT4 n6076_s5 (
    .F(n6076_10),
    .I0(main_basesoc_scratch_storage[15]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[15]),
    .I3(n6044_11) 
);
defparam n6076_s5.INIT=16'hF888;
  LUT4 n6078_s5 (
    .F(n6078_10),
    .I0(main_basesoc_scratch_storage[14]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[14]),
    .I3(n6044_11) 
);
defparam n6078_s5.INIT=16'hF888;
  LUT4 n6080_s5 (
    .F(n6080_10),
    .I0(main_basesoc_scratch_storage[13]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[13]),
    .I3(n6044_11) 
);
defparam n6080_s5.INIT=16'hF888;
  LUT4 n6082_s5 (
    .F(n6082_10),
    .I0(main_basesoc_scratch_storage[12]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[12]),
    .I3(n6044_11) 
);
defparam n6082_s5.INIT=16'hF888;
  LUT4 n6084_s5 (
    .F(n6084_10),
    .I0(main_basesoc_scratch_storage[11]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[11]),
    .I3(n6044_11) 
);
defparam n6084_s5.INIT=16'hF888;
  LUT4 n6086_s5 (
    .F(n6086_10),
    .I0(main_basesoc_scratch_storage[10]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[10]),
    .I3(n6044_11) 
);
defparam n6086_s5.INIT=16'hF888;
  LUT4 n6088_s5 (
    .F(n6088_10),
    .I0(main_basesoc_scratch_storage[9]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[9]),
    .I3(n6044_11) 
);
defparam n6088_s5.INIT=16'hF888;
  LUT4 n6090_s5 (
    .F(n6090_10),
    .I0(main_basesoc_scratch_storage[8]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[8]),
    .I3(n6044_11) 
);
defparam n6090_s5.INIT=16'hF888;
  LUT4 n6092_s5 (
    .F(n6092_10),
    .I0(main_basesoc_scratch_storage[7]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[7]),
    .I3(n6044_11) 
);
defparam n6092_s5.INIT=16'hF888;
  LUT4 n6094_s5 (
    .F(n6094_10),
    .I0(main_basesoc_scratch_storage[6]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[6]),
    .I3(n6044_11) 
);
defparam n6094_s5.INIT=16'hF888;
  LUT4 n6096_s5 (
    .F(n6096_10),
    .I0(main_basesoc_scratch_storage[5]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[5]),
    .I3(n6044_11) 
);
defparam n6096_s5.INIT=16'hF888;
  LUT4 n6098_s5 (
    .F(n6098_10),
    .I0(main_basesoc_scratch_storage[4]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[4]),
    .I3(n6044_11) 
);
defparam n6098_s5.INIT=16'hF888;
  LUT4 n6100_s5 (
    .F(n6100_10),
    .I0(main_basesoc_scratch_storage[3]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[3]),
    .I3(n6044_11) 
);
defparam n6100_s5.INIT=16'hF888;
  LUT4 n6102_s5 (
    .F(n6102_10),
    .I0(main_basesoc_scratch_storage[2]),
    .I1(n6103_10),
    .I2(main_basesoc_bus_errors[2]),
    .I3(n6044_11) 
);
defparam n6102_s5.INIT=16'hF888;
  LUT2 n4915_s3 (
    .F(n4915_8),
    .I0(main_basesoc_tx_phase[0]),
    .I1(main_basesoc_tx_phase[1]) 
);
defparam n4915_s3.INIT=4'h6;
  LUT3 n4914_s3 (
    .F(n4914_8),
    .I0(main_basesoc_tx_phase[0]),
    .I1(main_basesoc_tx_phase[1]),
    .I2(main_basesoc_tx_phase[2]) 
);
defparam n4914_s3.INIT=8'h78;
  LUT2 n4912_s3 (
    .F(n4912_8),
    .I0(main_basesoc_tx_phase[4]),
    .I1(n4912_9) 
);
defparam n4912_s3.INIT=4'h9;
  LUT3 n4911_s3 (
    .F(n4911_8),
    .I0(n4912_9),
    .I1(main_basesoc_tx_phase[4]),
    .I2(main_basesoc_tx_phase[5]) 
);
defparam n4911_s3.INIT=8'hB4;
  LUT4 n4908_s3 (
    .F(n4908_8),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase[7]),
    .I2(main_basesoc_tx_phase_6_10),
    .I3(main_basesoc_tx_phase[8]) 
);
defparam n4908_s3.INIT=16'h01FE;
  LUT2 n4897_s3 (
    .F(n4897_8),
    .I0(main_basesoc_tx_phase[19]),
    .I1(main_basesoc_tx_phase_20_10) 
);
defparam n4897_s3.INIT=4'h9;
  LUT3 n4894_s3 (
    .F(n4894_8),
    .I0(n4895_9),
    .I1(main_basesoc_tx_phase[21]),
    .I2(main_basesoc_tx_phase[22]) 
);
defparam n4894_s3.INIT=8'hB4;
  LUT4 n4893_s3 (
    .F(n4893_8),
    .I0(n4895_9),
    .I1(main_basesoc_tx_phase[21]),
    .I2(main_basesoc_tx_phase[22]),
    .I3(main_basesoc_tx_phase[23]) 
);
defparam n4893_s3.INIT=16'hBF40;
  LUT3 n4891_s3 (
    .F(n4891_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(main_basesoc_tx_phase[25]) 
);
defparam n4891_s3.INIT=8'h1E;
  LUT4 n4890_s3 (
    .F(n4890_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(main_basesoc_tx_phase[25]),
    .I3(main_basesoc_tx_phase[26]) 
);
defparam n4890_s3.INIT=16'h1FE0;
  LUT4 n4889_s3 (
    .F(n4889_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(n4889_9),
    .I3(main_basesoc_tx_phase[27]) 
);
defparam n4889_s3.INIT=16'h1FE0;
  LUT4 n4888_s3 (
    .F(n4888_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(n4888_11),
    .I3(main_basesoc_tx_phase[28]) 
);
defparam n4888_s3.INIT=16'h1FE0;
  LUT4 n4887_s3 (
    .F(n4887_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(n4887_11),
    .I3(main_basesoc_tx_phase[29]) 
);
defparam n4887_s3.INIT=16'h1FE0;
  LUT4 n4886_s3 (
    .F(n4886_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(n4886_9),
    .I3(main_basesoc_tx_phase[30]) 
);
defparam n4886_s3.INIT=16'h1FE0;
  LUT4 n4885_s3 (
    .F(n4885_8),
    .I0(main_basesoc_tx_phase[24]),
    .I1(main_basesoc_tx_phase_24_10),
    .I2(n4885_11),
    .I3(main_basesoc_tx_phase[31]) 
);
defparam n4885_s3.INIT=16'h1FE0;
  LUT2 n4994_s3 (
    .F(n4994_8),
    .I0(main_basesoc_rx_phase[1]),
    .I1(main_basesoc_rx_phase[0]) 
);
defparam n4994_s3.INIT=4'h6;
  LUT3 n4993_s3 (
    .F(n4993_8),
    .I0(main_basesoc_rx_phase[1]),
    .I1(main_basesoc_rx_phase[0]),
    .I2(main_basesoc_rx_phase[2]) 
);
defparam n4993_s3.INIT=8'h78;
  LUT2 n4991_s3 (
    .F(n4991_8),
    .I0(main_basesoc_rx_phase[4]),
    .I1(n4991_9) 
);
defparam n4991_s3.INIT=4'h9;
  LUT3 n4990_s3 (
    .F(n4990_8),
    .I0(n4991_9),
    .I1(main_basesoc_rx_phase[4]),
    .I2(main_basesoc_rx_phase[5]) 
);
defparam n4990_s3.INIT=8'hB4;
  LUT4 n4987_s3 (
    .F(n4987_8),
    .I0(main_basesoc_rx_phase[6]),
    .I1(main_basesoc_rx_phase[7]),
    .I2(n4987_9),
    .I3(main_basesoc_rx_phase[8]) 
);
defparam n4987_s3.INIT=16'h01FE;
  LUT2 n4976_s3 (
    .F(n4976_8),
    .I0(main_basesoc_rx_phase[19]),
    .I1(n4976_9) 
);
defparam n4976_s3.INIT=4'h9;
  LUT3 n4973_s3 (
    .F(n4973_8),
    .I0(n4974_9),
    .I1(main_basesoc_rx_phase[21]),
    .I2(main_basesoc_rx_phase[22]) 
);
defparam n4973_s3.INIT=8'hB4;
  LUT4 n4972_s3 (
    .F(n4972_8),
    .I0(n4974_9),
    .I1(main_basesoc_rx_phase[21]),
    .I2(main_basesoc_rx_phase[22]),
    .I3(main_basesoc_rx_phase[23]) 
);
defparam n4972_s3.INIT=16'hBF40;
  LUT3 n4970_s3 (
    .F(n4970_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(main_basesoc_rx_phase[25]) 
);
defparam n4970_s3.INIT=8'h1E;
  LUT4 n4969_s3 (
    .F(n4969_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(main_basesoc_rx_phase[25]),
    .I3(main_basesoc_rx_phase[26]) 
);
defparam n4969_s3.INIT=16'h1FE0;
  LUT4 n4968_s3 (
    .F(n4968_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(n4968_9),
    .I3(main_basesoc_rx_phase[27]) 
);
defparam n4968_s3.INIT=16'h1FE0;
  LUT4 n4967_s3 (
    .F(n4967_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(n4967_11),
    .I3(main_basesoc_rx_phase[28]) 
);
defparam n4967_s3.INIT=16'h1FE0;
  LUT4 n4966_s3 (
    .F(n4966_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(n4966_11),
    .I3(main_basesoc_rx_phase[29]) 
);
defparam n4966_s3.INIT=16'h1FE0;
  LUT4 n4965_s3 (
    .F(n4965_8),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11),
    .I2(n4965_9),
    .I3(main_basesoc_rx_phase[30]) 
);
defparam n4965_s3.INIT=16'h1FE0;
  LUT4 main_basesoc_litespimmap_burst_cs_litespi_next_value_ce_s60 (
    .F(main_basesoc_litespimmap_burst_cs_litespi_next_value_ce),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state[0]),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_state[3]) 
);
defparam main_basesoc_litespimmap_burst_cs_litespi_next_value_ce_s60.INIT=16'hF011;
  LUT4 main_basesoc_litespimmap_source_payload_width_0_s60 (
    .F(main_basesoc_litespimmap_source_payload_width[0]),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_state[2]) 
);
defparam main_basesoc_litespimmap_source_payload_width_0_s60.INIT=16'h030E;
  LUT3 builder_litespi_state_1_s4 (
    .F(builder_litespi_state_1_9),
    .I0(builder_litespi_state_1_10),
    .I1(builder_litespi_state_1_11),
    .I2(builder_litespi_state_1_14) 
);
defparam builder_litespi_state_1_s4.INIT=8'h45;
  LUT3 builder_litespi_state_2_s5 (
    .F(builder_litespi_state_2_10),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state_2_11),
    .I2(builder_litespi_state_1_10) 
);
defparam builder_litespi_state_2_s5.INIT=8'h0E;
  LUT4 builder_litespi_state_3_s6 (
    .F(builder_litespi_state_3_11),
    .I0(builder_litespi_state_3_12),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_state_1_10) 
);
defparam builder_litespi_state_3_s6.INIT=16'h00EB;
  LUT2 n5945_s1 (
    .F(n5945_5),
    .I0(main_hyperram_trigger[0]),
    .I1(main_hyperram_trigger[1]) 
);
defparam n5945_s1.INIT=4'h6;
  LUT2 n5942_s1 (
    .F(n5942_5),
    .I0(main_hyperram_trigger[4]),
    .I1(n5942_8) 
);
defparam n5942_s1.INIT=4'h6;
  LUT3 n5941_s1 (
    .F(n5941_5),
    .I0(main_hyperram_trigger[4]),
    .I1(n5942_8),
    .I2(main_hyperram_trigger[5]) 
);
defparam n5941_s1.INIT=8'h78;
  LUT4 n5940_s1 (
    .F(n5940_5),
    .I0(main_hyperram_trigger[4]),
    .I1(main_hyperram_trigger[5]),
    .I2(n5942_8),
    .I3(main_hyperram_trigger[6]) 
);
defparam n5940_s1.INIT=16'h7F80;
  LUT4 main_basesoc_litespimmap_burst_cs_litespi_next_value_s21 (
    .F(main_basesoc_litespimmap_burst_cs_litespi_next_value_28),
    .I0(main_basesoc_litespimmap_burst_cs),
    .I1(main_basesoc_litespimmap_count_8_10),
    .I2(main_basesoc_litespimmap_burst_cs_litespi_next_value_29),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_cs_litespi_next_value_s21.INIT=16'hF800;
  LUT3 main_basesoc_litespimmap_byte_count_litespi_t_next_value_1_s22 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_1_31),
    .I0(main_basesoc_litespimmap_byte_count[1]),
    .I1(main_basesoc_litespimmap_byte_count[0]),
    .I2(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_31) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_1_s22.INIT=8'h0E;
  LUT2 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_s5 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce),
    .I0(builder_litespiphy_state[1]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_s5.INIT=4'h1;
  LUT2 builder_self5_s1 (
    .F(builder_self5),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we) 
);
defparam builder_self5_s1.INIT=4'h8;
  LUT4 n1023_s1 (
    .F(n1023_5),
    .I0(main_basesoc_tx_count[0]),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[2]),
    .I3(main_basesoc_tx_tick) 
);
defparam n1023_s1.INIT=16'h7800;
  LUT4 n1090_s1 (
    .F(n1090_5),
    .I0(main_basesoc_rx_count[0]),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[2]),
    .I3(main_basesoc_rx_tick) 
);
defparam n1090_s1.INIT=16'h7800;
  LUT2 main_basesoc_rx_source_payload_data_7_s1 (
    .F(main_basesoc_rx_source_payload_data[7]),
    .I0(main_basesoc_rx_data[7]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_7_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_6_s1 (
    .F(main_basesoc_rx_source_payload_data[6]),
    .I0(main_basesoc_rx_data[6]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_6_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_5_s1 (
    .F(main_basesoc_rx_source_payload_data[5]),
    .I0(main_basesoc_rx_data[5]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_5_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_4_s1 (
    .F(main_basesoc_rx_source_payload_data[4]),
    .I0(main_basesoc_rx_data[4]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_4_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_3_s1 (
    .F(main_basesoc_rx_source_payload_data[3]),
    .I0(main_basesoc_rx_data[3]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_3_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_2_s1 (
    .F(main_basesoc_rx_source_payload_data[2]),
    .I0(main_basesoc_rx_data[2]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_2_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_1_s1 (
    .F(main_basesoc_rx_source_payload_data[1]),
    .I0(main_basesoc_rx_data[1]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_1_s1.INIT=4'h8;
  LUT2 main_basesoc_rx_source_payload_data_0_s1 (
    .F(main_basesoc_rx_source_payload_data[0]),
    .I0(main_basesoc_rx_data[0]),
    .I1(n1112_4) 
);
defparam main_basesoc_rx_source_payload_data_0_s1.INIT=4'h8;
  LUT4 n1550_s1 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_10),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I3(builder_litespiphy_state[0]) 
);
defparam n1550_s1.INIT=16'h0C0A;
  LUT4 n1551_s1 (
    .F(n1551_5),
    .I0(n1551_9),
    .I1(n1551_7),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I3(builder_litespiphy_state[0]) 
);
defparam n1551_s1.INIT=16'h0C05;
  LUT4 n1552_s1 (
    .F(n1552_5),
    .I0(n1552_10),
    .I1(n1552_7),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I3(builder_litespiphy_state[0]) 
);
defparam n1552_s1.INIT=16'h030A;
  LUT4 n1553_s1 (
    .F(n1553_5),
    .I0(n1553_6),
    .I1(n1553_9),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I3(builder_litespiphy_state[0]) 
);
defparam n1553_s1.INIT=16'h0C05;
  LUT4 n1554_s1 (
    .F(n1554_5),
    .I0(n1554_6),
    .I1(n1554_7),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I3(builder_litespiphy_state[0]) 
);
defparam n1554_s1.INIT=16'h0305;
  LUT3 n1555_s1 (
    .F(n1555_5),
    .I0(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I1(main_basesoc_litespimmap_source_payload_width[0]),
    .I2(n1555_6) 
);
defparam n1555_s1.INIT=8'h41;
  LUT4 n3144_s1 (
    .F(n3144_5),
    .I0(builder_slave_sel_0_7),
    .I1(builder_slave_sel_3_6),
    .I2(builder_interface0_cyc_4),
    .I3(builder_self0[0]) 
);
defparam n3144_s1.INIT=16'h8000;
  LUT2 builder_interface1_dat_w_31_s2 (
    .F(builder_interface1_dat_w[31]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[31]) 
);
defparam builder_interface1_dat_w_31_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_30_s2 (
    .F(builder_interface1_dat_w[30]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[30]) 
);
defparam builder_interface1_dat_w_30_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_29_s2 (
    .F(builder_interface1_dat_w[29]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[29]) 
);
defparam builder_interface1_dat_w_29_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_28_s2 (
    .F(builder_interface1_dat_w[28]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[28]) 
);
defparam builder_interface1_dat_w_28_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_27_s2 (
    .F(builder_interface1_dat_w[27]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[27]) 
);
defparam builder_interface1_dat_w_27_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_26_s2 (
    .F(builder_interface1_dat_w[26]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[26]) 
);
defparam builder_interface1_dat_w_26_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_25_s2 (
    .F(builder_interface1_dat_w[25]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[25]) 
);
defparam builder_interface1_dat_w_25_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_24_s2 (
    .F(builder_interface1_dat_w[24]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[24]) 
);
defparam builder_interface1_dat_w_24_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_23_s2 (
    .F(builder_interface1_dat_w[23]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[23]) 
);
defparam builder_interface1_dat_w_23_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_22_s2 (
    .F(builder_interface1_dat_w[22]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[22]) 
);
defparam builder_interface1_dat_w_22_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_21_s2 (
    .F(builder_interface1_dat_w[21]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[21]) 
);
defparam builder_interface1_dat_w_21_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_20_s2 (
    .F(builder_interface1_dat_w[20]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[20]) 
);
defparam builder_interface1_dat_w_20_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_19_s2 (
    .F(builder_interface1_dat_w[19]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[19]) 
);
defparam builder_interface1_dat_w_19_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_18_s2 (
    .F(builder_interface1_dat_w[18]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[18]) 
);
defparam builder_interface1_dat_w_18_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_17_s2 (
    .F(builder_interface1_dat_w[17]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[17]) 
);
defparam builder_interface1_dat_w_17_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_16_s2 (
    .F(builder_interface1_dat_w[16]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[16]) 
);
defparam builder_interface1_dat_w_16_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_15_s2 (
    .F(builder_interface1_dat_w[15]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[15]) 
);
defparam builder_interface1_dat_w_15_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_14_s2 (
    .F(builder_interface1_dat_w[14]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[14]) 
);
defparam builder_interface1_dat_w_14_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_13_s2 (
    .F(builder_interface1_dat_w[13]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[13]) 
);
defparam builder_interface1_dat_w_13_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_12_s2 (
    .F(builder_interface1_dat_w[12]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[12]) 
);
defparam builder_interface1_dat_w_12_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_11_s2 (
    .F(builder_interface1_dat_w[11]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[11]) 
);
defparam builder_interface1_dat_w_11_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_10_s2 (
    .F(builder_interface1_dat_w[10]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[10]) 
);
defparam builder_interface1_dat_w_10_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_9_s2 (
    .F(builder_interface1_dat_w[9]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[9]) 
);
defparam builder_interface1_dat_w_9_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_8_s2 (
    .F(builder_interface1_dat_w[8]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[8]) 
);
defparam builder_interface1_dat_w_8_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_7_s2 (
    .F(builder_interface1_dat_w[7]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[7]) 
);
defparam builder_interface1_dat_w_7_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_6_s2 (
    .F(builder_interface1_dat_w[6]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[6]) 
);
defparam builder_interface1_dat_w_6_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_5_s2 (
    .F(builder_interface1_dat_w[5]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[5]) 
);
defparam builder_interface1_dat_w_5_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_4_s2 (
    .F(builder_interface1_dat_w[4]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[4]) 
);
defparam builder_interface1_dat_w_4_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_3_s2 (
    .F(builder_interface1_dat_w[3]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[3]) 
);
defparam builder_interface1_dat_w_3_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_2_s2 (
    .F(builder_interface1_dat_w[2]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[2]) 
);
defparam builder_interface1_dat_w_2_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_1_s2 (
    .F(builder_interface1_dat_w[1]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[1]) 
);
defparam builder_interface1_dat_w_1_s2.INIT=4'h4;
  LUT2 builder_interface1_dat_w_0_s2 (
    .F(builder_interface1_dat_w[0]),
    .I0(builder_wishbone2csr_state),
    .I1(main_basesoc_dbus_dat_w[0]) 
);
defparam builder_interface1_dat_w_0_s2.INIT=4'h4;
  LUT2 builder_csr_bankarray_csrbank0_scratch0_re_s1 (
    .F(builder_csr_bankarray_csrbank0_scratch0_re),
    .I0(n6103_10),
    .I1(builder_csr_bankarray_csrbank0_reset0_re_6) 
);
defparam builder_csr_bankarray_csrbank0_scratch0_re_s1.INIT=4'h8;
  LUT3 builder_csr_bankarray_csrbank2_out0_re_s1 (
    .F(builder_csr_bankarray_csrbank2_out0_re),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_4),
    .I1(builder_csr_bankarray_csrbank2_out0_re_6),
    .I2(builder_csr_bankarray_sel_5) 
);
defparam builder_csr_bankarray_csrbank2_out0_re_s1.INIT=8'h80;
  LUT4 builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_s1 (
    .F(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .I0(builder_self0[9]),
    .I1(builder_self0[10]),
    .I2(n6239_5),
    .I3(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_8) 
);
defparam builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_s1.INIT=16'h1000;
  LUT4 builder_csr_bankarray_csrbank4_clk_divisor0_re_s1 (
    .F(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .I0(builder_self0[10]),
    .I1(builder_self0[9]),
    .I2(n6239_5),
    .I3(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_8) 
);
defparam builder_csr_bankarray_csrbank4_clk_divisor0_re_s1.INIT=16'h4000;
  LUT2 builder_csr_bankarray_csrbank5_reload0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_reload0_re),
    .I0(n6103_10),
    .I1(builder_csr_bankarray_csrbank5_load0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_reload0_re_s1.INIT=4'h8;
  LUT2 builder_csr_bankarray_csrbank5_en0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_en0_re),
    .I0(n6044_11),
    .I1(builder_csr_bankarray_csrbank5_load0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_en0_re_s1.INIT=4'h8;
  LUT4 builder_csr_bankarray_csrbank5_update_value0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_update_value0_re),
    .I0(builder_csr_bankarray_csrbank5_update_value0_re_6),
    .I1(n3144_5),
    .I2(builder_self0[1]),
    .I3(builder_csr_bankarray_csrbank5_load0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_update_value0_re_s1.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank5_ev_enable0_re_s1 (
    .F(builder_csr_bankarray_csrbank5_ev_enable0_re),
    .I0(n3144_5),
    .I1(builder_csr_bankarray_csrbank5_ev_enable0_re_6),
    .I2(builder_self0[1]),
    .I3(builder_csr_bankarray_csrbank5_load0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_ev_enable0_re_s1.INIT=16'h8000;
  LUT4 \o[0]_s2  (
    .F(\o[0]_6 ),
    .I0(\o[0]_7 ),
    .I1(n1550_6),
    .I2(n1551_9),
    .I3(\o[0]_8 ) 
);
defparam \o[0]_s2 .INIT=16'h0200;
  LUT4 n4992_s4 (
    .F(n4992_10),
    .I0(main_basesoc_rx_phase[1]),
    .I1(main_basesoc_rx_phase[0]),
    .I2(main_basesoc_rx_phase[2]),
    .I3(main_basesoc_rx_phase[3]) 
);
defparam n4992_s4.INIT=16'h807F;
  LUT3 n4988_s4 (
    .F(n4988_10),
    .I0(main_basesoc_rx_phase[6]),
    .I1(n4987_9),
    .I2(main_basesoc_rx_phase[7]) 
);
defparam n4988_s4.INIT=8'hE1;
  LUT2 n4986_s4 (
    .F(n4986_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(n4986_11) 
);
defparam n4986_s4.INIT=4'h9;
  LUT3 n4985_s4 (
    .F(n4985_10),
    .I0(main_basesoc_rx_phase[9]),
    .I1(n4986_11),
    .I2(main_basesoc_rx_phase[10]) 
);
defparam n4985_s4.INIT=8'hE1;
  LUT4 n4983_s4 (
    .F(n4983_10),
    .I0(main_basesoc_rx_phase[11]),
    .I1(n4986_11),
    .I2(n4984_11),
    .I3(main_basesoc_rx_phase[12]) 
);
defparam n4983_s4.INIT=16'hEF10;
  LUT2 n4980_s4 (
    .F(n4980_10),
    .I0(main_basesoc_rx_phase[15]),
    .I1(n4980_13) 
);
defparam n4980_s4.INIT=4'h9;
  LUT3 n4979_s4 (
    .F(n4979_10),
    .I0(main_basesoc_rx_phase[15]),
    .I1(n4980_13),
    .I2(main_basesoc_rx_phase[16]) 
);
defparam n4979_s4.INIT=8'hE1;
  LUT4 n4978_s4 (
    .F(n4978_10),
    .I0(main_basesoc_rx_phase[15]),
    .I1(main_basesoc_rx_phase[16]),
    .I2(n4980_13),
    .I3(main_basesoc_rx_phase[17]) 
);
defparam n4978_s4.INIT=16'hFE01;
  LUT2 n4977_s4 (
    .F(n4977_10),
    .I0(n4977_11),
    .I1(main_basesoc_rx_phase[18]) 
);
defparam n4977_s4.INIT=4'h6;
  LUT3 n4975_s4 (
    .F(n4975_10),
    .I0(n4976_9),
    .I1(main_basesoc_rx_phase[19]),
    .I2(main_basesoc_rx_phase[20]) 
);
defparam n4975_s4.INIT=8'h4B;
  LUT2 n4971_s4 (
    .F(n4971_10),
    .I0(main_basesoc_rx_phase[24]),
    .I1(main_basesoc_rx_phase_31_11) 
);
defparam n4971_s4.INIT=4'h9;
  LUT4 n4885_s4 (
    .F(n4885_10),
    .I0(main_basesoc_tx_phase_24_10),
    .I1(main_basesoc_tx_phase[24]),
    .I2(main_basesoc_tx_phase[31]),
    .I3(n4885_11) 
);
defparam n4885_s4.INIT=16'hE000;
  LUT4 n4964_s3 (
    .F(n4964_8),
    .I0(main_basesoc_rx_phase_31_11),
    .I1(main_basesoc_rx_phase[24]),
    .I2(n4964_9),
    .I3(main_basesoc_rx_phase[31]) 
);
defparam n4964_s3.INIT=16'hE000;
  LUT2 n5692_s3 (
    .F(n5692_9),
    .I0(main_hyperram_clk_phase[0]),
    .I1(main_hyperram_clk_phase[1]) 
);
defparam n5692_s3.INIT=4'h6;
  LUT3 builder_litespi_state_0_s4 (
    .F(builder_litespi_state_0_9),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state_0_10),
    .I2(builder_litespi_state_1_10) 
);
defparam builder_litespi_state_0_s4.INIT=8'h0D;
  LUT2 n5055_s0 (
    .F(n5055_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]) 
);
defparam n5055_s0.INIT=4'h6;
  LUT3 n5054_s0 (
    .F(n5054_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]),
    .I2(main_basesoc_uart_tx_fifo_produce[2]) 
);
defparam n5054_s0.INIT=8'h78;
  LUT4 n5053_s0 (
    .F(n5053_4),
    .I0(main_basesoc_uart_tx_fifo_produce[0]),
    .I1(main_basesoc_uart_tx_fifo_produce[1]),
    .I2(main_basesoc_uart_tx_fifo_produce[2]),
    .I3(main_basesoc_uart_tx_fifo_produce[3]) 
);
defparam n5053_s0.INIT=16'h7F80;
  LUT2 n5064_s0 (
    .F(n5064_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]) 
);
defparam n5064_s0.INIT=4'h6;
  LUT3 n5063_s0 (
    .F(n5063_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[2]) 
);
defparam n5063_s0.INIT=8'h78;
  LUT4 n5062_s0 (
    .F(n5062_4),
    .I0(main_basesoc_uart_tx_fifo_consume[0]),
    .I1(main_basesoc_uart_tx_fifo_consume[1]),
    .I2(main_basesoc_uart_tx_fifo_consume[2]),
    .I3(main_basesoc_uart_tx_fifo_consume[3]) 
);
defparam n5062_s0.INIT=16'h7F80;
  LUT2 n5105_s0 (
    .F(n5105_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]) 
);
defparam n5105_s0.INIT=4'h6;
  LUT3 n5104_s0 (
    .F(n5104_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]),
    .I2(main_basesoc_uart_rx_fifo_produce[2]) 
);
defparam n5104_s0.INIT=8'h78;
  LUT4 n5103_s0 (
    .F(n5103_4),
    .I0(main_basesoc_uart_rx_fifo_produce[0]),
    .I1(main_basesoc_uart_rx_fifo_produce[1]),
    .I2(main_basesoc_uart_rx_fifo_produce[2]),
    .I3(main_basesoc_uart_rx_fifo_produce[3]) 
);
defparam n5103_s0.INIT=16'h7F80;
  LUT2 n5114_s0 (
    .F(n5114_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]) 
);
defparam n5114_s0.INIT=4'h6;
  LUT3 n5113_s0 (
    .F(n5113_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]) 
);
defparam n5113_s0.INIT=8'h78;
  LUT4 n5112_s0 (
    .F(n5112_4),
    .I0(main_basesoc_uart_rx_fifo_consume[0]),
    .I1(main_basesoc_uart_rx_fifo_consume[1]),
    .I2(main_basesoc_uart_rx_fifo_consume[2]),
    .I3(main_basesoc_uart_rx_fifo_consume[3]) 
);
defparam n5112_s0.INIT=16'h7F80;
  LUT3 builder_slave_sel_0_s2 (
    .F(builder_slave_sel_0_5),
    .I0(builder_self0[11]),
    .I1(builder_self0[28]),
    .I2(builder_self0[27]) 
);
defparam builder_slave_sel_0_s2.INIT=8'h01;
  LUT3 builder_slave_sel_0_s3 (
    .F(builder_slave_sel_0_6),
    .I0(builder_self0[29]),
    .I1(builder_slave_sel_1_5),
    .I2(builder_slave_sel_1_8) 
);
defparam builder_slave_sel_0_s3.INIT=8'h40;
  LUT4 builder_slave_sel_0_s4 (
    .F(builder_slave_sel_0_7),
    .I0(builder_self0[14]),
    .I1(builder_self0[15]),
    .I2(builder_self0[18]),
    .I3(builder_slave_sel_0_9) 
);
defparam builder_slave_sel_0_s4.INIT=16'h0100;
  LUT4 builder_slave_sel_1_s2 (
    .F(builder_slave_sel_1_5),
    .I0(builder_self0[23]),
    .I1(builder_self0[20]),
    .I2(builder_self0[24]),
    .I3(builder_self0[21]) 
);
defparam builder_slave_sel_1_s2.INIT=16'h0001;
  LUT3 builder_slave_sel_1_s3 (
    .F(builder_slave_sel_1_6),
    .I0(builder_self0[26]),
    .I1(builder_self0[28]),
    .I2(builder_self0[27]) 
);
defparam builder_slave_sel_1_s3.INIT=8'h01;
  LUT4 builder_slave_sel_3_s3 (
    .F(builder_slave_sel_3_6),
    .I0(builder_slave_sel_3_9),
    .I1(builder_slave_sel_1_8),
    .I2(builder_slave_sel_1_5),
    .I3(builder_self0[29]) 
);
defparam builder_slave_sel_3_s3.INIT=16'h8000;
  LUT4 builder_interface0_cyc_s1 (
    .F(builder_interface0_cyc_4),
    .I0(main_basesoc_ibus_adr[2]),
    .I1(builder_interface0_cyc_5),
    .I2(main_basesoc_dbus_stb),
    .I3(builder_grant) 
);
defparam builder_interface0_cyc_s1.INIT=16'hF0BB;
  LUT4 n824_s1 (
    .F(n824_4),
    .I0(n824_6),
    .I1(n824_7),
    .I2(builder_slave_sel_r[3]),
    .I3(builder_wishbone2csr_state) 
);
defparam n824_s1.INIT=16'hD000;
  LUT4 n824_s2 (
    .F(n824_5),
    .I0(main_basesoc_dat_r[0]),
    .I1(builder_slave_sel_r[0]),
    .I2(main_basesoc_litespisdrphycore_sr_in[24]),
    .I3(n832_4) 
);
defparam n824_s2.INIT=16'h0777;
  LUT4 n825_s1 (
    .F(n825_4),
    .I0(n825_6),
    .I1(n825_7),
    .I2(builder_slave_sel_r[3]),
    .I3(builder_wishbone2csr_state) 
);
defparam n825_s1.INIT=16'hD000;
  LUT4 n825_s2 (
    .F(n825_5),
    .I0(main_basesoc_dat_r[1]),
    .I1(builder_slave_sel_r[0]),
    .I2(main_basesoc_litespisdrphycore_sr_in[25]),
    .I3(n832_4) 
);
defparam n825_s2.INIT=16'h0777;
  LUT4 n826_s1 (
    .F(n826_4),
    .I0(n826_6),
    .I1(n826_7),
    .I2(builder_slave_sel_r[3]),
    .I3(builder_wishbone2csr_state) 
);
defparam n826_s1.INIT=16'hD000;
  LUT4 n826_s2 (
    .F(n826_5),
    .I0(main_basesoc_dat_r[2]),
    .I1(builder_slave_sel_r[0]),
    .I2(main_basesoc_litespisdrphycore_sr_in[26]),
    .I3(n832_4) 
);
defparam n826_s2.INIT=16'h0777;
  LUT4 n827_s1 (
    .F(n827_4),
    .I0(n827_6),
    .I1(n827_7),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n827_s1.INIT=16'hD000;
  LUT4 n827_s2 (
    .F(n827_5),
    .I0(main_basesoc_dat_r[3]),
    .I1(builder_slave_sel_r[0]),
    .I2(main_basesoc_litespisdrphycore_sr_in[27]),
    .I3(n832_4) 
);
defparam n827_s2.INIT=16'h0777;
  LUT4 n828_s1 (
    .F(n828_4),
    .I0(n828_6),
    .I1(n828_7),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n828_s1.INIT=16'hD000;
  LUT4 n828_s2 (
    .F(n828_5),
    .I0(main_basesoc_dat_r[4]),
    .I1(builder_slave_sel_r[0]),
    .I2(main_basesoc_litespisdrphycore_sr_in[28]),
    .I3(n832_4) 
);
defparam n828_s2.INIT=16'h0777;
  LUT4 n829_s1 (
    .F(n829_4),
    .I0(n829_6),
    .I1(n829_7),
    .I2(builder_slave_sel_r[3]),
    .I3(builder_wishbone2csr_state) 
);
defparam n829_s1.INIT=16'hD000;
  LUT4 n829_s2 (
    .F(n829_5),
    .I0(main_basesoc_dat_r[5]),
    .I1(builder_slave_sel_r[0]),
    .I2(main_basesoc_litespisdrphycore_sr_in[29]),
    .I3(n832_4) 
);
defparam n829_s2.INIT=16'h0777;
  LUT4 n830_s1 (
    .F(n830_4),
    .I0(mem_adr0[1]),
    .I1(n830_6),
    .I2(n830_7),
    .I3(n830_8) 
);
defparam n830_s1.INIT=16'h4F00;
  LUT3 n830_s2 (
    .F(n830_5),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[30]),
    .I2(n830_9) 
);
defparam n830_s2.INIT=8'h70;
  LUT4 n831_s1 (
    .F(n831_4),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .I3(n831_6) 
);
defparam n831_s1.INIT=16'h0100;
  LUT3 n831_s2 (
    .F(n831_5),
    .I0(n832_4),
    .I1(main_basesoc_litespisdrphycore_sr_in[31]),
    .I2(n831_7) 
);
defparam n831_s2.INIT=8'h70;
  LUT4 n832_s1 (
    .F(n832_4),
    .I0(builder_litespi_state[1]),
    .I1(builder_slave_sel_r[1]),
    .I2(builder_litespi_state[3]),
    .I3(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_33) 
);
defparam n832_s1.INIT=16'h4000;
  LUT4 n832_s2 (
    .F(n832_5),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[8]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n832_s2.INIT=16'hE000;
  LUT4 n832_s3 (
    .F(n832_6),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[8]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[8]) 
);
defparam n832_s3.INIT=16'h0777;
  LUT4 n833_s1 (
    .F(n833_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[9]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n833_s1.INIT=16'hE000;
  LUT4 n833_s2 (
    .F(n833_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[9]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[9]) 
);
defparam n833_s2.INIT=16'h0777;
  LUT4 n834_s1 (
    .F(n834_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[10]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n834_s1.INIT=16'hE000;
  LUT4 n834_s2 (
    .F(n834_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[10]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[10]) 
);
defparam n834_s2.INIT=16'h0777;
  LUT4 n835_s1 (
    .F(n835_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[11]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n835_s1.INIT=16'hE000;
  LUT4 n835_s2 (
    .F(n835_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[11]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[11]) 
);
defparam n835_s2.INIT=16'h0777;
  LUT4 n836_s1 (
    .F(n836_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[12]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n836_s1.INIT=16'hE000;
  LUT4 n836_s2 (
    .F(n836_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[12]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[12]) 
);
defparam n836_s2.INIT=16'h0777;
  LUT4 n837_s1 (
    .F(n837_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[13]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n837_s1.INIT=16'hE000;
  LUT4 n837_s2 (
    .F(n837_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[13]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[13]) 
);
defparam n837_s2.INIT=16'h0777;
  LUT4 n838_s1 (
    .F(n838_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[14]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n838_s1.INIT=16'hE000;
  LUT4 n838_s2 (
    .F(n838_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[14]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[14]) 
);
defparam n838_s2.INIT=16'h0777;
  LUT4 n839_s1 (
    .F(n839_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[15]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n839_s1.INIT=16'hE000;
  LUT4 n839_s2 (
    .F(n839_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[15]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[15]) 
);
defparam n839_s2.INIT=16'h0777;
  LUT4 n840_s1 (
    .F(n840_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[16]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n840_s1.INIT=16'hE000;
  LUT4 n840_s2 (
    .F(n840_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[16]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[16]) 
);
defparam n840_s2.INIT=16'h0777;
  LUT4 n841_s1 (
    .F(n841_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[17]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n841_s1.INIT=16'hE000;
  LUT4 n841_s2 (
    .F(n841_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[17]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[17]) 
);
defparam n841_s2.INIT=16'h0777;
  LUT4 n842_s1 (
    .F(n842_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[18]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n842_s1.INIT=16'hE000;
  LUT4 n842_s2 (
    .F(n842_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[18]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[18]) 
);
defparam n842_s2.INIT=16'h0777;
  LUT4 n843_s1 (
    .F(n843_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[19]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n843_s1.INIT=16'hE000;
  LUT4 n843_s2 (
    .F(n843_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[19]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[19]) 
);
defparam n843_s2.INIT=16'h0777;
  LUT4 n844_s1 (
    .F(n844_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[20]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n844_s1.INIT=16'hE000;
  LUT4 n844_s2 (
    .F(n844_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[20]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[20]) 
);
defparam n844_s2.INIT=16'h0777;
  LUT4 n845_s1 (
    .F(n845_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[21]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n845_s1.INIT=16'hE000;
  LUT4 n845_s2 (
    .F(n845_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[21]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[21]) 
);
defparam n845_s2.INIT=16'h0777;
  LUT4 n846_s1 (
    .F(n846_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[22]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n846_s1.INIT=16'hE000;
  LUT4 n846_s2 (
    .F(n846_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[22]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[22]) 
);
defparam n846_s2.INIT=16'h0777;
  LUT4 n847_s1 (
    .F(n847_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[23]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n847_s1.INIT=16'hE000;
  LUT4 n847_s2 (
    .F(n847_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[23]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[23]) 
);
defparam n847_s2.INIT=16'h0777;
  LUT4 n848_s1 (
    .F(n848_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[24]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n848_s1.INIT=16'hE000;
  LUT4 n848_s2 (
    .F(n848_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[24]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[24]) 
);
defparam n848_s2.INIT=16'h0777;
  LUT4 n849_s1 (
    .F(n849_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[25]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n849_s1.INIT=16'hE000;
  LUT4 n849_s2 (
    .F(n849_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[25]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[25]) 
);
defparam n849_s2.INIT=16'h0777;
  LUT4 n850_s1 (
    .F(n850_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[26]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n850_s1.INIT=16'hE000;
  LUT4 n850_s2 (
    .F(n850_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[26]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[26]) 
);
defparam n850_s2.INIT=16'h0777;
  LUT4 n851_s1 (
    .F(n851_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[27]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n851_s1.INIT=16'hE000;
  LUT4 n851_s2 (
    .F(n851_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[27]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[27]) 
);
defparam n851_s2.INIT=16'h0777;
  LUT4 n852_s1 (
    .F(n852_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[28]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n852_s1.INIT=16'hE000;
  LUT4 n852_s2 (
    .F(n852_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[28]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[28]) 
);
defparam n852_s2.INIT=16'h0777;
  LUT4 n853_s1 (
    .F(n853_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[29]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n853_s1.INIT=16'hE000;
  LUT4 n853_s2 (
    .F(n853_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[29]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[29]) 
);
defparam n853_s2.INIT=16'h0777;
  LUT4 n854_s1 (
    .F(n854_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[30]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n854_s1.INIT=16'hE000;
  LUT4 n854_s2 (
    .F(n854_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[30]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[30]) 
);
defparam n854_s2.INIT=16'h0777;
  LUT4 n855_s1 (
    .F(n855_4),
    .I0(builder_csr_bankarray_interface5_bank_bus_dat_r[31]),
    .I1(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .I2(builder_wishbone2csr_state),
    .I3(builder_slave_sel_r[3]) 
);
defparam n855_s1.INIT=16'hE000;
  LUT4 n855_s2 (
    .F(n855_5),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[31]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[31]) 
);
defparam n855_s2.INIT=16'h0777;
  LUT2 builder_done_s1 (
    .F(builder_done_4),
    .I0(builder_count[12]),
    .I1(builder_count[15]) 
);
defparam builder_done_s1.INIT=4'h1;
  LUT4 builder_done_s2 (
    .F(builder_done_5),
    .I0(builder_done_6),
    .I1(builder_done_7),
    .I2(builder_done_8),
    .I3(builder_done_9) 
);
defparam builder_done_s2.INIT=16'h8000;
  LUT4 n1037_s1 (
    .F(n1037_4),
    .I0(main_basesoc_tx_count[1]),
    .I1(main_basesoc_tx_count[2]),
    .I2(n1037_5),
    .I3(main_basesoc_tx_count[0]) 
);
defparam n1037_s1.INIT=16'h1000;
  LUT4 n1112_s1 (
    .F(n1112_4),
    .I0(main_basesoc_rx_count[1]),
    .I1(main_basesoc_rx_count[0]),
    .I2(n1112_5),
    .I3(main_basesoc_rx_data_rs232phyrx_next_value_ce1) 
);
defparam n1112_s1.INIT=16'h4000;
  LUT4 main_basesoc_uart_tx_fifo_syncfifo_re_s1 (
    .F(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(main_basesoc_uart_tx_fifo_level0[1]),
    .I2(main_basesoc_uart_tx_fifo_level0[2]),
    .I3(main_basesoc_uart_tx_fifo_level0[3]) 
);
defparam main_basesoc_uart_tx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT3 main_basesoc_uart_tx_fifo_wrport_we_s1 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_4),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(builder_self0[10]),
    .I2(builder_self0[9]) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s1.INIT=8'h40;
  LUT4 main_basesoc_uart_rx_fifo_syncfifo_re_s1 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(main_basesoc_uart_rx_fifo_level0[1]),
    .I2(main_basesoc_uart_rx_fifo_level0[2]),
    .I3(main_basesoc_uart_rx_fifo_level0[3]) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s1.INIT=16'h0001;
  LUT2 main_basesoc_uart_rx_fifo_syncfifo_re_s2 (
    .F(main_basesoc_uart_rx_fifo_syncfifo_re_5),
    .I0(main_basesoc_uart_pending_re),
    .I1(main_basesoc_uart_pending_r[1]) 
);
defparam main_basesoc_uart_rx_fifo_syncfifo_re_s2.INIT=4'h8;
  LUT2 main_basesoc_uart_rx_fifo_wrport_we_s1 (
    .F(main_basesoc_uart_rx_fifo_wrport_we_4),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_s1.INIT=4'h8;
  LUT4 main_basesoc_timer_zero_trigger_s1 (
    .F(main_basesoc_timer_zero_trigger_4),
    .I0(main_basesoc_timer_value[30]),
    .I1(main_basesoc_timer_value[31]),
    .I2(main_basesoc_timer_zero_trigger_6),
    .I3(main_basesoc_timer_zero_trigger_7) 
);
defparam main_basesoc_timer_zero_trigger_s1.INIT=16'h1000;
  LUT4 main_basesoc_timer_zero_trigger_s2 (
    .F(main_basesoc_timer_zero_trigger_5),
    .I0(main_basesoc_timer_value[19]),
    .I1(main_basesoc_timer_value[20]),
    .I2(main_basesoc_timer_value[21]),
    .I3(main_basesoc_timer_zero_trigger_8) 
);
defparam main_basesoc_timer_zero_trigger_s2.INIT=16'h0100;
  LUT4 n1531_s1 (
    .F(n1531_4),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_next_state_0_46) 
);
defparam n1531_s1.INIT=16'h3E00;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[4]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[5]),
    .I2(n1531_7),
    .I3(n1531_10) 
);
defparam n1531_s2.INIT=16'h1000;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(main_basesoc_litespisdrphycore_sr_in_31_7),
    .I1(main_basesoc_litespisdrphycore_posedge_reg2),
    .I2(builder_litespiphy_state[0]),
    .I3(builder_litespiphy_state[1]) 
);
defparam n1531_s3.INIT=16'h0D00;
  LUT4 n9665_s1 (
    .F(n9665_4),
    .I0(n9665_6),
    .I1(n9665_7),
    .I2(n9665_8),
    .I3(n9665_9) 
);
defparam n9665_s1.INIT=16'h8000;
  LUT4 n9665_s2 (
    .F(n9665_5),
    .I0(n9665_10),
    .I1(n9665_11),
    .I2(n9665_12),
    .I3(n9665_13) 
);
defparam n9665_s2.INIT=16'h8000;
  LUT4 main_done_s1 (
    .F(main_done_4),
    .I0(main_count[2]),
    .I1(main_count[3]),
    .I2(main_count[4]),
    .I3(main_count[5]) 
);
defparam main_done_s1.INIT=16'h0001;
  LUT4 main_done_s2 (
    .F(main_done_5),
    .I0(main_done_6),
    .I1(main_done_7),
    .I2(main_done_8),
    .I3(main_done_9) 
);
defparam main_done_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_sel_s2 (
    .F(builder_csr_bankarray_sel_5),
    .I0(builder_wishbone2csr_state),
    .I1(builder_csr_bankarray_sel_6),
    .I2(builder_slave_sel_0_7),
    .I3(builder_slave_sel_3_6) 
);
defparam builder_csr_bankarray_sel_s2.INIT=16'h4000;
  LUT4 builder_self0_2_s13 (
    .F(builder_self0_2_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4]) 
);
defparam builder_self0_2_s13.INIT=16'h00BF;
  LUT4 builder_self0_2_s14 (
    .F(builder_self0_2_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(_zz_dBusWishbone_ADR[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]) 
);
defparam builder_self0_2_s14.INIT=16'h1000;
  LUT4 builder_self0_1_s13 (
    .F(builder_self0_1_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(_zz_dBusWishbone_ADR[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]) 
);
defparam builder_self0_1_s13.INIT=16'h1000;
  LUT4 builder_self0_1_s14 (
    .F(builder_self0_1_17),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[3]) 
);
defparam builder_self0_1_s14.INIT=16'h00BF;
  LUT4 builder_self0_0_s13 (
    .F(builder_self0_0_16),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[1]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[0]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[2]) 
);
defparam builder_self0_0_s13.INIT=16'h00BF;
  LUT4 n5215_s1 (
    .F(n5215_4),
    .I0(main_basesoc_timer_reload_storage[31]),
    .I1(main_basesoc_timer_value[30]),
    .I2(n5215_5),
    .I3(main_basesoc_timer_value[31]) 
);
defparam n5215_s1.INIT=16'h30DF;
  LUT4 n5216_s1 (
    .F(n5216_4),
    .I0(main_basesoc_timer_reload_storage[30]),
    .I1(main_basesoc_timer_value[31]),
    .I2(main_basesoc_timer_value[30]),
    .I3(n5215_5) 
);
defparam n5216_s1.INIT=16'h0EF0;
  LUT4 n5217_s1 (
    .F(n5217_4),
    .I0(main_basesoc_timer_reload_storage[29]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5217_5),
    .I3(main_basesoc_timer_value[29]) 
);
defparam n5217_s1.INIT=16'h0BB0;
  LUT4 n5218_s1 (
    .F(n5218_4),
    .I0(main_basesoc_timer_reload_storage[28]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5218_5),
    .I3(main_basesoc_timer_value[28]) 
);
defparam n5218_s1.INIT=16'h0BB0;
  LUT4 n5219_s1 (
    .F(n5219_4),
    .I0(main_basesoc_timer_reload_storage[27]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_value[27]),
    .I3(n5219_5) 
);
defparam n5219_s1.INIT=16'h0BB0;
  LUT4 n5220_s1 (
    .F(n5220_4),
    .I0(main_basesoc_timer_reload_storage[26]),
    .I1(n5220_5),
    .I2(main_basesoc_timer_value[26]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5220_s1.INIT=16'h55C3;
  LUT2 n5221_s1 (
    .F(n5221_4),
    .I0(main_basesoc_timer_reload_storage[25]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n5221_s1.INIT=4'h4;
  LUT3 n5221_s2 (
    .F(n5221_5),
    .I0(main_basesoc_timer_value[24]),
    .I1(n5221_6),
    .I2(main_basesoc_timer_value[25]) 
);
defparam n5221_s2.INIT=8'h4B;
  LUT4 n5222_s1 (
    .F(n5222_4),
    .I0(main_basesoc_timer_reload_storage[24]),
    .I1(main_basesoc_timer_value[24]),
    .I2(n5221_6),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5222_s1.INIT=16'hAA3C;
  LUT4 n5223_s1 (
    .F(n5223_4),
    .I0(main_basesoc_timer_reload_storage[23]),
    .I1(n5223_5),
    .I2(main_basesoc_timer_value[23]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5223_s1.INIT=16'h55C3;
  LUT4 n5224_s1 (
    .F(n5224_4),
    .I0(main_basesoc_timer_reload_storage[22]),
    .I1(n5224_7),
    .I2(main_basesoc_timer_value[22]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5224_s1.INIT=16'h55C3;
  LUT4 n5225_s1 (
    .F(n5225_4),
    .I0(main_basesoc_timer_reload_storage[21]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5225_7),
    .I3(main_basesoc_timer_value[21]) 
);
defparam n5225_s1.INIT=16'h0BB0;
  LUT4 n5226_s1 (
    .F(n5226_4),
    .I0(main_basesoc_timer_reload_storage[20]),
    .I1(main_basesoc_timer_value[20]),
    .I2(n5226_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5226_s1.INIT=16'hAA3C;
  LUT4 n5227_s1 (
    .F(n5227_4),
    .I0(main_basesoc_timer_reload_storage[19]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5227_7),
    .I3(main_basesoc_timer_value[19]) 
);
defparam n5227_s1.INIT=16'h0BB0;
  LUT4 n5228_s1 (
    .F(n5228_4),
    .I0(main_basesoc_timer_reload_storage[18]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5228_5),
    .I3(main_basesoc_timer_value[18]) 
);
defparam n5228_s1.INIT=16'h0BB0;
  LUT4 n5229_s1 (
    .F(n5229_4),
    .I0(main_basesoc_timer_reload_storage[17]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5229_5),
    .I3(main_basesoc_timer_value[17]) 
);
defparam n5229_s1.INIT=16'h0BB0;
  LUT4 n5230_s1 (
    .F(n5230_4),
    .I0(main_basesoc_timer_reload_storage[16]),
    .I1(main_basesoc_timer_value[16]),
    .I2(n5230_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5230_s1.INIT=16'hAA3C;
  LUT4 n5231_s1 (
    .F(n5231_4),
    .I0(main_basesoc_timer_reload_storage[15]),
    .I1(n5231_5),
    .I2(main_basesoc_timer_value[15]),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5231_s1.INIT=16'h55C3;
  LUT4 n5232_s1 (
    .F(n5232_4),
    .I0(main_basesoc_timer_reload_storage[14]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5232_7),
    .I3(main_basesoc_timer_value[14]) 
);
defparam n5232_s1.INIT=16'h0BB0;
  LUT4 n5233_s1 (
    .F(n5233_4),
    .I0(main_basesoc_timer_reload_storage[13]),
    .I1(main_basesoc_timer_value[13]),
    .I2(main_basesoc_timer_zero_trigger_6),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5233_s1.INIT=16'h55C3;
  LUT4 n5234_s1 (
    .F(n5234_4),
    .I0(main_basesoc_timer_reload_storage[12]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5234_5),
    .I3(main_basesoc_timer_value[12]) 
);
defparam n5234_s1.INIT=16'h0BB0;
  LUT4 n5235_s1 (
    .F(n5235_4),
    .I0(main_basesoc_timer_reload_storage[11]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5235_5),
    .I3(main_basesoc_timer_value[11]) 
);
defparam n5235_s1.INIT=16'h0BB0;
  LUT4 n5236_s1 (
    .F(n5236_4),
    .I0(main_basesoc_timer_reload_storage[10]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5236_7),
    .I3(main_basesoc_timer_value[10]) 
);
defparam n5236_s1.INIT=16'h0BB0;
  LUT4 n5237_s1 (
    .F(n5237_4),
    .I0(main_basesoc_timer_reload_storage[9]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5237_5),
    .I3(main_basesoc_timer_value[9]) 
);
defparam n5237_s1.INIT=16'h0BB0;
  LUT4 n5238_s1 (
    .F(n5238_4),
    .I0(main_basesoc_timer_reload_storage[8]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5238_5),
    .I3(main_basesoc_timer_value[8]) 
);
defparam n5238_s1.INIT=16'h0BB0;
  LUT4 n5239_s1 (
    .F(n5239_4),
    .I0(main_basesoc_timer_reload_storage[7]),
    .I1(main_basesoc_timer_value[7]),
    .I2(n5239_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5239_s1.INIT=16'h55C3;
  LUT4 n5240_s1 (
    .F(n5240_4),
    .I0(main_basesoc_timer_reload_storage[6]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5240_5),
    .I3(main_basesoc_timer_value[6]) 
);
defparam n5240_s1.INIT=16'h0BB0;
  LUT4 n5241_s1 (
    .F(n5241_4),
    .I0(main_basesoc_timer_reload_storage[5]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5241_5),
    .I3(main_basesoc_timer_value[5]) 
);
defparam n5241_s1.INIT=16'h0BB0;
  LUT4 n5242_s1 (
    .F(n5242_4),
    .I0(main_basesoc_timer_reload_storage[4]),
    .I1(main_basesoc_timer_value[4]),
    .I2(n5242_5),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam n5242_s1.INIT=16'h55C3;
  LUT4 n5243_s1 (
    .F(n5243_4),
    .I0(main_basesoc_timer_reload_storage[3]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(n5243_5),
    .I3(main_basesoc_timer_value[3]) 
);
defparam n5243_s1.INIT=16'h0BB0;
  LUT2 n5244_s1 (
    .F(n5244_4),
    .I0(main_basesoc_timer_reload_storage[2]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n5244_s1.INIT=4'h4;
  LUT3 n5244_s2 (
    .F(n5244_5),
    .I0(main_basesoc_timer_value[0]),
    .I1(main_basesoc_timer_value[1]),
    .I2(main_basesoc_timer_value[2]) 
);
defparam n5244_s2.INIT=8'h1E;
  LUT4 n5245_s1 (
    .F(n5245_4),
    .I0(main_basesoc_timer_reload_storage[1]),
    .I1(main_basesoc_timer_zero_trigger),
    .I2(main_basesoc_timer_value[0]),
    .I3(main_basesoc_timer_value[1]) 
);
defparam n5245_s1.INIT=16'hB00B;
  LUT2 n5246_s1 (
    .F(n5246_4),
    .I0(main_basesoc_timer_reload_storage[0]),
    .I1(main_basesoc_timer_zero_trigger) 
);
defparam n5246_s1.INIT=4'h4;
  LUT4 n5404_s1 (
    .F(n5404_4),
    .I0(n1551_9),
    .I1(n5404_7),
    .I2(builder_self0[21]),
    .I3(n5404_8) 
);
defparam n5404_s1.INIT=16'h0DDD;
  LUT2 n5404_s2 (
    .F(n5404_5),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(n1550_6) 
);
defparam n5404_s2.INIT=4'h2;
  LUT4 n5404_s3 (
    .F(n5404_6),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[31]),
    .I2(main_basesoc_litespisdrphycore_sr_out[30]),
    .I3(n5435_4) 
);
defparam n5404_s3.INIT=16'h0FBB;
  LUT2 n5405_s1 (
    .F(n5405_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[30]) 
);
defparam n5405_s1.INIT=4'h4;
  LUT4 n5405_s2 (
    .F(n5405_5),
    .I0(n5405_6),
    .I1(n5405_12),
    .I2(n1551_9),
    .I3(n5404_5) 
);
defparam n5405_s2.INIT=16'hAC00;
  LUT4 n5406_s1 (
    .F(n5406_4),
    .I0(n5406_6),
    .I1(n1552_10),
    .I2(n5406_7),
    .I3(n1551_9) 
);
defparam n5406_s1.INIT=16'h0FEE;
  LUT4 n5406_s2 (
    .F(n5406_5),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[29]),
    .I2(main_basesoc_litespisdrphycore_sr_out[28]),
    .I3(n5435_4) 
);
defparam n5406_s2.INIT=16'h0FBB;
  LUT2 n5407_s1 (
    .F(n5407_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[28]) 
);
defparam n5407_s1.INIT=4'h4;
  LUT4 n5407_s2 (
    .F(n5407_5),
    .I0(n5407_12),
    .I1(n5407_7),
    .I2(n5407_8),
    .I3(n5404_5) 
);
defparam n5407_s2.INIT=16'h7000;
  LUT2 n5408_s1 (
    .F(n5408_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[27]) 
);
defparam n5408_s1.INIT=4'h4;
  LUT4 n5408_s2 (
    .F(n5408_5),
    .I0(n5408_6),
    .I1(n5408_14),
    .I2(n1551_9),
    .I3(n5404_5) 
);
defparam n5408_s2.INIT=16'h5C00;
  LUT4 n5409_s1 (
    .F(n5409_4),
    .I0(n5409_6),
    .I1(n5404_5),
    .I2(n1551_9),
    .I3(n1552_10) 
);
defparam n5409_s1.INIT=16'h0004;
  LUT4 n5409_s2 (
    .F(n5409_5),
    .I0(n1551_9),
    .I1(n5409_7),
    .I2(n5404_5),
    .I3(n5409_8) 
);
defparam n5409_s2.INIT=16'h00DF;
  LUT4 n5410_s1 (
    .F(n5410_4),
    .I0(n5410_6),
    .I1(n1552_10),
    .I2(n5410_7),
    .I3(n1551_9) 
);
defparam n5410_s1.INIT=16'h0FEE;
  LUT4 n5410_s2 (
    .F(n5410_5),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[25]),
    .I2(main_basesoc_litespisdrphycore_sr_out[24]),
    .I3(n5435_4) 
);
defparam n5410_s2.INIT=16'h0FBB;
  LUT4 n5411_s1 (
    .F(n5411_4),
    .I0(n5411_6),
    .I1(n1552_10),
    .I2(n5404_5),
    .I3(n1551_9) 
);
defparam n5411_s1.INIT=16'h0010;
  LUT4 n5411_s2 (
    .F(n5411_5),
    .I0(n1551_9),
    .I1(n5411_7),
    .I2(n5404_5),
    .I3(n5411_8) 
);
defparam n5411_s2.INIT=16'h00DF;
  LUT4 n5412_s1 (
    .F(n5412_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[23]),
    .I2(n5412_5),
    .I3(n5404_5) 
);
defparam n5412_s1.INIT=16'hB0BB;
  LUT2 n5413_s1 (
    .F(n5413_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[22]) 
);
defparam n5413_s1.INIT=4'h4;
  LUT4 n5413_s2 (
    .F(n5413_5),
    .I0(n5413_6),
    .I1(n1551_9),
    .I2(n5404_5),
    .I3(n5413_7) 
);
defparam n5413_s2.INIT=16'h0070;
  LUT2 n5414_s1 (
    .F(n5414_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[21]) 
);
defparam n5414_s1.INIT=4'h4;
  LUT4 n5414_s2 (
    .F(n5414_5),
    .I0(n5414_6),
    .I1(n1551_9),
    .I2(n5414_7),
    .I3(n5404_5) 
);
defparam n5414_s2.INIT=16'h3800;
  LUT2 n5415_s1 (
    .F(n5415_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[20]) 
);
defparam n5415_s1.INIT=4'h4;
  LUT4 n5415_s2 (
    .F(n5415_5),
    .I0(n5407_7),
    .I1(n1551_9),
    .I2(n5415_6),
    .I3(n5404_5) 
);
defparam n5415_s2.INIT=16'h3400;
  LUT2 n5416_s1 (
    .F(n5416_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[19]) 
);
defparam n5416_s1.INIT=4'h4;
  LUT4 n5416_s2 (
    .F(n5416_5),
    .I0(n5416_6),
    .I1(n5416_7),
    .I2(n1551_9),
    .I3(n5404_5) 
);
defparam n5416_s2.INIT=16'hA300;
  LUT3 n5417_s1 (
    .F(n5417_4),
    .I0(n5417_6),
    .I1(n5417_7),
    .I2(n1551_9) 
);
defparam n5417_s1.INIT=8'h5C;
  LUT4 n5417_s2 (
    .F(n5417_5),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[18]),
    .I2(main_basesoc_litespisdrphycore_sr_out[17]),
    .I3(n5435_4) 
);
defparam n5417_s2.INIT=16'h0FBB;
  LUT2 n5418_s1 (
    .F(n5418_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[17]) 
);
defparam n5418_s1.INIT=4'h4;
  LUT4 n5418_s2 (
    .F(n5418_5),
    .I0(n5418_6),
    .I1(n5418_7),
    .I2(n1551_9),
    .I3(n5404_5) 
);
defparam n5418_s2.INIT=16'hAC00;
  LUT3 n5419_s1 (
    .F(n5419_4),
    .I0(n5419_6),
    .I1(n1551_9),
    .I2(n5419_7) 
);
defparam n5419_s1.INIT=8'h9D;
  LUT4 n5419_s2 (
    .F(n5419_5),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[16]),
    .I2(main_basesoc_litespisdrphycore_sr_out[15]),
    .I3(n5435_4) 
);
defparam n5419_s2.INIT=16'h0FBB;
  LUT4 n5420_s1 (
    .F(n5420_4),
    .I0(n5404_7),
    .I1(n5420_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[15]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5420_s1.INIT=16'hBB0F;
  LUT4 n5421_s1 (
    .F(n5421_4),
    .I0(n5405_6),
    .I1(n5420_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[14]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5421_s1.INIT=16'h770F;
  LUT4 n5422_s1 (
    .F(n5422_4),
    .I0(n5406_7),
    .I1(n5420_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[13]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5422_s1.INIT=16'h770F;
  LUT4 n5423_s2 (
    .F(n5423_5),
    .I0(n5423_8),
    .I1(n1552_10),
    .I2(n1551_9),
    .I3(n5404_5) 
);
defparam n5423_s2.INIT=16'h0B00;
  LUT4 n5424_s1 (
    .F(n5424_4),
    .I0(n5408_6),
    .I1(n5420_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[11]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5424_s1.INIT=16'hBB0F;
  LUT4 n5425_s1 (
    .F(n5425_4),
    .I0(n5409_7),
    .I1(n5420_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[10]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5425_s1.INIT=16'hBB0F;
  LUT4 n5426_s1 (
    .F(n5426_4),
    .I0(n5420_5),
    .I1(n5410_7),
    .I2(main_basesoc_litespisdrphycore_sr_out[9]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5426_s1.INIT=16'h770F;
  LUT4 n5427_s1 (
    .F(n5427_4),
    .I0(n5411_7),
    .I1(n5420_5),
    .I2(main_basesoc_litespisdrphycore_sr_out[8]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5427_s1.INIT=16'hBB0F;
  LUT4 n5428_s1 (
    .F(n5428_4),
    .I0(n5420_5),
    .I1(n5428_7),
    .I2(main_basesoc_litespisdrphycore_sr_out[7]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5428_s1.INIT=16'h770F;
  LUT2 n5429_s1 (
    .F(n5429_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[6]) 
);
defparam n5429_s1.INIT=4'h4;
  LUT4 n5429_s2 (
    .F(n5429_5),
    .I0(n1552_10),
    .I1(n5404_5),
    .I2(n1551_9),
    .I3(n5413_6) 
);
defparam n5429_s2.INIT=16'h0008;
  LUT4 n5430_s1 (
    .F(n5430_4),
    .I0(n5420_5),
    .I1(n5430_7),
    .I2(main_basesoc_litespisdrphycore_sr_out[5]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5430_s1.INIT=16'h770F;
  LUT2 n5431_s1 (
    .F(n5431_4),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[4]) 
);
defparam n5431_s1.INIT=4'h4;
  LUT4 n5431_s2 (
    .F(n5431_5),
    .I0(n1552_10),
    .I1(n5404_5),
    .I2(n1551_9),
    .I3(n5407_7) 
);
defparam n5431_s2.INIT=16'h0008;
  LUT4 n5432_s1 (
    .F(n5432_4),
    .I0(n5420_5),
    .I1(n5416_6),
    .I2(main_basesoc_litespisdrphycore_sr_out[3]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5432_s1.INIT=16'h770F;
  LUT4 n5433_s1 (
    .F(n5433_4),
    .I0(n5420_5),
    .I1(n5417_6),
    .I2(main_basesoc_litespisdrphycore_sr_out[2]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5433_s1.INIT=16'h770F;
  LUT4 n5434_s1 (
    .F(n5434_4),
    .I0(n5420_5),
    .I1(n5418_6),
    .I2(main_basesoc_litespisdrphycore_sr_out[1]),
    .I3(main_basesoc_litespisdrphycore_sr_out_load) 
);
defparam n5434_s1.INIT=16'h770F;
  LUT3 n5761_s3 (
    .F(n5761_6),
    .I0(main_hyperram_trigger[3]),
    .I1(main_hyperram_trigger[4]),
    .I2(main_hyperram_trigger[5]) 
);
defparam n5761_s3.INIT=8'h01;
  LUT2 n5761_s4 (
    .F(n5761_7),
    .I0(main_hyperram_trigger[0]),
    .I1(main_hyperram_trigger[1]) 
);
defparam n5761_s4.INIT=4'h8;
  LUT3 n5768_s2 (
    .F(n5768_5),
    .I0(builder_self0[29]),
    .I1(main_hyperram_sr[35]),
    .I2(n5761_5) 
);
defparam n5768_s2.INIT=8'h53;
  LUT3 n5769_s2 (
    .F(n5769_5),
    .I0(builder_self0[28]),
    .I1(main_hyperram_sr[34]),
    .I2(n5761_5) 
);
defparam n5769_s2.INIT=8'h53;
  LUT3 n5770_s2 (
    .F(n5770_5),
    .I0(builder_self0[27]),
    .I1(main_hyperram_sr[33]),
    .I2(n5761_5) 
);
defparam n5770_s2.INIT=8'h53;
  LUT3 n5771_s2 (
    .F(n5771_5),
    .I0(builder_self0[26]),
    .I1(main_hyperram_sr[32]),
    .I2(n5761_5) 
);
defparam n5771_s2.INIT=8'h53;
  LUT3 n5772_s2 (
    .F(n5772_5),
    .I0(builder_self0[25]),
    .I1(main_hyperram_sr[31]),
    .I2(n5761_5) 
);
defparam n5772_s2.INIT=8'h53;
  LUT3 n5773_s2 (
    .F(n5773_5),
    .I0(builder_self0[24]),
    .I1(main_hyperram_sr[30]),
    .I2(n5761_5) 
);
defparam n5773_s2.INIT=8'h53;
  LUT3 n5774_s2 (
    .F(n5774_5),
    .I0(builder_self0[23]),
    .I1(main_hyperram_sr[29]),
    .I2(n5761_5) 
);
defparam n5774_s2.INIT=8'h53;
  LUT3 n5775_s2 (
    .F(n5775_5),
    .I0(builder_self0[22]),
    .I1(main_hyperram_sr[28]),
    .I2(n5761_5) 
);
defparam n5775_s2.INIT=8'h53;
  LUT3 n5776_s2 (
    .F(n5776_5),
    .I0(builder_self0[21]),
    .I1(main_hyperram_sr[27]),
    .I2(n5761_5) 
);
defparam n5776_s2.INIT=8'h53;
  LUT3 n5777_s2 (
    .F(n5777_5),
    .I0(builder_self0[20]),
    .I1(main_hyperram_sr[26]),
    .I2(n5761_5) 
);
defparam n5777_s2.INIT=8'h53;
  LUT3 n5778_s2 (
    .F(n5778_5),
    .I0(builder_self0[19]),
    .I1(main_hyperram_sr[25]),
    .I2(n5761_5) 
);
defparam n5778_s2.INIT=8'h53;
  LUT3 n5779_s2 (
    .F(n5779_5),
    .I0(builder_self0[18]),
    .I1(main_hyperram_sr[24]),
    .I2(n5761_5) 
);
defparam n5779_s2.INIT=8'h53;
  LUT3 n5780_s2 (
    .F(n5780_5),
    .I0(builder_self0[17]),
    .I1(main_hyperram_sr[23]),
    .I2(n5761_5) 
);
defparam n5780_s2.INIT=8'h53;
  LUT3 n5781_s2 (
    .F(n5781_5),
    .I0(builder_self0[16]),
    .I1(main_hyperram_sr[22]),
    .I2(n5761_5) 
);
defparam n5781_s2.INIT=8'h53;
  LUT3 n5782_s2 (
    .F(n5782_5),
    .I0(builder_self0[15]),
    .I1(main_hyperram_sr[21]),
    .I2(n5761_5) 
);
defparam n5782_s2.INIT=8'h53;
  LUT3 n5783_s2 (
    .F(n5783_5),
    .I0(builder_self0[14]),
    .I1(main_hyperram_sr[20]),
    .I2(n5761_5) 
);
defparam n5783_s2.INIT=8'h53;
  LUT3 n5784_s2 (
    .F(n5784_5),
    .I0(builder_self0[13]),
    .I1(main_hyperram_sr[19]),
    .I2(n5761_5) 
);
defparam n5784_s2.INIT=8'h53;
  LUT3 n5785_s2 (
    .F(n5785_5),
    .I0(builder_self0[12]),
    .I1(main_hyperram_sr[18]),
    .I2(n5761_5) 
);
defparam n5785_s2.INIT=8'h53;
  LUT3 n5786_s2 (
    .F(n5786_5),
    .I0(builder_self0[11]),
    .I1(main_hyperram_sr[17]),
    .I2(n5761_5) 
);
defparam n5786_s2.INIT=8'h53;
  LUT3 n5787_s2 (
    .F(n5787_5),
    .I0(builder_self0[10]),
    .I1(main_hyperram_sr[16]),
    .I2(n5761_5) 
);
defparam n5787_s2.INIT=8'h53;
  LUT3 n5788_s2 (
    .F(n5788_5),
    .I0(builder_self0[9]),
    .I1(main_hyperram_sr[15]),
    .I2(n5761_5) 
);
defparam n5788_s2.INIT=8'h53;
  LUT3 n5789_s2 (
    .F(n5789_5),
    .I0(builder_self0[8]),
    .I1(main_hyperram_sr[14]),
    .I2(n5761_5) 
);
defparam n5789_s2.INIT=8'h53;
  LUT3 n5790_s2 (
    .F(n5790_5),
    .I0(builder_self0[7]),
    .I1(main_hyperram_sr[13]),
    .I2(n5761_5) 
);
defparam n5790_s2.INIT=8'h53;
  LUT3 n5791_s2 (
    .F(n5791_5),
    .I0(builder_self0[6]),
    .I1(main_hyperram_sr[12]),
    .I2(n5761_5) 
);
defparam n5791_s2.INIT=8'h53;
  LUT3 n5792_s2 (
    .F(n5792_5),
    .I0(builder_self0[5]),
    .I1(main_hyperram_sr[11]),
    .I2(n5761_5) 
);
defparam n5792_s2.INIT=8'h53;
  LUT3 n5793_s2 (
    .F(n5793_5),
    .I0(builder_self0[4]),
    .I1(main_hyperram_sr[10]),
    .I2(n5761_5) 
);
defparam n5793_s2.INIT=8'h53;
  LUT3 n5794_s2 (
    .F(n5794_5),
    .I0(builder_self0[3]),
    .I1(main_hyperram_sr[9]),
    .I2(n5761_5) 
);
defparam n5794_s2.INIT=8'h53;
  LUT3 n5795_s2 (
    .F(n5795_5),
    .I0(builder_self0[2]),
    .I1(main_hyperram_sr[8]),
    .I2(n5761_5) 
);
defparam n5795_s2.INIT=8'h53;
  LUT4 n5818_s5 (
    .F(n5818_8),
    .I0(main_hyperram_trigger[4]),
    .I1(main_hyperram_trigger[5]),
    .I2(main_hyperram_trigger[6]),
    .I3(n5942_8) 
);
defparam n5818_s5.INIT=16'h0100;
  LUT4 n5825_s6 (
    .F(n5825_9),
    .I0(main_hyperram_trigger[6]),
    .I1(main_hyperram_trigger[4]),
    .I2(main_hyperram_trigger[5]),
    .I3(main_hyperram_trigger[3]) 
);
defparam n5825_s6.INIT=16'h4000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I1(n5894_7),
    .I2(n9820_6),
    .I3(n5825_9) 
);
defparam n5894_s2.INIT=16'h53CC;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(main_hyperram_trigger[1]),
    .I1(main_hyperram_trigger[2]),
    .I2(main_hyperram_trigger[0]),
    .I3(n5910_10) 
);
defparam n5894_s3.INIT=16'h1000;
  LUT3 n5910_s5 (
    .F(n5910_8),
    .I0(main_hyperram_trigger[1]),
    .I1(main_hyperram_trigger[0]),
    .I2(main_hyperram_trigger[2]) 
);
defparam n5910_s5.INIT=8'h40;
  LUT4 n9799_s1 (
    .F(n9799_4),
    .I0(main_hyperram_trigger[0]),
    .I1(main_hyperram_trigger[1]),
    .I2(main_hyperram_trigger[2]),
    .I3(n5910_10) 
);
defparam n9799_s1.INIT=16'h4000;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s5 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_9),
    .I0(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_12),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_17),
    .I3(main_basesoc_litespisdrphycore_sr_out_load_14) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s5.INIT=16'h1000;
  LUT3 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s6 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_10),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[5]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[6]),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_15) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s6.INIT=8'h10;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s7 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11),
    .I0(builder_litespiphy_state[1]),
    .I1(n1481_3),
    .I2(main_basesoc_litespisdrphycore_clk),
    .I3(builder_litespiphy_state[0]) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s7.INIT=16'h1000;
  LUT3 main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s22 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_30),
    .I0(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_32),
    .I1(builder_litespi_state[0]),
    .I2(n6786_6) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s22.INIT=8'h0D;
  LUT3 main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s23 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_31),
    .I0(n6786_6),
    .I1(builder_litespi_state[2]),
    .I2(builder_litespi_state_1_10) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s23.INIT=8'h0D;
  LUT4 builder_litespi_next_state_3_s47 (
    .F(builder_litespi_next_state_3_55),
    .I0(builder_litespi_state[0]),
    .I1(builder_litespi_next_state_3_63),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_next_state_3_58) 
);
defparam builder_litespi_next_state_3_s47.INIT=16'hF400;
  LUT4 builder_litespi_next_state_3_s48 (
    .F(builder_litespi_next_state_3_56),
    .I0(builder_litespi_next_state_3_59),
    .I1(builder_litespi_next_state_3_60),
    .I2(builder_litespi_state[3]),
    .I3(builder_litespi_state[2]) 
);
defparam builder_litespi_next_state_3_s48.INIT=16'h3553;
  LUT4 builder_litespi_next_state_2_s40 (
    .F(builder_litespi_next_state_2_47),
    .I0(builder_litespi_next_state_2_49),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_next_state_2_50) 
);
defparam builder_litespi_next_state_2_s40.INIT=16'h23FC;
  LUT3 builder_litespi_next_state_2_s41 (
    .F(builder_litespi_next_state_2_48),
    .I0(builder_litespi_next_state_3_63),
    .I1(builder_litespi_state[2]),
    .I2(builder_litespi_state[3]) 
);
defparam builder_litespi_next_state_2_s41.INIT=8'h40;
  LUT4 builder_litespi_next_state_1_s38 (
    .F(builder_litespi_next_state_1_44),
    .I0(builder_litespi_next_state_3_60),
    .I1(builder_litespi_next_state_1_45),
    .I2(builder_litespi_next_state_1_46),
    .I3(n1551_9) 
);
defparam builder_litespi_next_state_1_s38.INIT=16'h000D;
  LUT2 builder_litespi_next_state_0_s33 (
    .F(builder_litespi_next_state_0_40),
    .I0(builder_litespi_state[0]),
    .I1(n1531_6) 
);
defparam builder_litespi_next_state_0_s33.INIT=4'h1;
  LUT4 builder_litespi_next_state_0_s34 (
    .F(builder_litespi_next_state_0_41),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_next_state_0_43),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_state[3]) 
);
defparam builder_litespi_next_state_0_s34.INIT=16'h0305;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state[0]),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_state[2]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s24.INIT=16'h0110;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_34),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_37),
    .I3(main_basesoc_litespimmap_burst_adr[29]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s25.INIT=16'h7F80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35),
    .I0(builder_litespi_next_state_0_42),
    .I1(builder_litespi_state[3]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_38),
    .I3(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s26.INIT=16'h8300;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_32),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_33),
    .I3(main_basesoc_litespimmap_burst_adr[28]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_s23.INIT=16'h7F80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_33),
    .I0(main_basesoc_litespimmap_burst_adr[26]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_34),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s24.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_32),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_34),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I3(main_basesoc_litespimmap_burst_adr[26]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_26_s23.INIT=16'h7F80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_32),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_33),
    .I3(main_basesoc_litespimmap_burst_adr[25]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_s23.INIT=16'h7F80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_33),
    .I0(main_basesoc_litespimmap_burst_adr[22]),
    .I1(main_basesoc_litespimmap_burst_adr[23]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_s24.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_32),
    .I0(main_basesoc_litespimmap_burst_adr[22]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I3(main_basesoc_litespimmap_burst_adr[23]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_23_s23.INIT=16'h807F;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_32),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I2(main_basesoc_litespimmap_burst_adr[22]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_22_s23.INIT=8'h78;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_32),
    .I0(main_basesoc_litespimmap_burst_adr[19]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I2(main_basesoc_litespimmap_burst_adr[20]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_20_s23.INIT=8'h87;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I0(main_basesoc_litespimmap_burst_adr[12]),
    .I1(main_basesoc_litespimmap_burst_adr[16]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s24.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_33),
    .I0(main_basesoc_litespimmap_burst_adr[16]),
    .I1(main_basesoc_litespimmap_burst_adr[17]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_34),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s24.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_32),
    .I0(main_basesoc_litespimmap_burst_adr[16]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_34),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34),
    .I3(main_basesoc_litespimmap_burst_adr[17]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_17_s23.INIT=16'h807F;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_32),
    .I0(main_basesoc_litespimmap_burst_adr[13]),
    .I1(main_basesoc_litespimmap_burst_adr[14]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34),
    .I3(main_basesoc_litespimmap_burst_adr[15]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_15_s23.INIT=16'h807F;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_32),
    .I0(main_basesoc_litespimmap_burst_adr[13]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34),
    .I2(main_basesoc_litespimmap_burst_adr[14]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_14_s23.INIT=8'h87;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34),
    .I0(main_basesoc_litespimmap_burst_adr[10]),
    .I1(main_basesoc_litespimmap_burst_adr[11]),
    .I2(main_basesoc_litespimmap_burst_adr[12]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_s25.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_33),
    .I0(main_basesoc_litespimmap_burst_adr[10]),
    .I1(main_basesoc_litespimmap_burst_adr[11]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34),
    .I3(main_basesoc_litespimmap_burst_adr[12]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_12_s24.INIT=16'h807F;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_32),
    .I0(main_basesoc_litespimmap_burst_adr[10]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34),
    .I2(main_basesoc_litespimmap_burst_adr[11]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_11_s23.INIT=8'h87;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_34),
    .I0(main_basesoc_litespimmap_burst_adr[7]),
    .I1(main_basesoc_litespimmap_burst_adr[8]),
    .I2(main_basesoc_litespimmap_burst_adr[9]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_s25.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_33),
    .I0(main_basesoc_litespimmap_burst_adr[7]),
    .I1(main_basesoc_litespimmap_burst_adr[8]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_34),
    .I3(main_basesoc_litespimmap_burst_adr[9]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_9_s24.INIT=16'h807F;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_33),
    .I0(main_basesoc_litespimmap_burst_adr[7]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_34),
    .I2(main_basesoc_litespimmap_burst_adr[8]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_8_s24.INIT=8'h87;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_34),
    .I0(main_basesoc_litespimmap_burst_adr[4]),
    .I1(main_basesoc_litespimmap_burst_adr[5]),
    .I2(main_basesoc_litespimmap_burst_adr[6]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_s25.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_32),
    .I0(main_basesoc_litespimmap_burst_adr[4]),
    .I1(main_basesoc_litespimmap_burst_adr[5]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_33),
    .I3(main_basesoc_litespimmap_burst_adr[6]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_6_s23.INIT=16'h807F;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_33),
    .I0(main_basesoc_litespimmap_burst_adr[4]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_33),
    .I2(main_basesoc_litespimmap_burst_adr[5]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_5_s24.INIT=8'h87;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_33),
    .I0(main_basesoc_litespimmap_burst_adr[1]),
    .I1(main_basesoc_litespimmap_burst_adr[0]),
    .I2(main_basesoc_litespimmap_burst_adr[2]),
    .I3(main_basesoc_litespimmap_burst_adr[3]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_s24.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_33),
    .I0(main_basesoc_litespimmap_burst_adr[1]),
    .I1(main_basesoc_litespimmap_burst_adr[0]),
    .I2(main_basesoc_litespimmap_burst_adr[2]),
    .I3(main_basesoc_litespimmap_burst_adr[3]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_3_s24.INIT=16'h807F;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_s23 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_32),
    .I0(main_basesoc_litespimmap_burst_adr[1]),
    .I1(main_basesoc_litespimmap_burst_adr[0]),
    .I2(main_basesoc_litespimmap_burst_adr[2]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_2_s23.INIT=8'h87;
  LUT2 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_33),
    .I0(main_basesoc_litespimmap_burst_adr[1]),
    .I1(main_basesoc_litespimmap_burst_adr[0]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_1_s24.INIT=4'h6;
  LUT4 n6786_s2 (
    .F(n6786_5),
    .I0(builder_litespi_next_state_3_63),
    .I1(n2648_3),
    .I2(main_basesoc_litespimmap_burst_cs),
    .I3(builder_litespi_state[2]) 
);
defparam n6786_s2.INIT=16'h7000;
  LUT3 n6786_s3 (
    .F(n6786_6),
    .I0(builder_litespi_state[2]),
    .I1(n6786_8),
    .I2(builder_litespi_state[3]) 
);
defparam n6786_s3.INIT=8'hE0;
  LUT4 n6786_s4 (
    .F(n6786_7),
    .I0(builder_litespi_next_state_3_63),
    .I1(n2648_3),
    .I2(n6786_9),
    .I3(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_32) 
);
defparam n6786_s4.INIT=16'h8F00;
  LUT2 n6791_s2 (
    .F(n6791_5),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state[0]) 
);
defparam n6791_s2.INIT=4'h1;
  LUT3 main_basesoc_litespimmap_count_8_s3 (
    .F(main_basesoc_litespimmap_count_8_7),
    .I0(main_basesoc_litespimmap_count[6]),
    .I1(main_basesoc_litespimmap_count[7]),
    .I2(main_basesoc_litespimmap_count[8]) 
);
defparam main_basesoc_litespimmap_count_8_s3.INIT=8'h01;
  LUT4 main_basesoc_litespimmap_count_8_s4 (
    .F(main_basesoc_litespimmap_count_8_8),
    .I0(main_basesoc_litespimmap_count[1]),
    .I1(main_basesoc_litespimmap_count[2]),
    .I2(main_basesoc_litespimmap_count[3]),
    .I3(main_basesoc_litespimmap_count[5]) 
);
defparam main_basesoc_litespimmap_count_8_s4.INIT=16'h0001;
  LUT4 n6185_s2 (
    .F(n6185_5),
    .I0(builder_self0[11]),
    .I1(builder_self0[9]),
    .I2(builder_self0[10]),
    .I3(builder_slave_sel_0_11) 
);
defparam n6185_s2.INIT=16'h0100;
  LUT4 n6239_s2 (
    .F(n6239_5),
    .I0(builder_wishbone2csr_state),
    .I1(n6239_7),
    .I2(builder_slave_sel_0_7),
    .I3(builder_slave_sel_3_6) 
);
defparam n6239_s2.INIT=16'h4000;
  LUT3 main_basesoc_rx_phase_31_s5 (
    .F(main_basesoc_rx_phase_31_10),
    .I0(main_basesoc_rx_phase[31]),
    .I1(n4964_9),
    .I2(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_phase_31_s5.INIT=8'h90;
  LUT4 main_basesoc_rx_phase_31_s6 (
    .F(main_basesoc_rx_phase_31_11),
    .I0(n4976_9),
    .I1(main_basesoc_rx_phase[19]),
    .I2(main_basesoc_rx_phase[20]),
    .I3(main_basesoc_rx_phase_31_13) 
);
defparam main_basesoc_rx_phase_31_s6.INIT=16'hF400;
  LUT3 main_basesoc_rx_phase_31_s7 (
    .F(main_basesoc_rx_phase_31_12),
    .I0(main_basesoc_rx_phase[31]),
    .I1(main_basesoc_rx_phase[24]),
    .I2(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_phase_31_s7.INIT=8'h10;
  LUT3 main_basesoc_tx_phase_3_s5 (
    .F(main_basesoc_tx_phase_3_10),
    .I0(main_basesoc_tx_phase[0]),
    .I1(main_basesoc_tx_phase[1]),
    .I2(main_basesoc_tx_phase[2]) 
);
defparam main_basesoc_tx_phase_3_s5.INIT=8'h80;
  LUT3 main_basesoc_tx_phase_6_s5 (
    .F(main_basesoc_tx_phase_6_10),
    .I0(n4912_9),
    .I1(main_basesoc_tx_phase[5]),
    .I2(main_basesoc_tx_phase[4]) 
);
defparam main_basesoc_tx_phase_6_s5.INIT=8'h40;
  LUT4 main_basesoc_tx_phase_9_s5 (
    .F(main_basesoc_tx_phase_9_10),
    .I0(main_basesoc_tx_phase[6]),
    .I1(main_basesoc_tx_phase[7]),
    .I2(main_basesoc_tx_phase_6_10),
    .I3(main_basesoc_tx_phase[8]) 
);
defparam main_basesoc_tx_phase_9_s5.INIT=16'hFE00;
  LUT2 main_basesoc_tx_phase_11_s5 (
    .F(main_basesoc_tx_phase_11_10),
    .I0(main_basesoc_tx_phase[9]),
    .I1(main_basesoc_tx_phase[10]) 
);
defparam main_basesoc_tx_phase_11_s5.INIT=4'h1;
  LUT3 main_basesoc_tx_phase_17_s5 (
    .F(main_basesoc_tx_phase_17_10),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase[16]),
    .I2(main_basesoc_tx_phase_15_14) 
);
defparam main_basesoc_tx_phase_17_s5.INIT=8'h01;
  LUT4 main_basesoc_tx_phase_18_s5 (
    .F(main_basesoc_tx_phase_18_10),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase[16]),
    .I2(main_basesoc_tx_phase[17]),
    .I3(main_basesoc_tx_phase_15_14) 
);
defparam main_basesoc_tx_phase_18_s5.INIT=16'h0001;
  LUT4 main_basesoc_tx_phase_20_s5 (
    .F(main_basesoc_tx_phase_20_10),
    .I0(main_basesoc_tx_phase_9_10),
    .I1(main_basesoc_tx_phase_15_16),
    .I2(main_basesoc_tx_phase_15_12),
    .I3(main_basesoc_tx_phase_20_11) 
);
defparam main_basesoc_tx_phase_20_s5.INIT=16'h4F00;
  LUT4 main_basesoc_tx_phase_24_s5 (
    .F(main_basesoc_tx_phase_24_10),
    .I0(main_basesoc_tx_phase_20_10),
    .I1(main_basesoc_tx_phase[19]),
    .I2(main_basesoc_tx_phase[20]),
    .I3(main_basesoc_tx_phase_24_11) 
);
defparam main_basesoc_tx_phase_24_s5.INIT=16'hF400;
  LUT4 main_hyperram_trigger_6_s4 (
    .F(main_hyperram_trigger_6_9),
    .I0(main_hyperram_clk_phase[1]),
    .I1(main_hyperram_clk_phase[0]),
    .I2(builder_slave_sel[2]),
    .I3(builder_interface0_cyc_4) 
);
defparam main_hyperram_trigger_6_s4.INIT=16'h4000;
  LUT4 main_hyperram_trigger_6_s5 (
    .F(main_hyperram_trigger_6_10),
    .I0(main_hyperram_trigger[0]),
    .I1(main_hyperram_trigger[1]),
    .I2(main_hyperram_trigger[2]),
    .I3(main_hyperram_trigger[6]) 
);
defparam main_hyperram_trigger_6_s5.INIT=16'h0001;
  LUT4 main_basesoc_litespisdrphycore_sr_in_31_s3 (
    .F(main_basesoc_litespisdrphycore_sr_in_31_7),
    .I0(main_basesoc_litespisdrphycore_storage[3]),
    .I1(main_basesoc_litespisdrphycore_storage[4]),
    .I2(main_basesoc_litespisdrphycore_sr_in_31_9),
    .I3(main_basesoc_litespisdrphycore_sr_in_31_10) 
);
defparam main_basesoc_litespisdrphycore_sr_in_31_s3.INIT=16'h1000;
  LUT2 main_basesoc_litespisdrphycore_sr_in_31_s4 (
    .F(main_basesoc_litespisdrphycore_sr_in_31_8),
    .I0(main_basesoc_litespisdrphycore_posedge_reg2),
    .I1(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam main_basesoc_litespisdrphycore_sr_in_31_s4.INIT=4'h8;
  LUT4 n6103_s6 (
    .F(n6103_10),
    .I0(builder_wishbone2csr_state),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_6),
    .I2(n6239_9),
    .I3(n3144_5) 
);
defparam n6103_s6.INIT=16'h4000;
  LUT4 n6103_s7 (
    .F(n6103_11),
    .I0(main_basesoc_bus_errors[1]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n6103_s7.INIT=16'h7077;
  LUT4 n6104_s6 (
    .F(n6104_10),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_bus_errors[0]),
    .I3(n6044_11) 
);
defparam n6104_s6.INIT=16'h0BBB;
  LUT4 n6177_s6 (
    .F(n6177_10),
    .I0(main_out_storage[7]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[7]) 
);
defparam n6177_s6.INIT=16'h7077;
  LUT4 n6178_s6 (
    .F(n6178_10),
    .I0(main_out_storage[6]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[6]) 
);
defparam n6178_s6.INIT=16'h7077;
  LUT4 n6179_s6 (
    .F(n6179_10),
    .I0(main_out_storage[5]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[5]) 
);
defparam n6179_s6.INIT=16'h7077;
  LUT4 n6180_s6 (
    .F(n6180_10),
    .I0(main_out_storage[4]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[4]) 
);
defparam n6180_s6.INIT=16'h7077;
  LUT4 n6181_s6 (
    .F(n6181_10),
    .I0(main_out_storage[3]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[3]) 
);
defparam n6181_s6.INIT=16'h7077;
  LUT4 n6182_s6 (
    .F(n6182_10),
    .I0(main_out_storage[2]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[2]) 
);
defparam n6182_s6.INIT=16'h7077;
  LUT4 n6183_s6 (
    .F(n6183_10),
    .I0(main_out_storage[1]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[1]) 
);
defparam n6183_s6.INIT=16'h7077;
  LUT4 n6184_s6 (
    .F(n6184_10),
    .I0(main_out_storage[0]),
    .I1(n6044_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_oe_storage[0]) 
);
defparam n6184_s6.INIT=16'h7077;
  LUT4 n6303_s6 (
    .F(n6303_10),
    .I0(main_basesoc_timer_value_status[31]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[31]) 
);
defparam n6303_s6.INIT=16'h7077;
  LUT4 n6305_s6 (
    .F(n6305_10),
    .I0(main_basesoc_timer_value_status[30]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[30]) 
);
defparam n6305_s6.INIT=16'h7077;
  LUT4 n6307_s6 (
    .F(n6307_10),
    .I0(main_basesoc_timer_value_status[29]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[29]) 
);
defparam n6307_s6.INIT=16'h7077;
  LUT4 n6309_s6 (
    .F(n6309_10),
    .I0(main_basesoc_timer_value_status[28]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[28]) 
);
defparam n6309_s6.INIT=16'h7077;
  LUT4 n6311_s6 (
    .F(n6311_10),
    .I0(main_basesoc_timer_value_status[27]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[27]) 
);
defparam n6311_s6.INIT=16'h7077;
  LUT4 n6313_s6 (
    .F(n6313_10),
    .I0(main_basesoc_timer_value_status[26]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[26]) 
);
defparam n6313_s6.INIT=16'h7077;
  LUT4 n6315_s6 (
    .F(n6315_10),
    .I0(main_basesoc_timer_value_status[25]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[25]) 
);
defparam n6315_s6.INIT=16'h7077;
  LUT4 n6317_s6 (
    .F(n6317_10),
    .I0(main_basesoc_timer_value_status[24]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[24]) 
);
defparam n6317_s6.INIT=16'h7077;
  LUT4 n6319_s6 (
    .F(n6319_10),
    .I0(main_basesoc_timer_value_status[23]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[23]) 
);
defparam n6319_s6.INIT=16'h7077;
  LUT4 n6321_s6 (
    .F(n6321_10),
    .I0(main_basesoc_timer_value_status[22]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[22]) 
);
defparam n6321_s6.INIT=16'h7077;
  LUT4 n6323_s6 (
    .F(n6323_10),
    .I0(main_basesoc_timer_value_status[21]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[21]) 
);
defparam n6323_s6.INIT=16'h7077;
  LUT4 n6325_s6 (
    .F(n6325_10),
    .I0(main_basesoc_timer_value_status[20]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[20]) 
);
defparam n6325_s6.INIT=16'h7077;
  LUT4 n6327_s6 (
    .F(n6327_10),
    .I0(main_basesoc_timer_value_status[19]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[19]) 
);
defparam n6327_s6.INIT=16'h7077;
  LUT4 n6329_s6 (
    .F(n6329_10),
    .I0(main_basesoc_timer_value_status[18]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[18]) 
);
defparam n6329_s6.INIT=16'h7077;
  LUT4 n6331_s6 (
    .F(n6331_10),
    .I0(main_basesoc_timer_value_status[17]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[17]) 
);
defparam n6331_s6.INIT=16'h7077;
  LUT4 n6333_s6 (
    .F(n6333_10),
    .I0(main_basesoc_timer_value_status[16]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[16]) 
);
defparam n6333_s6.INIT=16'h7077;
  LUT4 n6335_s6 (
    .F(n6335_10),
    .I0(main_basesoc_timer_value_status[15]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[15]) 
);
defparam n6335_s6.INIT=16'h7077;
  LUT4 n6337_s6 (
    .F(n6337_10),
    .I0(main_basesoc_timer_value_status[14]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[14]) 
);
defparam n6337_s6.INIT=16'h7077;
  LUT4 n6339_s6 (
    .F(n6339_10),
    .I0(main_basesoc_timer_value_status[13]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[13]) 
);
defparam n6339_s6.INIT=16'h7077;
  LUT4 n6341_s6 (
    .F(n6341_10),
    .I0(main_basesoc_timer_value_status[12]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[12]) 
);
defparam n6341_s6.INIT=16'h7077;
  LUT4 n6343_s6 (
    .F(n6343_10),
    .I0(main_basesoc_timer_value_status[11]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[11]) 
);
defparam n6343_s6.INIT=16'h7077;
  LUT4 n6345_s6 (
    .F(n6345_10),
    .I0(main_basesoc_timer_value_status[10]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[10]) 
);
defparam n6345_s6.INIT=16'h7077;
  LUT4 n6347_s6 (
    .F(n6347_10),
    .I0(main_basesoc_timer_value_status[9]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[9]) 
);
defparam n6347_s6.INIT=16'h7077;
  LUT4 n6349_s6 (
    .F(n6349_10),
    .I0(main_basesoc_timer_value_status[8]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[8]) 
);
defparam n6349_s6.INIT=16'h7077;
  LUT4 n6351_s6 (
    .F(n6351_10),
    .I0(main_basesoc_timer_value_status[7]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[7]) 
);
defparam n6351_s6.INIT=16'h7077;
  LUT4 n6353_s6 (
    .F(n6353_10),
    .I0(main_basesoc_timer_value_status[6]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[6]) 
);
defparam n6353_s6.INIT=16'h7077;
  LUT4 n6355_s6 (
    .F(n6355_10),
    .I0(main_basesoc_timer_value_status[5]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[5]) 
);
defparam n6355_s6.INIT=16'h7077;
  LUT4 n6357_s6 (
    .F(n6357_10),
    .I0(main_basesoc_timer_value_status[4]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[4]) 
);
defparam n6357_s6.INIT=16'h7077;
  LUT4 n6359_s6 (
    .F(n6359_10),
    .I0(main_basesoc_timer_value_status[3]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[3]) 
);
defparam n6359_s6.INIT=16'h7077;
  LUT4 n6361_s6 (
    .F(n6361_10),
    .I0(main_basesoc_timer_value_status[2]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[2]) 
);
defparam n6361_s6.INIT=16'h7077;
  LUT4 n6363_s6 (
    .F(n6363_10),
    .I0(main_basesoc_timer_value_status[1]),
    .I1(n6493_11),
    .I2(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I3(main_basesoc_timer_load_storage[1]) 
);
defparam n6363_s6.INIT=16'h7077;
  LUT4 n6364_s11 (
    .F(n6364_15),
    .I0(n6364_19),
    .I1(builder_self0[1]),
    .I2(n6364_20),
    .I3(builder_csr_bankarray_csrbank5_ev_enable0_re_6) 
);
defparam n6364_s11.INIT=16'h4000;
  LUT4 n6364_s12 (
    .F(n6364_16),
    .I0(main_basesoc_timer_zero_trigger),
    .I1(n6364_21),
    .I2(main_basesoc_timer_value_status[0]),
    .I3(n6493_11) 
);
defparam n6364_s12.INIT=16'h0777;
  LUT4 n6364_s13 (
    .F(n6364_17),
    .I0(main_basesoc_timer_update_value_storage),
    .I1(n6364_22),
    .I2(main_basesoc_timer_en_storage),
    .I3(n6364_23) 
);
defparam n6364_s13.INIT=16'h0777;
  LUT4 n6364_s14 (
    .F(n6364_18),
    .I0(main_basesoc_timer_load_storage[0]),
    .I1(n6364_24),
    .I2(n6364_20),
    .I3(builder_self0[0]) 
);
defparam n6364_s14.INIT=16'hC575;
  LUT4 n6493_s7 (
    .F(n6493_11),
    .I0(builder_slave_sel_3_6),
    .I1(n6239_8),
    .I2(n6493_14),
    .I3(n6493_15) 
);
defparam n6493_s7.INIT=16'h8000;
  LUT2 n6493_s8 (
    .F(n6493_12),
    .I0(main_basesoc_uart_enable_storage[1]),
    .I1(n6364_21) 
);
defparam n6493_s8.INIT=4'h8;
  LUT4 n6493_s9 (
    .F(n6493_13),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(storage_1_dat1[1]),
    .I2(main_basesoc_uart_rx_fifo_readable),
    .I3(n6364_22) 
);
defparam n6493_s9.INIT=16'h0BBB;
  LUT4 n6494_s13 (
    .F(n6494_17),
    .I0(n6494_26),
    .I1(n6494_28),
    .I2(builder_self0[0]),
    .I3(n6364_20) 
);
defparam n6494_s13.INIT=16'h8000;
  LUT4 n6494_s14 (
    .F(n6494_18),
    .I0(n6494_23),
    .I1(n6494_28),
    .I2(builder_self0[0]),
    .I3(n6364_20) 
);
defparam n6494_s14.INIT=16'h8000;
  LUT4 n6494_s15 (
    .F(n6494_19),
    .I0(n6493_11),
    .I1(main_basesoc_uart_tx_pending),
    .I2(main_basesoc_uart_tx_fifo_readable),
    .I3(n6494_24) 
);
defparam n6494_s15.INIT=16'h7077;
  LUT4 n6494_s16 (
    .F(n6494_20),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(storage_1_dat1[0]),
    .I2(main_basesoc_uart_rx_fifo_readable),
    .I3(n6364_23) 
);
defparam n6494_s16.INIT=16'hB0BB;
  LUT4 n6044_s6 (
    .F(n6044_11),
    .I0(n6044_12),
    .I1(builder_slave_sel_0_7),
    .I2(builder_slave_sel_3_6),
    .I3(builder_csr_bankarray_csrbank5_update_value0_re_6) 
);
defparam n6044_s6.INIT=16'h8000;
  LUT4 n4912_s4 (
    .F(n4912_9),
    .I0(main_basesoc_tx_phase[1]),
    .I1(main_basesoc_tx_phase[2]),
    .I2(main_basesoc_tx_phase[0]),
    .I3(main_basesoc_tx_phase[3]) 
);
defparam n4912_s4.INIT=16'h007F;
  LUT3 n4895_s4 (
    .F(n4895_9),
    .I0(main_basesoc_tx_phase_20_10),
    .I1(main_basesoc_tx_phase[19]),
    .I2(main_basesoc_tx_phase[20]) 
);
defparam n4895_s4.INIT=8'h0B;
  LUT2 n4889_s4 (
    .F(n4889_9),
    .I0(main_basesoc_tx_phase[25]),
    .I1(main_basesoc_tx_phase[26]) 
);
defparam n4889_s4.INIT=4'h8;
  LUT2 n4886_s4 (
    .F(n4886_9),
    .I0(main_basesoc_tx_phase[29]),
    .I1(n4887_11) 
);
defparam n4886_s4.INIT=4'h8;
  LUT2 n4885_s5 (
    .F(n4885_11),
    .I0(main_basesoc_tx_phase[30]),
    .I1(n4886_9) 
);
defparam n4885_s5.INIT=4'h8;
  LUT4 n4991_s4 (
    .F(n4991_9),
    .I0(main_basesoc_rx_phase[0]),
    .I1(main_basesoc_rx_phase[2]),
    .I2(main_basesoc_rx_phase[1]),
    .I3(main_basesoc_rx_phase[3]) 
);
defparam n4991_s4.INIT=16'h007F;
  LUT3 n4987_s4 (
    .F(n4987_9),
    .I0(n4991_9),
    .I1(main_basesoc_rx_phase[5]),
    .I2(main_basesoc_rx_phase[4]) 
);
defparam n4987_s4.INIT=8'h40;
  LUT4 n4976_s4 (
    .F(n4976_9),
    .I0(n4986_11),
    .I1(n4982_12),
    .I2(n4976_10),
    .I3(n4976_11) 
);
defparam n4976_s4.INIT=16'h4F00;
  LUT3 n4974_s4 (
    .F(n4974_9),
    .I0(n4976_9),
    .I1(main_basesoc_rx_phase[19]),
    .I2(main_basesoc_rx_phase[20]) 
);
defparam n4974_s4.INIT=8'h0B;
  LUT2 n4968_s4 (
    .F(n4968_9),
    .I0(main_basesoc_rx_phase[25]),
    .I1(main_basesoc_rx_phase[26]) 
);
defparam n4968_s4.INIT=4'h8;
  LUT2 n4965_s4 (
    .F(n4965_9),
    .I0(main_basesoc_rx_phase[29]),
    .I1(n4966_11) 
);
defparam n4965_s4.INIT=4'h8;
  LUT4 builder_litespi_state_1_s5 (
    .F(builder_litespi_state_1_10),
    .I0(main_basesoc_litespimmap_byte_count[1]),
    .I1(main_basesoc_litespimmap_byte_count[0]),
    .I2(builder_litespi_state[0]),
    .I3(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_32) 
);
defparam builder_litespi_state_1_s5.INIT=16'h7000;
  LUT3 builder_litespi_state_1_s6 (
    .F(builder_litespi_state_1_11),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_state[2]) 
);
defparam builder_litespi_state_1_s6.INIT=8'hE7;
  LUT4 builder_litespi_state_2_s6 (
    .F(builder_litespi_state_2_11),
    .I0(builder_litespi_next_state_0_40),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state_1_14),
    .I3(builder_litespi_state[2]) 
);
defparam builder_litespi_state_2_s6.INIT=16'h453F;
  LUT4 builder_litespi_state_3_s7 (
    .F(builder_litespi_state_3_12),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state_1_14),
    .I2(builder_litespi_next_state_0_40),
    .I3(builder_litespi_state[3]) 
);
defparam builder_litespi_state_3_s7.INIT=16'h0733;
  LUT3 main_basesoc_litespimmap_burst_cs_litespi_next_value_s22 (
    .F(main_basesoc_litespimmap_burst_cs_litespi_next_value_29),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state[0]),
    .I2(builder_litespi_state[2]) 
);
defparam main_basesoc_litespimmap_burst_cs_litespi_next_value_s22.INIT=8'h10;
  LUT2 main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_s24 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_33),
    .I0(builder_litespi_state[2]),
    .I1(builder_litespi_state[0]) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_s24.INIT=4'h4;
  LUT3 main_basesoc_litespisdrphycore_sr_out_load_s8 (
    .F(main_basesoc_litespisdrphycore_sr_out_load_14),
    .I0(builder_litespiphy_state[0]),
    .I1(spiflash_cs_n_d),
    .I2(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam main_basesoc_litespisdrphycore_sr_out_load_s8.INIT=8'h10;
  LUT3 n1022_s2 (
    .F(n1022_6),
    .I0(main_basesoc_tx_count[0]),
    .I1(main_basesoc_tx_count[1]),
    .I2(main_basesoc_tx_count[2]) 
);
defparam n1022_s2.INIT=8'h80;
  LUT3 n1089_s2 (
    .F(n1089_6),
    .I0(main_basesoc_rx_count[0]),
    .I1(main_basesoc_rx_count[1]),
    .I2(main_basesoc_rx_count[2]) 
);
defparam n1089_s2.INIT=8'h80;
  LUT4 n1550_s2 (
    .F(n1550_6),
    .I0(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_12),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13),
    .I2(n5419_7),
    .I3(n1550_8) 
);
defparam n1550_s2.INIT=16'h01FE;
  LUT3 n1551_s3 (
    .F(n1551_7),
    .I0(main_basesoc_litespimmap_source_payload_width[0]),
    .I1(n1531_10),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[4]) 
);
defparam n1551_s3.INIT=8'h78;
  LUT4 n1552_s3 (
    .F(n1552_7),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[2]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]),
    .I2(n1552_8),
    .I3(main_basesoc_litespisdrphycore_sr_cnt[3]) 
);
defparam n1552_s3.INIT=16'h40BF;
  LUT4 n1553_s2 (
    .F(n1553_6),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(main_basesoc_litespimmap_storage[2]),
    .I3(\o[0]_7 ) 
);
defparam n1553_s2.INIT=16'h1E00;
  LUT3 n1554_s2 (
    .F(n1554_6),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(\o[0]_7 ) 
);
defparam n1554_s2.INIT=8'h60;
  LUT3 n1554_s3 (
    .F(n1554_7),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[0]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[1]) 
);
defparam n1554_s3.INIT=8'h4B;
  LUT4 n1555_s2 (
    .F(n1555_6),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(\o[0]_7 ),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[0]),
    .I3(builder_litespiphy_state[0]) 
);
defparam n1555_s2.INIT=16'h0F77;
  LUT4 builder_csr_bankarray_csrbank0_reset0_re_s2 (
    .F(builder_csr_bankarray_csrbank0_reset0_re_6),
    .I0(builder_self0[10]),
    .I1(builder_self0[9]),
    .I2(builder_csr_bankarray_csrbank0_reset0_re_10),
    .I3(builder_csr_bankarray_sel_5) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s2.INIT=16'h4000;
  LUT4 builder_csr_bankarray_csrbank2_out0_re_s2 (
    .F(builder_csr_bankarray_csrbank2_out0_re_6),
    .I0(builder_slave_sel_0_7),
    .I1(builder_slave_sel_3_6),
    .I2(builder_interface0_cyc_4),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_13) 
);
defparam builder_csr_bankarray_csrbank2_out0_re_s2.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank5_load0_re_s2 (
    .F(builder_csr_bankarray_csrbank5_load0_re_6),
    .I0(builder_self0[9]),
    .I1(n6239_5),
    .I2(builder_self0[10]),
    .I3(builder_csr_bankarray_csrbank2_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_load0_re_s2.INIT=16'h4000;
  LUT3 builder_csr_bankarray_csrbank5_update_value0_re_s2 (
    .F(builder_csr_bankarray_csrbank5_update_value0_re_6),
    .I0(builder_self0[2]),
    .I1(n6494_28),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam builder_csr_bankarray_csrbank5_update_value0_re_s2.INIT=8'h40;
  LUT3 builder_csr_bankarray_csrbank5_ev_enable0_re_s2 (
    .F(builder_csr_bankarray_csrbank5_ev_enable0_re_6),
    .I0(n6494_28),
    .I1(builder_self0[2]),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam builder_csr_bankarray_csrbank5_ev_enable0_re_s2.INIT=8'h80;
  LUT2 builder_csr_bankarray_csrbank6_ev_enable0_re_s2 (
    .F(builder_csr_bankarray_csrbank6_ev_enable0_re_6),
    .I0(builder_self0[1]),
    .I1(n6494_28) 
);
defparam builder_csr_bankarray_csrbank6_ev_enable0_re_s2.INIT=4'h4;
  LUT4 \o[0]_s3  (
    .F(\o[0]_7 ),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state[0]),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_state[2]) 
);
defparam \o[0]_s3 .INIT=16'h1000;
  LUT4 \o[0]_s4  (
    .F(\o[0]_8 ),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(main_basesoc_litespimmap_storage[2]),
    .I3(main_basesoc_litespimmap_storage[3]) 
);
defparam \o[0]_s4 .INIT=16'h0001;
  LUT4 n4986_s5 (
    .F(n4986_11),
    .I0(main_basesoc_rx_phase[6]),
    .I1(main_basesoc_rx_phase[7]),
    .I2(n4987_9),
    .I3(main_basesoc_rx_phase[8]) 
);
defparam n4986_s5.INIT=16'hFE00;
  LUT2 n4984_s5 (
    .F(n4984_11),
    .I0(main_basesoc_rx_phase[9]),
    .I1(main_basesoc_rx_phase[10]) 
);
defparam n4984_s5.INIT=4'h1;
  LUT4 n4977_s5 (
    .F(n4977_11),
    .I0(main_basesoc_rx_phase[15]),
    .I1(main_basesoc_rx_phase[16]),
    .I2(main_basesoc_rx_phase[17]),
    .I3(n4980_13) 
);
defparam n4977_s5.INIT=16'h0001;
  LUT3 n4964_s4 (
    .F(n4964_9),
    .I0(main_basesoc_rx_phase[29]),
    .I1(main_basesoc_rx_phase[30]),
    .I2(n4966_11) 
);
defparam n4964_s4.INIT=8'h80;
  LUT4 builder_litespi_state_0_s5 (
    .F(builder_litespi_state_0_10),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state_1_14),
    .I2(builder_litespi_next_state_3_63),
    .I3(builder_litespi_state[2]) 
);
defparam builder_litespi_state_0_s5.INIT=16'hF077;
  LUT4 builder_slave_sel_0_s6 (
    .F(builder_slave_sel_0_9),
    .I0(builder_self0[17]),
    .I1(builder_self0[19]),
    .I2(builder_self0[16]),
    .I3(builder_self0[26]) 
);
defparam builder_slave_sel_0_s6.INIT=16'h0100;
  LUT4 builder_interface0_cyc_s2 (
    .F(builder_interface0_cyc_5),
    .I0(lineLoader_cmdSent),
    .I1(lineLoader_valid),
    .I2(main_basesoc_ibus_adr[1]),
    .I3(main_basesoc_ibus_adr[0]) 
);
defparam builder_interface0_cyc_s2.INIT=16'h000B;
  LUT4 n824_s3 (
    .F(n824_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .I3(n824_8) 
);
defparam n824_s3.INIT=16'h0100;
  LUT4 n824_s4 (
    .F(n824_7),
    .I0(n824_9),
    .I1(n824_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n824_s4.INIT=16'hCA00;
  LUT4 n825_s3 (
    .F(n825_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .I3(n825_8) 
);
defparam n825_s3.INIT=16'h0100;
  LUT4 n825_s4 (
    .F(n825_7),
    .I0(n825_9),
    .I1(n825_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n825_s4.INIT=16'h3A00;
  LUT4 n826_s3 (
    .F(n826_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .I3(n826_8) 
);
defparam n826_s3.INIT=16'h0100;
  LUT4 n826_s4 (
    .F(n826_7),
    .I0(n826_9),
    .I1(n826_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n826_s4.INIT=16'hC500;
  LUT4 n827_s3 (
    .F(n827_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .I3(n827_8) 
);
defparam n827_s3.INIT=16'h0100;
  LUT4 n827_s4 (
    .F(n827_7),
    .I0(n827_9),
    .I1(n827_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n827_s4.INIT=16'h3500;
  LUT4 n828_s3 (
    .F(n828_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .I3(n828_8) 
);
defparam n828_s3.INIT=16'h0100;
  LUT4 n828_s4 (
    .F(n828_7),
    .I0(n828_9),
    .I1(n828_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n828_s4.INIT=16'h3500;
  LUT4 n829_s3 (
    .F(n829_6),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .I3(n829_8) 
);
defparam n829_s3.INIT=16'h0100;
  LUT4 n829_s4 (
    .F(n829_7),
    .I0(n829_9),
    .I1(n829_10),
    .I2(mem_adr0[0]),
    .I3(builder_csr_bankarray_sel_r) 
);
defparam n829_s4.INIT=16'h3500;
  LUT4 n830_s3 (
    .F(n830_6),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[0]),
    .I3(mem_adr0[2]) 
);
defparam n830_s3.INIT=16'h9CE0;
  LUT3 n830_s4 (
    .F(n830_7),
    .I0(n830_10),
    .I1(mem_adr0[5]),
    .I2(builder_csr_bankarray_sel_r) 
);
defparam n830_s4.INIT=8'h10;
  LUT4 n830_s5 (
    .F(n830_8),
    .I0(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .I3(n830_11) 
);
defparam n830_s5.INIT=16'h0100;
  LUT4 n830_s6 (
    .F(n830_9),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[6]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[6]) 
);
defparam n830_s6.INIT=16'h0777;
  LUT3 n831_s3 (
    .F(n831_6),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[7]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[7]) 
);
defparam n831_s3.INIT=8'h01;
  LUT4 n831_s4 (
    .F(n831_7),
    .I0(builder_slave_sel_r[0]),
    .I1(main_basesoc_dat_r[7]),
    .I2(builder_slave_sel_r[2]),
    .I3(main_hyperram_sr[7]) 
);
defparam n831_s4.INIT=16'h0777;
  LUT4 builder_done_s3 (
    .F(builder_done_6),
    .I0(builder_count[4]),
    .I1(builder_count[5]),
    .I2(builder_count[6]),
    .I3(builder_count[7]) 
);
defparam builder_done_s3.INIT=16'h0001;
  LUT4 builder_done_s4 (
    .F(builder_done_7),
    .I0(builder_count[0]),
    .I1(builder_count[1]),
    .I2(builder_count[2]),
    .I3(builder_count[3]) 
);
defparam builder_done_s4.INIT=16'h0001;
  LUT4 builder_done_s5 (
    .F(builder_done_8),
    .I0(builder_count[16]),
    .I1(builder_count[17]),
    .I2(builder_count[18]),
    .I3(builder_count[19]) 
);
defparam builder_done_s5.INIT=16'h0001;
  LUT4 builder_done_s6 (
    .F(builder_done_9),
    .I0(builder_count[8]),
    .I1(builder_count[11]),
    .I2(builder_count[13]),
    .I3(builder_count[14]) 
);
defparam builder_done_s6.INIT=16'h0001;
  LUT3 n1037_s2 (
    .F(n1037_5),
    .I0(main_basesoc_tx_count[3]),
    .I1(builder_rs232phytx_state),
    .I2(main_basesoc_tx_tick) 
);
defparam n1037_s2.INIT=8'h80;
  LUT2 n1112_s2 (
    .F(n1112_5),
    .I0(main_basesoc_rx_count[2]),
    .I1(main_basesoc_rx_count[3]) 
);
defparam n1112_s2.INIT=4'h4;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s3 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I0(n6239_9),
    .I1(n6239_8),
    .I2(builder_slave_sel_3_6),
    .I3(n6493_14) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s3.INIT=16'h7000;
  LUT3 main_basesoc_timer_zero_trigger_s3 (
    .F(main_basesoc_timer_zero_trigger_6),
    .I0(main_basesoc_timer_zero_trigger_9),
    .I1(main_basesoc_timer_zero_trigger_10),
    .I2(n5239_5) 
);
defparam main_basesoc_timer_zero_trigger_s3.INIT=8'h80;
  LUT4 main_basesoc_timer_zero_trigger_s4 (
    .F(main_basesoc_timer_zero_trigger_7),
    .I0(main_basesoc_timer_value[25]),
    .I1(main_basesoc_timer_value[26]),
    .I2(main_basesoc_timer_value[27]),
    .I3(main_basesoc_timer_zero_trigger_11) 
);
defparam main_basesoc_timer_zero_trigger_s4.INIT=16'h0100;
  LUT4 main_basesoc_timer_zero_trigger_s5 (
    .F(main_basesoc_timer_zero_trigger_8),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_value[14]),
    .I2(main_basesoc_timer_value[15]),
    .I3(main_basesoc_timer_zero_trigger_12) 
);
defparam main_basesoc_timer_zero_trigger_s5.INIT=16'h0100;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[6]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[7]),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n1531_s4.INIT=8'h10;
  LUT4 n9665_s3 (
    .F(n9665_6),
    .I0(main_basesoc_bus_errors[4]),
    .I1(main_basesoc_bus_errors[5]),
    .I2(main_basesoc_bus_errors[6]),
    .I3(main_basesoc_bus_errors[7]) 
);
defparam n9665_s3.INIT=16'h8000;
  LUT4 n9665_s4 (
    .F(n9665_7),
    .I0(main_basesoc_bus_errors[0]),
    .I1(main_basesoc_bus_errors[1]),
    .I2(main_basesoc_bus_errors[2]),
    .I3(main_basesoc_bus_errors[3]) 
);
defparam n9665_s4.INIT=16'h8000;
  LUT4 n9665_s5 (
    .F(n9665_8),
    .I0(main_basesoc_bus_errors[12]),
    .I1(main_basesoc_bus_errors[13]),
    .I2(main_basesoc_bus_errors[14]),
    .I3(main_basesoc_bus_errors[15]) 
);
defparam n9665_s5.INIT=16'h8000;
  LUT4 n9665_s6 (
    .F(n9665_9),
    .I0(main_basesoc_bus_errors[8]),
    .I1(main_basesoc_bus_errors[9]),
    .I2(main_basesoc_bus_errors[10]),
    .I3(main_basesoc_bus_errors[11]) 
);
defparam n9665_s6.INIT=16'h8000;
  LUT4 n9665_s7 (
    .F(n9665_10),
    .I0(main_basesoc_bus_errors[20]),
    .I1(main_basesoc_bus_errors[21]),
    .I2(main_basesoc_bus_errors[22]),
    .I3(main_basesoc_bus_errors[23]) 
);
defparam n9665_s7.INIT=16'h8000;
  LUT4 n9665_s8 (
    .F(n9665_11),
    .I0(main_basesoc_bus_errors[16]),
    .I1(main_basesoc_bus_errors[17]),
    .I2(main_basesoc_bus_errors[18]),
    .I3(main_basesoc_bus_errors[19]) 
);
defparam n9665_s8.INIT=16'h8000;
  LUT4 n9665_s9 (
    .F(n9665_12),
    .I0(main_basesoc_bus_errors[28]),
    .I1(main_basesoc_bus_errors[29]),
    .I2(main_basesoc_bus_errors[30]),
    .I3(main_basesoc_bus_errors[31]) 
);
defparam n9665_s9.INIT=16'h8000;
  LUT4 n9665_s10 (
    .F(n9665_13),
    .I0(main_basesoc_bus_errors[24]),
    .I1(main_basesoc_bus_errors[25]),
    .I2(main_basesoc_bus_errors[26]),
    .I3(main_basesoc_bus_errors[27]) 
);
defparam n9665_s10.INIT=16'h8000;
  LUT4 main_done_s3 (
    .F(main_done_6),
    .I0(main_count[10]),
    .I1(main_count[11]),
    .I2(main_count[12]),
    .I3(main_count[13]) 
);
defparam main_done_s3.INIT=16'h0001;
  LUT4 main_done_s4 (
    .F(main_done_7),
    .I0(main_count[6]),
    .I1(main_count[7]),
    .I2(main_count[8]),
    .I3(main_count[9]) 
);
defparam main_done_s4.INIT=16'h0001;
  LUT4 main_done_s5 (
    .F(main_done_8),
    .I0(main_count[18]),
    .I1(main_count[19]),
    .I2(main_count[20]),
    .I3(main_count[21]) 
);
defparam main_done_s5.INIT=16'h0001;
  LUT4 main_done_s6 (
    .F(main_done_9),
    .I0(main_count[14]),
    .I1(main_count[15]),
    .I2(main_count[16]),
    .I3(main_count[17]) 
);
defparam main_done_s6.INIT=16'h0001;
  LUT3 builder_csr_bankarray_sel_s3 (
    .F(builder_csr_bankarray_sel_6),
    .I0(builder_self0[11]),
    .I1(builder_slave_sel_0_11),
    .I2(builder_interface0_cyc_4) 
);
defparam builder_csr_bankarray_sel_s3.INIT=8'h40;
  LUT2 n5215_s2 (
    .F(n5215_5),
    .I0(main_basesoc_timer_value[29]),
    .I1(n5217_5) 
);
defparam n5215_s2.INIT=4'h4;
  LUT4 n5217_s2 (
    .F(n5217_5),
    .I0(main_basesoc_timer_value[28]),
    .I1(main_basesoc_timer_zero_trigger_6),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_zero_trigger_7) 
);
defparam n5217_s2.INIT=16'h4000;
  LUT3 n5218_s2 (
    .F(n5218_5),
    .I0(main_basesoc_timer_zero_trigger_6),
    .I1(main_basesoc_timer_zero_trigger_5),
    .I2(main_basesoc_timer_zero_trigger_7) 
);
defparam n5218_s2.INIT=8'h80;
  LUT2 n5219_s2 (
    .F(n5219_5),
    .I0(main_basesoc_timer_value[26]),
    .I1(n5220_5) 
);
defparam n5219_s2.INIT=4'h4;
  LUT4 n5220_s2 (
    .F(n5220_5),
    .I0(main_basesoc_timer_value[25]),
    .I1(main_basesoc_timer_zero_trigger_6),
    .I2(main_basesoc_timer_zero_trigger_5),
    .I3(main_basesoc_timer_zero_trigger_11) 
);
defparam n5220_s2.INIT=16'h4000;
  LUT4 n5221_s3 (
    .F(n5221_6),
    .I0(main_basesoc_timer_value[22]),
    .I1(main_basesoc_timer_value[23]),
    .I2(main_basesoc_timer_zero_trigger_6),
    .I3(main_basesoc_timer_zero_trigger_5) 
);
defparam n5221_s3.INIT=16'h1000;
  LUT3 n5223_s2 (
    .F(n5223_5),
    .I0(main_basesoc_timer_value[22]),
    .I1(main_basesoc_timer_zero_trigger_6),
    .I2(main_basesoc_timer_zero_trigger_5) 
);
defparam n5223_s2.INIT=8'h40;
  LUT3 n5226_s2 (
    .F(n5226_5),
    .I0(main_basesoc_timer_value[19]),
    .I1(main_basesoc_timer_zero_trigger_6),
    .I2(main_basesoc_timer_zero_trigger_8) 
);
defparam n5226_s2.INIT=8'h40;
  LUT3 n5228_s2 (
    .F(n5228_5),
    .I0(main_basesoc_timer_value[16]),
    .I1(main_basesoc_timer_value[17]),
    .I2(n5230_5) 
);
defparam n5228_s2.INIT=8'h10;
  LUT2 n5229_s2 (
    .F(n5229_5),
    .I0(main_basesoc_timer_value[16]),
    .I1(n5230_5) 
);
defparam n5229_s2.INIT=4'h4;
  LUT4 n5230_s2 (
    .F(n5230_5),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_value[14]),
    .I2(main_basesoc_timer_value[15]),
    .I3(main_basesoc_timer_zero_trigger_6) 
);
defparam n5230_s2.INIT=16'h0100;
  LUT3 n5231_s2 (
    .F(n5231_5),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_value[14]),
    .I2(main_basesoc_timer_zero_trigger_6) 
);
defparam n5231_s2.INIT=8'h10;
  LUT3 n5234_s2 (
    .F(n5234_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(n5236_7) 
);
defparam n5234_s2.INIT=8'h10;
  LUT2 n5235_s2 (
    .F(n5235_5),
    .I0(main_basesoc_timer_value[10]),
    .I1(n5236_7) 
);
defparam n5235_s2.INIT=4'h4;
  LUT3 n5237_s2 (
    .F(n5237_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(main_basesoc_timer_value[8]),
    .I2(n5239_5) 
);
defparam n5237_s2.INIT=8'h10;
  LUT2 n5238_s2 (
    .F(n5238_5),
    .I0(main_basesoc_timer_value[7]),
    .I1(n5239_5) 
);
defparam n5238_s2.INIT=4'h4;
  LUT4 n5239_s2 (
    .F(n5239_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[5]),
    .I2(main_basesoc_timer_value[6]),
    .I3(n5242_5) 
);
defparam n5239_s2.INIT=16'h0100;
  LUT3 n5240_s2 (
    .F(n5240_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(main_basesoc_timer_value[5]),
    .I2(n5242_5) 
);
defparam n5240_s2.INIT=8'h10;
  LUT2 n5241_s2 (
    .F(n5241_5),
    .I0(main_basesoc_timer_value[4]),
    .I1(n5242_5) 
);
defparam n5241_s2.INIT=4'h4;
  LUT4 n5242_s2 (
    .F(n5242_5),
    .I0(main_basesoc_timer_value[0]),
    .I1(main_basesoc_timer_value[1]),
    .I2(main_basesoc_timer_value[2]),
    .I3(main_basesoc_timer_value[3]) 
);
defparam n5242_s2.INIT=16'h0001;
  LUT3 n5243_s2 (
    .F(n5243_5),
    .I0(main_basesoc_timer_value[0]),
    .I1(main_basesoc_timer_value[1]),
    .I2(main_basesoc_timer_value[2]) 
);
defparam n5243_s2.INIT=8'h01;
  LUT3 n5404_s4 (
    .F(n5404_7),
    .I0(n5404_9),
    .I1(n5404_10),
    .I2(n1552_10) 
);
defparam n5404_s4.INIT=8'h53;
  LUT4 n5404_s5 (
    .F(n5404_8),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_state[2]) 
);
defparam n5404_s5.INIT=16'h0100;
  LUT3 n5405_s3 (
    .F(n5405_6),
    .I0(n5405_8),
    .I1(n5413_6),
    .I2(n1552_10) 
);
defparam n5405_s3.INIT=8'hA3;
  LUT3 n5406_s3 (
    .F(n5406_6),
    .I0(n5404_8),
    .I1(builder_self0[19]),
    .I2(n5406_8) 
);
defparam n5406_s3.INIT=8'h07;
  LUT3 n5406_s4 (
    .F(n5406_7),
    .I0(n5406_9),
    .I1(n5414_6),
    .I2(n1552_10) 
);
defparam n5406_s4.INIT=8'hAC;
  LUT4 n5407_s4 (
    .F(n5407_7),
    .I0(n1553_6),
    .I1(n5407_9),
    .I2(main_basesoc_litespimmap_burst_cs_litespi_next_value_29),
    .I3(main_basesoc_litespimmap_storage[0]) 
);
defparam n5407_s4.INIT=16'hBF9D;
  LUT4 n5407_s5 (
    .F(n5407_8),
    .I0(n5407_10),
    .I1(n5423_8),
    .I2(n1552_10),
    .I3(n1551_9) 
);
defparam n5407_s5.INIT=16'hCF05;
  LUT4 n5408_s3 (
    .F(n5408_6),
    .I0(n1553_6),
    .I1(n5408_8),
    .I2(n5408_9),
    .I3(n1552_10) 
);
defparam n5408_s3.INIT=16'h0FBB;
  LUT4 n5409_s3 (
    .F(n5409_6),
    .I0(n1553_6),
    .I1(n1554_6),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_35),
    .I3(n5409_9) 
);
defparam n5409_s3.INIT=16'h0503;
  LUT4 n5409_s4 (
    .F(n5409_7),
    .I0(n5409_10),
    .I1(n1553_6),
    .I2(n1552_10),
    .I3(n5409_11) 
);
defparam n5409_s4.INIT=16'hEC5F;
  LUT2 n5409_s5 (
    .F(n5409_8),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[26]) 
);
defparam n5409_s5.INIT=4'h4;
  LUT4 n5410_s3 (
    .F(n5410_6),
    .I0(n5410_8),
    .I1(n1553_6),
    .I2(n5410_14),
    .I3(n1554_6) 
);
defparam n5410_s3.INIT=16'h000B;
  LUT4 n5410_s4 (
    .F(n5410_7),
    .I0(n5410_10),
    .I1(n1552_10),
    .I2(n1553_6),
    .I3(n5410_11) 
);
defparam n5410_s4.INIT=16'hC80B;
  LUT2 n5411_s3 (
    .F(n5411_6),
    .I0(n1553_6),
    .I1(n5411_9) 
);
defparam n5411_s3.INIT=4'h1;
  LUT4 n5411_s4 (
    .F(n5411_7),
    .I0(n1552_10),
    .I1(n5406_8),
    .I2(n5411_14),
    .I3(n5411_11) 
);
defparam n5411_s4.INIT=16'h00D7;
  LUT2 n5411_s5 (
    .F(n5411_8),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[24]) 
);
defparam n5411_s5.INIT=4'h4;
  LUT4 n5412_s2 (
    .F(n5412_5),
    .I0(n5404_10),
    .I1(n5404_9),
    .I2(n1552_10),
    .I3(n1551_9) 
);
defparam n5412_s2.INIT=16'h5FF3;
  LUT3 n5413_s3 (
    .F(n5413_6),
    .I0(n5413_8),
    .I1(main_basesoc_litespimmap_burst_cs_litespi_next_value_29),
    .I2(n1553_6) 
);
defparam n5413_s3.INIT=8'h87;
  LUT4 n5413_s4 (
    .F(n5413_7),
    .I0(n5405_8),
    .I1(n5405_9),
    .I2(n1551_9),
    .I3(n1552_10) 
);
defparam n5413_s4.INIT=16'h0CF5;
  LUT3 n5414_s3 (
    .F(n5414_6),
    .I0(n1554_6),
    .I1(n5409_9),
    .I2(n1553_6) 
);
defparam n5414_s3.INIT=8'h1E;
  LUT4 n5414_s4 (
    .F(n5414_7),
    .I0(n5406_9),
    .I1(n5406_6),
    .I2(n1551_9),
    .I3(n1552_10) 
);
defparam n5414_s4.INIT=16'h03FA;
  LUT4 n5415_s3 (
    .F(n5415_6),
    .I0(n5423_8),
    .I1(n5407_10),
    .I2(n1551_9),
    .I3(n1552_10) 
);
defparam n5415_s3.INIT=16'h03FA;
  LUT3 n5416_s3 (
    .F(n5416_6),
    .I0(n1552_10),
    .I1(n1553_6),
    .I2(n5408_8) 
);
defparam n5416_s3.INIT=8'h20;
  LUT3 n5416_s4 (
    .F(n5416_7),
    .I0(n5408_10),
    .I1(n5408_9),
    .I2(n1552_10) 
);
defparam n5416_s4.INIT=8'hA3;
  LUT4 n5417_s3 (
    .F(n5417_6),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(n1552_10),
    .I2(n1553_6),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5417_s3.INIT=16'h0400;
  LUT3 n5417_s4 (
    .F(n5417_7),
    .I0(n5409_6),
    .I1(n5417_8),
    .I2(n1552_10) 
);
defparam n5417_s4.INIT=8'hA3;
  LUT3 n5418_s3 (
    .F(n5418_6),
    .I0(n1552_10),
    .I1(n1553_6),
    .I2(n5410_11) 
);
defparam n5418_s3.INIT=8'h02;
  LUT4 n5418_s4 (
    .F(n5418_7),
    .I0(n5406_8),
    .I1(n5410_10),
    .I2(n5410_6),
    .I3(n1552_10) 
);
defparam n5418_s4.INIT=16'h0FEE;
  LUT4 n5419_s3 (
    .F(n5419_6),
    .I0(n5419_8),
    .I1(n5411_9),
    .I2(n1553_6),
    .I3(n1552_10) 
);
defparam n5419_s3.INIT=16'hFCCA;
  LUT3 n5419_s4 (
    .F(n5419_7),
    .I0(builder_litespi_state[1]),
    .I1(main_basesoc_litespimmap_storage[4]),
    .I2(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5419_s4.INIT=8'hD0;
  LUT2 n5420_s2 (
    .F(n5420_5),
    .I0(n1550_6),
    .I1(n1551_9) 
);
defparam n5420_s2.INIT=4'h1;
  LUT4 n5423_s5 (
    .F(n5423_8),
    .I0(n5410_8),
    .I1(n1553_6),
    .I2(n5423_11),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5423_s5.INIT=16'h0700;
  LUT4 n5894_s4 (
    .F(n5894_7),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]),
    .I2(n5910_8),
    .I3(n5825_9) 
);
defparam n5894_s4.INIT=16'hAC33;
  LUT2 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s8 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_12),
    .I0(builder_litespi_state[0]),
    .I1(n5409_10) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s8.INIT=4'h4;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s9 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13),
    .I0(main_basesoc_litespimmap_storage[1]),
    .I1(main_basesoc_litespimmap_storage[2]),
    .I2(main_basesoc_litespimmap_storage[0]),
    .I3(\o[0]_7 ) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s9.INIT=16'hFE00;
  LUT3 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s11 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_15),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[4]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]),
    .I2(n1531_10) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s11.INIT=8'h40;
  LUT3 main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s24 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_32),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[2]) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce_s24.INIT=8'h01;
  LUT3 builder_litespi_next_state_3_s50 (
    .F(builder_litespi_next_state_3_58),
    .I0(builder_litespi_next_state_2_49),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[2]) 
);
defparam builder_litespi_next_state_3_s50.INIT=8'hE3;
  LUT4 builder_litespi_next_state_3_s51 (
    .F(builder_litespi_next_state_3_59),
    .I0(builder_litespi_next_state_0_42),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_state[3]) 
);
defparam builder_litespi_next_state_3_s51.INIT=16'hE00F;
  LUT4 builder_litespi_next_state_3_s52 (
    .F(builder_litespi_next_state_3_60),
    .I0(builder_litespi_next_state_3_61),
    .I1(builder_self5),
    .I2(builder_interface0_cyc_4),
    .I3(builder_slave_sel[1]) 
);
defparam builder_litespi_next_state_3_s52.INIT=16'h1000;
  LUT4 builder_litespi_next_state_2_s42 (
    .F(builder_litespi_next_state_2_49),
    .I0(main_basesoc_litespimmap_storage[4]),
    .I1(main_basesoc_litespimmap_storage[5]),
    .I2(builder_litespi_next_state_2_51),
    .I3(\o[0]_8 ) 
);
defparam builder_litespi_next_state_2_s42.INIT=16'h1000;
  LUT4 builder_litespi_next_state_2_s43 (
    .F(builder_litespi_next_state_2_50),
    .I0(builder_litespi_next_state_0_42),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_state[2]) 
);
defparam builder_litespi_next_state_2_s43.INIT=16'h7CC3;
  LUT3 builder_litespi_next_state_1_s39 (
    .F(builder_litespi_next_state_1_45),
    .I0(builder_litespi_state[0]),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_state[2]) 
);
defparam builder_litespi_next_state_1_s39.INIT=8'h3E;
  LUT4 builder_litespi_next_state_1_s40 (
    .F(builder_litespi_next_state_1_46),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_next_state_2_49),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_next_state_1_47) 
);
defparam builder_litespi_next_state_1_s40.INIT=16'h1000;
  LUT2 builder_litespi_next_state_0_s35 (
    .F(builder_litespi_next_state_0_42),
    .I0(builder_litespiphy_state[0]),
    .I1(builder_litespiphy_state[1]) 
);
defparam builder_litespi_next_state_0_s35.INIT=4'h8;
  LUT4 builder_litespi_next_state_0_s36 (
    .F(builder_litespi_next_state_0_43),
    .I0(builder_litespi_next_state_0_42),
    .I1(builder_litespi_next_state_0_44),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_state[0]) 
);
defparam builder_litespi_next_state_0_s36.INIT=16'hCA00;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s28 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_37),
    .I0(main_basesoc_litespimmap_burst_adr[26]),
    .I1(main_basesoc_litespimmap_burst_adr[27]),
    .I2(main_basesoc_litespimmap_burst_adr[28]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s28.INIT=16'h8000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s29 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_38),
    .I0(main_basesoc_litespimmap_byte_count[0]),
    .I1(main_basesoc_litespimmap_byte_count[1]),
    .I2(builder_litespi_state[3]),
    .I3(builder_litespi_state[1]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s29.INIT=16'h8FF7;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_33),
    .I0(main_basesoc_litespimmap_burst_adr[26]),
    .I1(main_basesoc_litespimmap_burst_adr[27]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_28_s24.INIT=8'h80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_34),
    .I0(main_basesoc_litespimmap_burst_adr[22]),
    .I1(main_basesoc_litespimmap_burst_adr[23]),
    .I2(main_basesoc_litespimmap_burst_adr[24]),
    .I3(main_basesoc_litespimmap_burst_adr[25]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s25.INIT=16'h8000;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_s24 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_33),
    .I0(main_basesoc_litespimmap_burst_adr[22]),
    .I1(main_basesoc_litespimmap_burst_adr[23]),
    .I2(main_basesoc_litespimmap_burst_adr[24]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_25_s24.INIT=8'h80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_34),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_35),
    .I1(main_basesoc_litespimmap_burst_adr[10]),
    .I2(main_basesoc_litespimmap_burst_adr[11]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s25.INIT=16'h8000;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_34),
    .I0(main_basesoc_litespimmap_burst_adr[13]),
    .I1(main_basesoc_litespimmap_burst_adr[14]),
    .I2(main_basesoc_litespimmap_burst_adr[15]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s25.INIT=8'h80;
  LUT4 n6786_s5 (
    .F(n6786_8),
    .I0(main_basesoc_litespimmap_byte_count[1]),
    .I1(main_basesoc_litespimmap_byte_count[0]),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_next_state_0_46) 
);
defparam n6786_s5.INIT=16'h7000;
  LUT2 n6786_s6 (
    .F(n6786_9),
    .I0(builder_litespi_state[0]),
    .I1(main_basesoc_litespimmap_burst_cs) 
);
defparam n6786_s6.INIT=4'h4;
  LUT3 n6239_s4 (
    .F(n6239_7),
    .I0(builder_slave_sel_0_11),
    .I1(builder_self0[11]),
    .I2(builder_interface0_cyc_4) 
);
defparam n6239_s4.INIT=8'h80;
  LUT3 n6239_s5 (
    .F(n6239_8),
    .I0(builder_self0[1]),
    .I1(builder_self0[0]),
    .I2(n6494_28) 
);
defparam n6239_s5.INIT=8'h10;
  LUT2 n6239_s6 (
    .F(n6239_9),
    .I0(builder_self0[2]),
    .I1(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam n6239_s6.INIT=4'h4;
  LUT3 main_basesoc_rx_phase_31_s8 (
    .F(main_basesoc_rx_phase_31_13),
    .I0(main_basesoc_rx_phase[21]),
    .I1(main_basesoc_rx_phase[22]),
    .I2(main_basesoc_rx_phase[23]) 
);
defparam main_basesoc_rx_phase_31_s8.INIT=8'h80;
  LUT2 main_basesoc_tx_phase_15_s7 (
    .F(main_basesoc_tx_phase_15_12),
    .I0(main_basesoc_tx_phase[13]),
    .I1(main_basesoc_tx_phase[14]) 
);
defparam main_basesoc_tx_phase_15_s7.INIT=4'h8;
  LUT4 main_basesoc_tx_phase_20_s6 (
    .F(main_basesoc_tx_phase_20_11),
    .I0(main_basesoc_tx_phase[15]),
    .I1(main_basesoc_tx_phase[16]),
    .I2(main_basesoc_tx_phase[17]),
    .I3(main_basesoc_tx_phase[18]) 
);
defparam main_basesoc_tx_phase_20_s6.INIT=16'h0001;
  LUT3 main_basesoc_tx_phase_24_s6 (
    .F(main_basesoc_tx_phase_24_11),
    .I0(main_basesoc_tx_phase[21]),
    .I1(main_basesoc_tx_phase[22]),
    .I2(main_basesoc_tx_phase[23]) 
);
defparam main_basesoc_tx_phase_24_s6.INIT=8'h80;
  LUT2 main_basesoc_litespisdrphycore_sr_in_31_s5 (
    .F(main_basesoc_litespisdrphycore_sr_in_31_9),
    .I0(main_basesoc_litespisdrphycore_storage[5]),
    .I1(main_basesoc_litespisdrphycore_storage[6]) 
);
defparam main_basesoc_litespisdrphycore_sr_in_31_s5.INIT=4'h1;
  LUT4 main_basesoc_litespisdrphycore_sr_in_31_s6 (
    .F(main_basesoc_litespisdrphycore_sr_in_31_10),
    .I0(main_basesoc_litespisdrphycore_storage[7]),
    .I1(main_basesoc_litespisdrphycore_storage[0]),
    .I2(main_basesoc_litespisdrphycore_storage[1]),
    .I3(main_basesoc_litespisdrphycore_storage[2]) 
);
defparam main_basesoc_litespisdrphycore_sr_in_31_s6.INIT=16'h0001;
  LUT3 n6364_s15 (
    .F(n6364_19),
    .I0(main_basesoc_timer_enable_storage),
    .I1(main_basesoc_timer_zero_pending),
    .I2(builder_self0[0]) 
);
defparam n6364_s15.INIT=8'h53;
  LUT2 n6364_s16 (
    .F(n6364_20),
    .I0(builder_slave_sel_3_6),
    .I1(n6493_14) 
);
defparam n6364_s16.INIT=4'h8;
  LUT4 n6364_s17 (
    .F(n6364_21),
    .I0(n6364_25),
    .I1(builder_slave_sel_3_6),
    .I2(n6493_14),
    .I3(n6493_15) 
);
defparam n6364_s17.INIT=16'h8000;
  LUT4 n6364_s18 (
    .F(n6364_22),
    .I0(n6364_26),
    .I1(builder_slave_sel_3_6),
    .I2(n6493_14),
    .I3(builder_csr_bankarray_csrbank5_update_value0_re_6) 
);
defparam n6364_s18.INIT=16'h8000;
  LUT4 n6364_s19 (
    .F(n6364_23),
    .I0(builder_slave_sel_3_6),
    .I1(n6493_14),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_6),
    .I3(n6364_27) 
);
defparam n6364_s19.INIT=16'h8000;
  LUT4 n6364_s20 (
    .F(n6364_24),
    .I0(main_basesoc_timer_reload_storage[0]),
    .I1(builder_csr_bankarray_csrbank6_ev_enable0_re_6),
    .I2(n6239_9),
    .I3(builder_self0[0]) 
);
defparam n6364_s20.INIT=16'h7FC0;
  LUT4 n6493_s10 (
    .F(n6493_14),
    .I0(builder_wishbone2csr_state),
    .I1(n6493_16),
    .I2(builder_slave_sel_0_9),
    .I3(builder_interface0_cyc_4) 
);
defparam n6493_s10.INIT=16'h4000;
  LUT2 n6493_s11 (
    .F(n6493_15),
    .I0(builder_self0[2]),
    .I1(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam n6493_s11.INIT=4'h8;
  LUT4 n6494_s19 (
    .F(n6494_23),
    .I0(main_basesoc_uart_rx_fifo_wrport_we_4),
    .I1(main_basesoc_uart_enable_storage[0]),
    .I2(builder_self0[1]),
    .I3(n6493_15) 
);
defparam n6494_s19.INIT=16'hAC00;
  LUT4 n6494_s20 (
    .F(n6494_24),
    .I0(n6364_27),
    .I1(builder_slave_sel_3_6),
    .I2(n6493_14),
    .I3(builder_csr_bankarray_csrbank5_ev_enable0_re_6) 
);
defparam n6494_s20.INIT=16'h8000;
  LUT4 n6044_s7 (
    .F(n6044_12),
    .I0(builder_wishbone2csr_state),
    .I1(builder_self0[0]),
    .I2(builder_self0[1]),
    .I3(builder_interface0_cyc_4) 
);
defparam n6044_s7.INIT=16'h1000;
  LUT2 n4976_s5 (
    .F(n4976_10),
    .I0(main_basesoc_rx_phase[13]),
    .I1(main_basesoc_rx_phase[14]) 
);
defparam n4976_s5.INIT=4'h8;
  LUT4 n4976_s6 (
    .F(n4976_11),
    .I0(main_basesoc_rx_phase[15]),
    .I1(main_basesoc_rx_phase[16]),
    .I2(main_basesoc_rx_phase[17]),
    .I3(main_basesoc_rx_phase[18]) 
);
defparam n4976_s6.INIT=16'h0001;
  LUT3 n1550_s4 (
    .F(n1550_8),
    .I0(main_basesoc_litespimmap_storage[5]),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[2]) 
);
defparam n1550_s4.INIT=8'h7C;
  LUT2 n1552_s4 (
    .F(n1552_8),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[0]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[1]) 
);
defparam n1552_s4.INIT=4'h1;
  LUT4 builder_csr_bankarray_csrbank5_update_value0_re_s3 (
    .F(builder_csr_bankarray_csrbank5_update_value0_re_7),
    .I0(builder_self0[4]),
    .I1(builder_self0[6]),
    .I2(builder_self0[3]),
    .I3(builder_self0[5]) 
);
defparam builder_csr_bankarray_csrbank5_update_value0_re_s3.INIT=16'h0001;
  LUT4 n824_s5 (
    .F(n824_8),
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[0]) 
);
defparam n824_s5.INIT=16'h0001;
  LUT4 n824_s6 (
    .F(n824_9),
    .I0(mem_adr0[2]),
    .I1(n824_11),
    .I2(mem_adr0[1]),
    .I3(n824_12) 
);
defparam n824_s6.INIT=16'hC4C5;
  LUT4 n824_s7 (
    .F(n824_10),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[1]),
    .I3(n824_13) 
);
defparam n824_s7.INIT=16'h113E;
  LUT4 n825_s5 (
    .F(n825_8),
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[1]) 
);
defparam n825_s5.INIT=16'h0001;
  LUT3 n825_s6 (
    .F(n825_9),
    .I0(n824_12),
    .I1(n825_11),
    .I2(mem_adr0[1]) 
);
defparam n825_s6.INIT=8'h53;
  LUT4 n825_s7 (
    .F(n825_10),
    .I0(mem_adr0[4]),
    .I1(n825_12),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[3]) 
);
defparam n825_s7.INIT=16'hEBB7;
  LUT4 n826_s5 (
    .F(n826_8),
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[2]) 
);
defparam n826_s5.INIT=16'h0001;
  LUT4 n826_s6 (
    .F(n826_9),
    .I0(n826_11),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[1]),
    .I3(n826_12) 
);
defparam n826_s6.INIT=16'hD9E9;
  LUT4 n826_s7 (
    .F(n826_10),
    .I0(mem_adr0[1]),
    .I1(n826_13),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[4]) 
);
defparam n826_s7.INIT=16'h34CB;
  LUT4 n827_s5 (
    .F(n827_8),
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[3]) 
);
defparam n827_s5.INIT=16'h0001;
  LUT4 n827_s6 (
    .F(n827_9),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(n826_12) 
);
defparam n827_s6.INIT=16'hEFD4;
  LUT3 n827_s7 (
    .F(n827_10),
    .I0(n827_11),
    .I1(mem_adr0[5]),
    .I2(n827_12) 
);
defparam n827_s7.INIT=8'h0E;
  LUT4 n828_s5 (
    .F(n828_8),
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[4]) 
);
defparam n828_s5.INIT=16'h0001;
  LUT4 n828_s6 (
    .F(n828_9),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[4]),
    .I2(n828_11),
    .I3(mem_adr0[3]) 
);
defparam n828_s6.INIT=16'hBDCF;
  LUT4 n828_s7 (
    .F(n828_10),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(n828_12) 
);
defparam n828_s7.INIT=16'hCAF7;
  LUT4 n829_s5 (
    .F(n829_8),
    .I0(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .I1(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .I2(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .I3(builder_csr_bankarray_interface6_bank_bus_dat_r[5]) 
);
defparam n829_s5.INIT=16'h0001;
  LUT4 n829_s6 (
    .F(n829_9),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(n829_11),
    .I3(mem_adr0[4]) 
);
defparam n829_s6.INIT=16'hDE83;
  LUT4 n829_s7 (
    .F(n829_10),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(n829_12) 
);
defparam n829_s7.INIT=16'hCDC0;
  LUT4 n830_s7 (
    .F(n830_10),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[4]) 
);
defparam n830_s7.INIT=16'hE000;
  LUT3 n830_s8 (
    .F(n830_11),
    .I0(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .I1(builder_csr_bankarray_interface5_bank_bus_dat_r[6]),
    .I2(builder_csr_bankarray_interface6_bank_bus_dat_r[6]) 
);
defparam n830_s8.INIT=8'h01;
  LUT3 main_basesoc_timer_zero_trigger_s6 (
    .F(main_basesoc_timer_zero_trigger_9),
    .I0(main_basesoc_timer_value[7]),
    .I1(main_basesoc_timer_value[8]),
    .I2(main_basesoc_timer_value[9]) 
);
defparam main_basesoc_timer_zero_trigger_s6.INIT=8'h01;
  LUT3 main_basesoc_timer_zero_trigger_s7 (
    .F(main_basesoc_timer_zero_trigger_10),
    .I0(main_basesoc_timer_value[10]),
    .I1(main_basesoc_timer_value[11]),
    .I2(main_basesoc_timer_value[12]) 
);
defparam main_basesoc_timer_zero_trigger_s7.INIT=8'h01;
  LUT3 main_basesoc_timer_zero_trigger_s8 (
    .F(main_basesoc_timer_zero_trigger_11),
    .I0(main_basesoc_timer_value[22]),
    .I1(main_basesoc_timer_value[23]),
    .I2(main_basesoc_timer_value[24]) 
);
defparam main_basesoc_timer_zero_trigger_s8.INIT=8'h01;
  LUT3 main_basesoc_timer_zero_trigger_s9 (
    .F(main_basesoc_timer_zero_trigger_12),
    .I0(main_basesoc_timer_value[16]),
    .I1(main_basesoc_timer_value[17]),
    .I2(main_basesoc_timer_value[18]) 
);
defparam main_basesoc_timer_zero_trigger_s9.INIT=8'h01;
  LUT4 n5404_s6 (
    .F(n5404_9),
    .I0(n5404_11),
    .I1(n5411_14),
    .I2(n1554_6),
    .I3(n1553_6) 
);
defparam n5404_s6.INIT=16'h3F8A;
  LUT3 n5404_s7 (
    .F(n5404_10),
    .I0(n1554_6),
    .I1(n1553_6),
    .I2(n5410_8) 
);
defparam n5404_s7.INIT=8'h7C;
  LUT3 n5405_s5 (
    .F(n5405_8),
    .I0(n1554_6),
    .I1(n1553_6),
    .I2(n5405_10) 
);
defparam n5405_s5.INIT=8'h7E;
  LUT4 n5405_s6 (
    .F(n5405_9),
    .I0(n5406_8),
    .I1(n5411_14),
    .I2(builder_self0[20]),
    .I3(n5404_8) 
);
defparam n5405_s6.INIT=16'h0777;
  LUT4 n5406_s5 (
    .F(n5406_8),
    .I0(main_basesoc_litespimmap_storage[2]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(main_basesoc_litespimmap_storage[1]),
    .I3(\o[0]_7 ) 
);
defparam n5406_s5.INIT=16'h1400;
  LUT4 n5406_s6 (
    .F(n5406_9),
    .I0(main_basesoc_litespimmap_storage[1]),
    .I1(n5406_10),
    .I2(n1553_6),
    .I3(\o[0]_7 ) 
);
defparam n5406_s6.INIT=16'h3EC3;
  LUT3 n5407_s6 (
    .F(n5407_9),
    .I0(builder_self0[2]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(builder_litespi_state[1]) 
);
defparam n5407_s6.INIT=8'hCA;
  LUT4 n5407_s7 (
    .F(n5407_10),
    .I0(n1553_6),
    .I1(n5411_9),
    .I2(builder_self0[18]),
    .I3(n5404_8) 
);
defparam n5407_s7.INIT=16'h0777;
  LUT4 n5408_s5 (
    .F(n5408_8),
    .I0(builder_self0[1]),
    .I1(builder_litespi_state[1]),
    .I2(n5408_11),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5408_s5.INIT=16'h0E00;
  LUT4 n5408_s6 (
    .F(n5408_9),
    .I0(n1554_6),
    .I1(n1553_6),
    .I2(n5405_10),
    .I3(n5408_12) 
);
defparam n5408_s6.INIT=16'hF100;
  LUT4 n5408_s7 (
    .F(n5408_10),
    .I0(n5408_11),
    .I1(n1553_6),
    .I2(builder_self0[17]),
    .I3(n5404_8) 
);
defparam n5408_s7.INIT=16'h0BBB;
  LUT4 n5409_s6 (
    .F(n5409_9),
    .I0(builder_self0[3]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(builder_litespi_state[1]),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5409_s6.INIT=16'h3A00;
  LUT4 n5409_s7 (
    .F(n5409_10),
    .I0(main_basesoc_litespimmap_storage[3]),
    .I1(builder_litespi_state[1]),
    .I2(builder_litespi_state[3]),
    .I3(builder_litespi_state[2]) 
);
defparam n5409_s7.INIT=16'h0BCC;
  LUT4 n5409_s8 (
    .F(n5409_11),
    .I0(builder_self0[0]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(builder_litespi_state[1]),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5409_s8.INIT=16'h3A00;
  LUT4 n5410_s5 (
    .F(n5410_8),
    .I0(builder_self0[5]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(builder_litespi_state[1]),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5410_s5.INIT=16'h3A00;
  LUT4 n5410_s7 (
    .F(n5410_10),
    .I0(builder_self0[7]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(builder_litespi_state[1]),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5410_s7.INIT=16'h3A00;
  LUT4 n5410_s8 (
    .F(n5410_11),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(\o[0]_7 ),
    .I3(n5410_12) 
);
defparam n5410_s8.INIT=16'h007F;
  LUT4 n5411_s6 (
    .F(n5411_9),
    .I0(builder_self0[14]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_state[3]) 
);
defparam n5411_s6.INIT=16'h00CA;
  LUT3 n5411_s8 (
    .F(n5411_11),
    .I0(builder_litespi_state[3]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13),
    .I2(n5411_12) 
);
defparam n5411_s8.INIT=8'h01;
  LUT3 n5413_s5 (
    .F(n5413_8),
    .I0(builder_self0[4]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(builder_litespi_state[1]) 
);
defparam n5413_s5.INIT=8'hCA;
  LUT4 n5417_s5 (
    .F(n5417_8),
    .I0(n1554_6),
    .I1(n1553_6),
    .I2(n5410_8),
    .I3(n5417_11) 
);
defparam n5417_s5.INIT=16'h001F;
  LUT3 n5419_s5 (
    .F(n5419_8),
    .I0(builder_self0[6]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(\o[0]_7 ) 
);
defparam n5419_s5.INIT=8'hCA;
  LUT2 builder_litespi_next_state_3_s53 (
    .F(builder_litespi_next_state_3_61),
    .I0(n2648_3),
    .I1(main_basesoc_litespimmap_burst_cs) 
);
defparam builder_litespi_next_state_3_s53.INIT=4'h4;
  LUT2 builder_litespi_next_state_2_s44 (
    .F(builder_litespi_next_state_2_51),
    .I0(main_basesoc_litespimmap_storage[6]),
    .I1(main_basesoc_litespimmap_storage[7]) 
);
defparam builder_litespi_next_state_2_s44.INIT=4'h1;
  LUT2 builder_litespi_next_state_1_s41 (
    .F(builder_litespi_next_state_1_47),
    .I0(builder_litespi_state[1]),
    .I1(builder_litespi_state[2]) 
);
defparam builder_litespi_next_state_1_s41.INIT=4'h4;
  LUT2 builder_litespi_next_state_0_s37 (
    .F(builder_litespi_next_state_0_44),
    .I0(main_basesoc_litespimmap_byte_count[0]),
    .I1(main_basesoc_litespimmap_byte_count[1]) 
);
defparam builder_litespi_next_state_0_s37.INIT=4'h8;
  LUT2 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_35),
    .I0(main_basesoc_litespimmap_burst_adr[17]),
    .I1(main_basesoc_litespimmap_burst_adr[18]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s26.INIT=4'h8;
  LUT3 n6364_s21 (
    .F(n6364_25),
    .I0(builder_self0[1]),
    .I1(n6494_28),
    .I2(builder_self0[0]) 
);
defparam n6364_s21.INIT=8'h40;
  LUT2 n6364_s22 (
    .F(n6364_26),
    .I0(builder_self0[1]),
    .I1(builder_self0[0]) 
);
defparam n6364_s22.INIT=4'h8;
  LUT2 n6364_s23 (
    .F(n6364_27),
    .I0(builder_self0[0]),
    .I1(builder_self0[1]) 
);
defparam n6364_s23.INIT=4'h4;
  LUT3 n6493_s12 (
    .F(n6493_16),
    .I0(builder_self0[14]),
    .I1(builder_self0[15]),
    .I2(builder_self0[18]) 
);
defparam n6493_s12.INIT=8'h01;
  LUT4 builder_csr_bankarray_csrbank0_reset0_re_s4 (
    .F(builder_csr_bankarray_csrbank0_reset0_re_8),
    .I0(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[0]),
    .I1(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[1]),
    .I2(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[2]),
    .I3(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3]) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s4.INIT=16'h0001;
  LUT4 n824_s8 (
    .F(n824_11),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[5]) 
);
defparam n824_s8.INIT=16'h03B2;
  LUT4 n824_s9 (
    .F(n824_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[2]) 
);
defparam n824_s9.INIT=16'hFEC5;
  LUT4 n824_s10 (
    .F(n824_13),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam n824_s10.INIT=16'hDEE3;
  LUT4 n825_s8 (
    .F(n825_11),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[5]) 
);
defparam n825_s8.INIT=16'hBF45;
  LUT4 n825_s9 (
    .F(n825_12),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[2]) 
);
defparam n825_s9.INIT=16'hA3C0;
  LUT4 n826_s8 (
    .F(n826_11),
    .I0(mem_adr0[4]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[5]) 
);
defparam n826_s8.INIT=16'hBE23;
  LUT4 n826_s9 (
    .F(n826_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[4]),
    .I3(mem_adr0[1]) 
);
defparam n826_s9.INIT=16'h3DCA;
  LUT4 n826_s10 (
    .F(n826_13),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[5]),
    .I2(mem_adr0[2]),
    .I3(mem_adr0[4]) 
);
defparam n826_s10.INIT=16'hFC17;
  LUT4 n827_s8 (
    .F(n827_11),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[4]) 
);
defparam n827_s8.INIT=16'hF53F;
  LUT4 n827_s9 (
    .F(n827_12),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[4]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[2]) 
);
defparam n827_s9.INIT=16'h1001;
  LUT4 n828_s8 (
    .F(n828_11),
    .I0(mem_adr0[3]),
    .I1(mem_adr0[1]),
    .I2(mem_adr0[5]),
    .I3(mem_adr0[2]) 
);
defparam n828_s8.INIT=16'hC75C;
  LUT4 n828_s9 (
    .F(n828_12),
    .I0(mem_adr0[1]),
    .I1(mem_adr0[2]),
    .I2(mem_adr0[3]),
    .I3(mem_adr0[5]) 
);
defparam n828_s9.INIT=16'h94E8;
  LUT4 n829_s8 (
    .F(n829_11),
    .I0(mem_adr0[5]),
    .I1(mem_adr0[3]),
    .I2(mem_adr0[1]),
    .I3(mem_adr0[2]) 
);
defparam n829_s8.INIT=16'hC670;
  LUT2 n829_s9 (
    .F(n829_12),
    .I0(mem_adr0[2]),
    .I1(mem_adr0[3]) 
);
defparam n829_s9.INIT=4'h8;
  LUT3 n5404_s8 (
    .F(n5404_11),
    .I0(builder_self0[13]),
    .I1(builder_litespi_state[1]),
    .I2(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5404_s8.INIT=8'hE0;
  LUT4 n5405_s7 (
    .F(n5405_10),
    .I0(builder_self0[12]),
    .I1(main_basesoc_litespimmap_storage[0]),
    .I2(builder_litespi_state[1]),
    .I3(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5405_s7.INIT=16'h3A00;
  LUT4 n5406_s7 (
    .F(n5406_10),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(builder_self0[11]),
    .I2(n5404_8),
    .I3(\o[0]_7 ) 
);
defparam n5406_s7.INIT=16'hEA3F;
  LUT3 n5408_s8 (
    .F(n5408_11),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(main_basesoc_litespimmap_storage[1]),
    .I2(builder_litespi_state[1]) 
);
defparam n5408_s8.INIT=8'h40;
  LUT3 n5408_s9 (
    .F(n5408_12),
    .I0(builder_self0[9]),
    .I1(builder_litespi_state[1]),
    .I2(main_basesoc_litespimmap_burst_cs_litespi_next_value_29) 
);
defparam n5408_s9.INIT=8'hE0;
  LUT3 n5410_s9 (
    .F(n5410_12),
    .I0(main_basesoc_litespimmap_byte_count[1]),
    .I1(builder_litespi_state[2]),
    .I2(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam n5410_s9.INIT=8'hB0;
  LUT4 n5411_s9 (
    .F(n5411_12),
    .I0(main_basesoc_litespimmap_byte_count[0]),
    .I1(main_basesoc_litespimmap_storage[3]),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_state[1]) 
);
defparam n5411_s9.INIT=16'h305F;
  LUT4 builder_csr_bankarray_csrbank5_ev_pending_re_s3 (
    .F(builder_csr_bankarray_csrbank5_ev_pending_re),
    .I0(builder_self0[0]),
    .I1(builder_self0[1]),
    .I2(builder_csr_bankarray_csrbank5_ev_enable0_re_6),
    .I3(builder_csr_bankarray_csrbank5_load0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_ev_pending_re_s3.INIT=16'h4000;
  LUT3 builder_csr_bankarray_csrbank1_out0_re_s2 (
    .F(builder_csr_bankarray_csrbank1_out0_re),
    .I0(n6044_11),
    .I1(builder_csr_bankarray_csrbank2_out0_re_6),
    .I2(n6185_5) 
);
defparam builder_csr_bankarray_csrbank1_out0_re_s2.INIT=8'h80;
  LUT3 builder_csr_bankarray_csrbank1_oe0_re_s3 (
    .F(builder_csr_bankarray_csrbank1_oe0_re),
    .I0(n6239_11),
    .I1(builder_csr_bankarray_csrbank2_out0_re_6),
    .I2(n6185_5) 
);
defparam builder_csr_bankarray_csrbank1_oe0_re_s3.INIT=8'h80;
  LUT3 builder_interface0_cyc_s3 (
    .F(builder_interface0_cyc),
    .I0(builder_slave_sel_0_7),
    .I1(builder_slave_sel_3_6),
    .I2(builder_interface0_cyc_4) 
);
defparam builder_interface0_cyc_s3.INIT=8'h80;
  LUT3 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s30 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_40),
    .I0(main_basesoc_litespimmap_burst_adr[21]),
    .I1(main_basesoc_litespimmap_burst_adr[19]),
    .I2(main_basesoc_litespimmap_burst_adr[20]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_s30.INIT=8'h80;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_35),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_33),
    .I1(main_basesoc_litespimmap_burst_adr[19]),
    .I2(main_basesoc_litespimmap_burst_adr[20]),
    .I3(main_basesoc_litespimmap_burst_adr[21]) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_21_s25.INIT=16'h7F80;
  LUT4 n5236_s3 (
    .F(n5236_7),
    .I0(n5239_5),
    .I1(main_basesoc_timer_value[7]),
    .I2(main_basesoc_timer_value[8]),
    .I3(main_basesoc_timer_value[9]) 
);
defparam n5236_s3.INIT=16'h0002;
  LUT4 main_basesoc_tx_phase_15_s8 (
    .F(main_basesoc_tx_phase_15_14),
    .I0(main_basesoc_tx_phase_15_16),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(main_basesoc_tx_phase[13]),
    .I3(main_basesoc_tx_phase[14]) 
);
defparam main_basesoc_tx_phase_15_s8.INIT=16'hD000;
  LUT4 main_basesoc_uart_rx_fifo_wrport_we_s2 (
    .F(main_basesoc_uart_rx_fifo_wrport_we),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(n1112_4),
    .I3(builder_multiregimpl01) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_s2.INIT=16'h7000;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s12 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_17),
    .I0(n5419_7),
    .I1(main_basesoc_litespimmap_storage[5]),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_state[2]) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_s12.INIT=16'h1550;
  LUT3 n4888_s5 (
    .F(n4888_11),
    .I0(main_basesoc_tx_phase[27]),
    .I1(main_basesoc_tx_phase[25]),
    .I2(main_basesoc_tx_phase[26]) 
);
defparam n4888_s5.INIT=8'h80;
  LUT4 n4980_s6 (
    .F(n4980_13),
    .I0(n4982_12),
    .I1(n4986_11),
    .I2(main_basesoc_rx_phase[13]),
    .I3(main_basesoc_rx_phase[14]) 
);
defparam n4980_s6.INIT=16'hD000;
  LUT4 main_basesoc_uart_rx_pending_s4 (
    .F(main_basesoc_uart_rx_pending_10),
    .I0(main_basesoc_uart_pending_r[1]),
    .I1(main_basesoc_uart_pending_re),
    .I2(main_basesoc_uart_rx_trigger_d),
    .I3(main_basesoc_uart_rx_fifo_readable) 
);
defparam main_basesoc_uart_rx_pending_s4.INIT=16'h8F88;
  LUT4 n5225_s3 (
    .F(n5225_7),
    .I0(main_basesoc_timer_value[20]),
    .I1(main_basesoc_timer_value[19]),
    .I2(main_basesoc_timer_zero_trigger_6),
    .I3(main_basesoc_timer_zero_trigger_8) 
);
defparam n5225_s3.INIT=16'h1000;
  LUT4 main_basesoc_timer_zero_pending_s4 (
    .F(main_basesoc_timer_zero_pending_10),
    .I0(main_basesoc_timer_pending_r),
    .I1(main_basesoc_timer_pending_re),
    .I2(main_basesoc_timer_zero_trigger_d),
    .I3(main_basesoc_timer_zero_trigger) 
);
defparam main_basesoc_timer_zero_pending_s4.INIT=16'h8F88;
  LUT4 main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_s25 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_35),
    .I0(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_37),
    .I1(main_basesoc_litespimmap_byte_count[0]),
    .I2(builder_litespi_state[2]),
    .I3(builder_litespi_state[0]) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_s25.INIT=16'h0100;
  LUT4 n1550_s5 (
    .F(n1550_10),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[5]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[4]),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(n1531_10) 
);
defparam n1550_s5.INIT=16'h9AAA;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_s6 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_11),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[5]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[4]),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(n1531_10) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_s6.INIT=16'h1000;
  LUT4 main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_s7 (
    .F(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_13),
    .I0(builder_litespiphy_state[0]),
    .I1(spiflash_cs_n_d),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce_s7.INIT=16'h00EF;
  LUT4 main_basesoc_litespisdrphycore_sr_out_load_s9 (
    .F(main_basesoc_litespisdrphycore_sr_out_load),
    .I0(builder_litespiphy_state[1]),
    .I1(builder_litespiphy_state[0]),
    .I2(spiflash_cs_n_d),
    .I3(main_basesoc_litespimmap_source_payload_width[0]) 
);
defparam main_basesoc_litespisdrphycore_sr_out_load_s9.INIT=16'h0100;
  LUT4 main_basesoc_tx_phase_15_s9 (
    .F(main_basesoc_tx_phase_15_16),
    .I0(main_basesoc_tx_phase[11]),
    .I1(main_basesoc_tx_phase[12]),
    .I2(main_basesoc_tx_phase[9]),
    .I3(main_basesoc_tx_phase[10]) 
);
defparam main_basesoc_tx_phase_15_s9.INIT=16'h0001;
  LUT4 main_basesoc_tx_phase_12_s6 (
    .F(main_basesoc_tx_phase_12_12),
    .I0(main_basesoc_tx_phase[11]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(main_basesoc_tx_phase[9]),
    .I3(main_basesoc_tx_phase[10]) 
);
defparam main_basesoc_tx_phase_12_s6.INIT=16'h0001;
  LUT4 n1531_s6 (
    .F(n1531_10),
    .I0(main_basesoc_litespisdrphycore_sr_cnt[2]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[3]),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt[1]) 
);
defparam n1531_s6.INIT=16'h0001;
  LUT4 n1553_s4 (
    .F(n1553_9),
    .I0(main_basesoc_litespimmap_source_payload_width[0]),
    .I1(main_basesoc_litespisdrphycore_sr_cnt[0]),
    .I2(main_basesoc_litespisdrphycore_sr_cnt[1]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt[2]) 
);
defparam n1553_s4.INIT=16'hFD02;
  LUT4 n4895_s5 (
    .F(n4895_11),
    .I0(main_basesoc_tx_phase[21]),
    .I1(main_basesoc_tx_phase_20_10),
    .I2(main_basesoc_tx_phase[19]),
    .I3(main_basesoc_tx_phase[20]) 
);
defparam n4895_s5.INIT=16'h559A;
  LUT4 n4966_s5 (
    .F(n4966_11),
    .I0(main_basesoc_rx_phase[27]),
    .I1(main_basesoc_rx_phase[28]),
    .I2(main_basesoc_rx_phase[25]),
    .I3(main_basesoc_rx_phase[26]) 
);
defparam n4966_s5.INIT=16'h8000;
  LUT3 n4967_s5 (
    .F(n4967_11),
    .I0(main_basesoc_rx_phase[27]),
    .I1(main_basesoc_rx_phase[25]),
    .I2(main_basesoc_rx_phase[26]) 
);
defparam n4967_s5.INIT=8'h80;
  LUT4 n4974_s5 (
    .F(n4974_11),
    .I0(main_basesoc_rx_phase[21]),
    .I1(n4976_9),
    .I2(main_basesoc_rx_phase[19]),
    .I3(main_basesoc_rx_phase[20]) 
);
defparam n4974_s5.INIT=16'h559A;
  LUT4 n4982_s6 (
    .F(n4982_12),
    .I0(main_basesoc_rx_phase[11]),
    .I1(main_basesoc_rx_phase[12]),
    .I2(main_basesoc_rx_phase[9]),
    .I3(main_basesoc_rx_phase[10]) 
);
defparam n4982_s6.INIT=16'h0001;
  LUT4 n4984_s6 (
    .F(n4984_13),
    .I0(n4986_11),
    .I1(main_basesoc_rx_phase[9]),
    .I2(main_basesoc_rx_phase[10]),
    .I3(main_basesoc_rx_phase[11]) 
);
defparam n4984_s6.INIT=16'hFE01;
  LUT4 n5428_s3 (
    .F(n5428_7),
    .I0(n1552_10),
    .I1(n1554_6),
    .I2(n1553_6),
    .I3(n5410_8) 
);
defparam n5428_s3.INIT=16'h2AA0;
  LUT4 n5430_s3 (
    .F(n5430_7),
    .I0(n1552_10),
    .I1(n1554_6),
    .I2(n5409_9),
    .I3(n1553_6) 
);
defparam n5430_s3.INIT=16'h02A8;
  LUT4 n5910_s6 (
    .F(n5910_10),
    .I0(main_hyperram_trigger[6]),
    .I1(main_hyperram_trigger[3]),
    .I2(main_hyperram_trigger[4]),
    .I3(main_hyperram_trigger[5]) 
);
defparam n5910_s6.INIT=16'h0002;
  LUT4 n5910_s7 (
    .F(n5910_12),
    .I0(n5910_10),
    .I1(main_hyperram_trigger[1]),
    .I2(main_hyperram_trigger[0]),
    .I3(main_hyperram_trigger[2]) 
);
defparam n5910_s7.INIT=16'h2000;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_35),
    .I0(lineLoader_address[18]),
    .I1(main_basesoc_dbus_adr[16]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_s25.INIT=16'hCA00;
  LUT4 builder_slave_sel_1_s4 (
    .F(builder_slave_sel_1_8),
    .I0(lineLoader_address[24]),
    .I1(main_basesoc_dbus_adr[22]),
    .I2(builder_grant),
    .I3(builder_self0[25]) 
);
defparam builder_slave_sel_1_s4.INIT=16'h0035;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_35),
    .I0(lineLoader_address[26]),
    .I1(main_basesoc_dbus_adr[24]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_24_s25.INIT=16'hCA00;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_37),
    .I0(main_basesoc_litespimmap_burst_adr[13]),
    .I1(main_basesoc_litespimmap_burst_adr[14]),
    .I2(main_basesoc_litespimmap_burst_adr[15]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_34) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_16_s26.INIT=16'h8000;
  LUT3 n1552_s5 (
    .F(n1552_10),
    .I0(builder_litespi_state[0]),
    .I1(n5409_10),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13) 
);
defparam n1552_s5.INIT=8'h4B;
  LUT4 n1551_s4 (
    .F(n1551_9),
    .I0(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13),
    .I1(builder_litespi_state[0]),
    .I2(n5409_10),
    .I3(n5419_7) 
);
defparam n1551_s4.INIT=16'h45BA;
  LUT4 n6494_s21 (
    .F(n6494_26),
    .I0(builder_self0[1]),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re_4),
    .I3(n6239_9) 
);
defparam n6494_s21.INIT=16'h6A00;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s5 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_9),
    .I0(n6239_5),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_13),
    .I2(main_basesoc_uart_tx_fifo_level0[4]),
    .I3(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s5.INIT=16'h0888;
  LUT3 n5043_s1 (
    .F(n5043_5),
    .I0(main_basesoc_uart_tx_trigger_d),
    .I1(main_basesoc_uart_tx_fifo_level0[4]),
    .I2(main_basesoc_uart_tx_fifo_syncfifo_re_4) 
);
defparam n5043_s1.INIT=8'h15;
  LUT4 n4989_s5 (
    .F(n4989_12),
    .I0(main_basesoc_rx_phase[6]),
    .I1(n4991_9),
    .I2(main_basesoc_rx_phase[5]),
    .I3(main_basesoc_rx_phase[4]) 
);
defparam n4989_s5.INIT=16'h6555;
  LUT4 builder_csr_bankarray_csrbank6_ev_pending_re_s3 (
    .F(builder_csr_bankarray_csrbank6_ev_pending_re),
    .I0(n6239_5),
    .I1(builder_self0[9]),
    .I2(builder_self0[10]),
    .I3(builder_csr_bankarray_csrbank6_ev_pending_re_10) 
);
defparam builder_csr_bankarray_csrbank6_ev_pending_re_s3.INIT=16'h8000;
  LUT4 builder_slave_sel_0_s7 (
    .F(builder_slave_sel_0_11),
    .I0(lineLoader_address[14]),
    .I1(main_basesoc_dbus_adr[12]),
    .I2(builder_grant),
    .I3(builder_self0[13]) 
);
defparam builder_slave_sel_0_s7.INIT=16'h0035;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_36),
    .I0(lineLoader_address[15]),
    .I1(main_basesoc_dbus_adr[13]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_13_s26.INIT=16'hCA00;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s27 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_37),
    .I0(lineLoader_address[21]),
    .I1(main_basesoc_dbus_adr[19]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_19_s27.INIT=16'hCA00;
  LUT4 n6495_s2 (
    .F(n6495_6),
    .I0(n6239_5),
    .I1(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I2(builder_self0[10]),
    .I3(builder_self0[9]) 
);
defparam n6495_s2.INIT=16'hDFFF;
  LUT4 n6217_s2 (
    .F(n6217_6),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(builder_self0[10]),
    .I2(builder_self0[9]),
    .I3(builder_csr_bankarray_sel_5) 
);
defparam n6217_s2.INIT=16'hBFFF;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s6 (
    .F(main_basesoc_uart_tx_fifo_wrport_we),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(builder_self0[10]),
    .I2(builder_self0[9]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_9) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s6.INIT=16'h4000;
  LUT3 n6239_s7 (
    .F(n6239_11),
    .I0(n6239_8),
    .I1(builder_self0[2]),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam n6239_s7.INIT=8'h20;
  LUT4 builder_csr_bankarray_csrbank6_ev_enable0_re_s4 (
    .F(builder_csr_bankarray_csrbank6_ev_enable0_re_9),
    .I0(builder_csr_bankarray_csrbank2_out0_re_6),
    .I1(n3144_5),
    .I2(builder_self0[2]),
    .I3(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam builder_csr_bankarray_csrbank6_ev_enable0_re_s4.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank6_ev_pending_re_s4 (
    .F(builder_csr_bankarray_csrbank6_ev_pending_re_10),
    .I0(n6239_8),
    .I1(builder_csr_bankarray_csrbank2_out0_re_6),
    .I2(builder_self0[2]),
    .I3(builder_csr_bankarray_csrbank5_update_value0_re_7) 
);
defparam builder_csr_bankarray_csrbank6_ev_pending_re_s4.INIT=16'h8000;
  LUT4 n5410_s10 (
    .F(n5410_14),
    .I0(lineLoader_address[17]),
    .I1(main_basesoc_dbus_adr[15]),
    .I2(builder_grant),
    .I3(n5404_8) 
);
defparam n5410_s10.INIT=16'hCA00;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_36),
    .I0(lineLoader_address[20]),
    .I1(main_basesoc_dbus_adr[18]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_18_s26.INIT=16'hCA00;
  LUT3 n9820_s2 (
    .F(n9820_6),
    .I0(main_hyperram_trigger[2]),
    .I1(main_hyperram_trigger[0]),
    .I2(main_hyperram_trigger[1]) 
);
defparam n9820_s2.INIT=8'h80;
  LUT3 n5944_s2 (
    .F(n5944_7),
    .I0(main_hyperram_trigger[2]),
    .I1(main_hyperram_trigger[0]),
    .I2(main_hyperram_trigger[1]) 
);
defparam n5944_s2.INIT=8'h6A;
  LUT4 n5825_s7 (
    .F(n5825_11),
    .I0(main_hyperram_trigger[2]),
    .I1(main_hyperram_trigger[0]),
    .I2(main_hyperram_trigger[1]),
    .I3(n5825_9) 
);
defparam n5825_s7.INIT=16'h4000;
  LUT4 main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_s26 (
    .F(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_37),
    .I0(builder_litespiphy_state[0]),
    .I1(builder_litespiphy_state[1]),
    .I2(builder_litespi_state[1]),
    .I3(builder_litespi_state[3]) 
);
defparam main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_s26.INIT=16'h7FF0;
  LUT3 builder_litespi_state_1_s8 (
    .F(builder_litespi_state_1_14),
    .I0(builder_litespiphy_state[0]),
    .I1(builder_litespiphy_state[1]),
    .I2(builder_litespi_state[0]) 
);
defparam builder_litespi_state_1_s8.INIT=8'h70;
  LUT3 builder_litespi_next_state_0_s38 (
    .F(builder_litespi_next_state_0_46),
    .I0(builder_litespi_state[0]),
    .I1(builder_litespiphy_state[0]),
    .I2(builder_litespiphy_state[1]) 
);
defparam builder_litespi_next_state_0_s38.INIT=8'h80;
  LUT4 builder_slave_sel_3_s5 (
    .F(builder_slave_sel_3_9),
    .I0(builder_self0[28]),
    .I1(lineLoader_address[29]),
    .I2(main_basesoc_dbus_adr[27]),
    .I3(builder_grant) 
);
defparam builder_slave_sel_3_s5.INIT=16'hA088;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_36),
    .I0(lineLoader_address[29]),
    .I1(main_basesoc_dbus_adr[27]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_27_s26.INIT=16'hCA00;
  LUT4 n6494_s22 (
    .F(n6494_28),
    .I0(builder_self0[8]),
    .I1(lineLoader_address[9]),
    .I2(main_basesoc_dbus_adr[7]),
    .I3(builder_grant) 
);
defparam n6494_s22.INIT=16'h0511;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_36),
    .I0(lineLoader_address[9]),
    .I1(main_basesoc_dbus_adr[7]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_7_s26.INIT=16'hCA00;
  LUT4 n5417_s7 (
    .F(n5417_11),
    .I0(builder_litespi_state[1]),
    .I1(lineLoader_address[10]),
    .I2(main_basesoc_dbus_adr[8]),
    .I3(builder_grant) 
);
defparam n5417_s7.INIT=16'h0511;
  LUT3 builder_csr_bankarray_csrbank0_reset0_re_s5 (
    .F(builder_csr_bankarray_csrbank0_reset0_re_10),
    .I0(builder_csr_bankarray_csrbank0_reset0_re_8),
    .I1(builder_grant),
    .I2(main_basesoc_dbus_we) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s5.INIT=8'h40;
  LUT4 builder_litespi_next_state_3_s54 (
    .F(builder_litespi_next_state_3_63),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we),
    .I2(builder_interface0_cyc_4),
    .I3(builder_slave_sel[1]) 
);
defparam builder_litespi_next_state_3_s54.INIT=16'h7000;
  LUT4 n5764_s4 (
    .F(n5764_8),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_we),
    .I2(main_hyperram_sr[39]),
    .I3(n5761_5) 
);
defparam n5764_s4.INIT=16'h880F;
  LUT4 main_basesoc_we_0_s2 (
    .F(main_basesoc_we_0_6),
    .I0(builder_slave_sel[0]),
    .I1(builder_interface0_cyc_4),
    .I2(builder_grant),
    .I3(main_basesoc_dbus_we) 
);
defparam main_basesoc_we_0_s2.INIT=16'h8000;
  LUT4 n5818_s6 (
    .F(n5818_10),
    .I0(n5825_11),
    .I1(builder_grant),
    .I2(main_basesoc_dbus_we),
    .I3(n5818_8) 
);
defparam n5818_s6.INIT=16'h00D5;
  LUT4 n3141_s2 (
    .F(n3141_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[5]),
    .I2(main_basesoc_dbus_adr[3]),
    .I3(builder_grant) 
);
defparam n3141_s2.INIT=16'hA088;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_35),
    .I0(lineLoader_address[6]),
    .I1(main_basesoc_dbus_adr[4]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_4_s25.INIT=16'hCA00;
  LUT4 n3140_s2 (
    .F(n3140_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[6]),
    .I2(main_basesoc_dbus_adr[4]),
    .I3(builder_grant) 
);
defparam n3140_s2.INIT=16'hA088;
  LUT4 n3139_s2 (
    .F(n3139_7),
    .I0(builder_interface0_cyc),
    .I1(lineLoader_address[7]),
    .I2(main_basesoc_dbus_adr[5]),
    .I3(builder_grant) 
);
defparam n3139_s2.INIT=16'hA088;
  LUT4 n5232_s3 (
    .F(n5232_7),
    .I0(main_basesoc_timer_value[13]),
    .I1(main_basesoc_timer_zero_trigger_9),
    .I2(main_basesoc_timer_zero_trigger_10),
    .I3(n5239_5) 
);
defparam n5232_s3.INIT=16'h4000;
  LUT4 n5227_s3 (
    .F(n5227_7),
    .I0(main_basesoc_timer_zero_trigger_9),
    .I1(main_basesoc_timer_zero_trigger_10),
    .I2(n5239_5),
    .I3(main_basesoc_timer_zero_trigger_8) 
);
defparam n5227_s3.INIT=16'h8000;
  LUT4 n5224_s3 (
    .F(n5224_7),
    .I0(main_basesoc_timer_zero_trigger_9),
    .I1(main_basesoc_timer_zero_trigger_10),
    .I2(n5239_5),
    .I3(main_basesoc_timer_zero_trigger_5) 
);
defparam n5224_s3.INIT=16'h8000;
  LUT4 n5411_s10 (
    .F(n5411_14),
    .I0(main_basesoc_litespimmap_storage[0]),
    .I1(builder_litespi_state[3]),
    .I2(builder_litespi_state[0]),
    .I3(builder_litespi_state[2]) 
);
defparam n5411_s10.INIT=16'h0200;
  LUT3 main_hyperram_sr_47_s4 (
    .F(main_hyperram_sr_47_10),
    .I0(n5825_11),
    .I1(n5761_5),
    .I2(main_hyperram_clk_phase[0]) 
);
defparam main_hyperram_sr_47_s4.INIT=8'hEF;
  LUT4 n5423_s7 (
    .F(n5423_11),
    .I0(builder_litespi_state[1]),
    .I1(lineLoader_address[12]),
    .I2(main_basesoc_dbus_adr[10]),
    .I3(builder_grant) 
);
defparam n5423_s7.INIT=16'h0511;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_s26 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_36),
    .I0(lineLoader_address[12]),
    .I1(main_basesoc_dbus_adr[10]),
    .I2(builder_grant),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_10_s26.INIT=16'hCA00;
  LUT4 n5419_s6 (
    .F(n5419_10),
    .I0(n5419_4),
    .I1(main_basesoc_litespisdrphycore_sr_out_load),
    .I2(n1550_6),
    .I3(n5419_5) 
);
defparam n5419_s6.INIT=16'h04FF;
  LUT4 n5417_s8 (
    .F(n5417_13),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(n1550_6),
    .I2(n5417_4),
    .I3(n5417_5) 
);
defparam n5417_s8.INIT=16'h02FF;
  LUT4 n5410_s11 (
    .F(n5410_16),
    .I0(n5410_4),
    .I1(main_basesoc_litespisdrphycore_sr_out_load),
    .I2(n1550_6),
    .I3(n5410_5) 
);
defparam n5410_s11.INIT=16'h04FF;
  LUT4 n5406_s8 (
    .F(n5406_12),
    .I0(n5406_4),
    .I1(main_basesoc_litespisdrphycore_sr_out_load),
    .I2(n1550_6),
    .I3(n5406_5) 
);
defparam n5406_s8.INIT=16'h04FF;
  LUT4 n5404_s9 (
    .F(n5404_13),
    .I0(n5404_4),
    .I1(main_basesoc_litespisdrphycore_sr_out_load),
    .I2(n1550_6),
    .I3(n5404_6) 
);
defparam n5404_s9.INIT=16'h04FF;
  LUT3 n5423_s8 (
    .F(n5423_13),
    .I0(main_basesoc_litespisdrphycore_sr_out[11]),
    .I1(main_basesoc_litespimmap_source_payload_width[0]),
    .I2(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5423_s8.INIT=8'h40;
  LUT4 n5423_s9 (
    .F(n5423_15),
    .I0(main_basesoc_litespisdrphycore_sr_out_load),
    .I1(main_basesoc_litespisdrphycore_sr_out[12]),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5423_s9.INIT=16'h0BBB;
  LUT4 n5434_s2 (
    .F(n5434_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[0]),
    .I1(n5434_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5434_s2.INIT=16'hA333;
  LUT4 n5433_s2 (
    .F(n5433_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[1]),
    .I1(n5433_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5433_s2.INIT=16'hA333;
  LUT4 n5432_s2 (
    .F(n5432_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[2]),
    .I1(n5432_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5432_s2.INIT=16'hA333;
  LUT4 n5430_s4 (
    .F(n5430_9),
    .I0(main_basesoc_litespisdrphycore_sr_out[4]),
    .I1(n5430_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5430_s4.INIT=16'hA333;
  LUT4 n5428_s4 (
    .F(n5428_9),
    .I0(main_basesoc_litespisdrphycore_sr_out[6]),
    .I1(n5428_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5428_s4.INIT=16'hA333;
  LUT4 n5427_s2 (
    .F(n5427_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[7]),
    .I1(n5427_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5427_s2.INIT=16'hA333;
  LUT4 n5426_s2 (
    .F(n5426_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[8]),
    .I1(n5426_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5426_s2.INIT=16'hA333;
  LUT4 n5425_s2 (
    .F(n5425_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[9]),
    .I1(n5425_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5425_s2.INIT=16'hA333;
  LUT4 n5424_s2 (
    .F(n5424_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[10]),
    .I1(n5424_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5424_s2.INIT=16'hA333;
  LUT4 n5422_s2 (
    .F(n5422_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[12]),
    .I1(n5422_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5422_s2.INIT=16'hA333;
  LUT4 n5421_s2 (
    .F(n5421_6),
    .I0(main_basesoc_litespisdrphycore_sr_out[13]),
    .I1(n5421_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5421_s2.INIT=16'hA333;
  LUT4 n5420_s3 (
    .F(n5420_7),
    .I0(main_basesoc_litespisdrphycore_sr_out[14]),
    .I1(n5420_4),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5420_s3.INIT=16'hA333;
  LUT4 n5412_s3 (
    .F(n5412_7),
    .I0(n5412_4),
    .I1(main_basesoc_litespisdrphycore_sr_out[22]),
    .I2(main_basesoc_litespimmap_source_payload_width[0]),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_11) 
);
defparam n5412_s3.INIT=16'hC555;
  LUT4 builder_count_19_s3 (
    .F(builder_count_19_8),
    .I0(builder_count[9]),
    .I1(builder_count[10]),
    .I2(builder_done_4),
    .I3(builder_done_5) 
);
defparam builder_count_19_s3.INIT=16'hEFFF;
  LUT4 n4815_s3 (
    .F(n4815_11),
    .I0(main_basesoc_bus_errors[0]),
    .I1(n9665_4),
    .I2(n9665_5),
    .I3(builder_done) 
);
defparam n4815_s3.INIT=16'h95AA;
  LUT3 n9665_s11 (
    .F(n9665_15),
    .I0(n9665_4),
    .I1(n9665_5),
    .I2(builder_done) 
);
defparam n9665_s11.INIT=8'h70;
  LUT4 n1022_s4 (
    .F(n1022_9),
    .I0(main_basesoc_tx_count[3]),
    .I1(n1022_6),
    .I2(main_basesoc_tx_tick),
    .I3(builder_rs232phytx_state) 
);
defparam n1022_s4.INIT=16'h6A60;
  LUT2 main_basesoc_serial_tx_rs232phytx_next_value_ce1_s3 (
    .F(main_basesoc_serial_tx_rs232phytx_next_value_ce1),
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state) 
);
defparam main_basesoc_serial_tx_rs232phytx_next_value_ce1_s3.INIT=4'hB;
  LUT4 n1024_s3 (
    .F(n1024_8),
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state),
    .I2(main_basesoc_tx_count[1]),
    .I3(main_basesoc_tx_count[0]) 
);
defparam n1024_s3.INIT=16'h4AE0;
  LUT3 n1025_s4 (
    .F(n1025_9),
    .I0(main_basesoc_tx_tick),
    .I1(builder_rs232phytx_state),
    .I2(main_basesoc_tx_count[0]) 
);
defparam n1025_s4.INIT=8'h4A;
  LUT4 n1089_s4 (
    .F(n1089_9),
    .I0(main_basesoc_rx_count[3]),
    .I1(n1089_6),
    .I2(main_basesoc_rx_tick),
    .I3(builder_rs232phyrx_state) 
);
defparam n1089_s4.INIT=16'h6A60;
  LUT2 main_basesoc_rx_count_rs232phyrx_next_value_ce0_s3 (
    .F(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_count_rs232phyrx_next_value_ce0_s3.INIT=4'hB;
  LUT4 n1091_s3 (
    .F(n1091_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_count[1]),
    .I3(main_basesoc_rx_count[0]) 
);
defparam n1091_s3.INIT=16'h4AE0;
  LUT3 n1092_s4 (
    .F(n1092_9),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_count[0]) 
);
defparam n1092_s4.INIT=8'h4A;
  LUT4 n5572_s2 (
    .F(n5572_8),
    .I0(main_basesoc_litespisdrphycore_count[3]),
    .I1(main_basesoc_litespisdrphycore_count[0]),
    .I2(main_basesoc_litespisdrphycore_count[1]),
    .I3(main_basesoc_litespisdrphycore_count[2]) 
);
defparam n5572_s2.INIT=16'hAAA8;
  LUT4 spiflash_cs_n_d_s0 (
    .F(spiflash_cs_n_d),
    .I0(main_basesoc_litespisdrphycore_count[3]),
    .I1(main_basesoc_litespisdrphycore_count[0]),
    .I2(main_basesoc_litespisdrphycore_count[1]),
    .I3(main_basesoc_litespisdrphycore_count[2]) 
);
defparam spiflash_cs_n_d_s0.INIT=16'hFFFE;
  LUT4 n5573_s2 (
    .F(n5573_8),
    .I0(main_basesoc_litespisdrphycore_count[3]),
    .I1(main_basesoc_litespisdrphycore_count[0]),
    .I2(main_basesoc_litespisdrphycore_count[1]),
    .I3(main_basesoc_litespisdrphycore_count[2]) 
);
defparam n5573_s2.INIT=16'hFC02;
  LUT4 n5574_s2 (
    .F(n5574_8),
    .I0(main_basesoc_litespisdrphycore_count[3]),
    .I1(main_basesoc_litespisdrphycore_count[0]),
    .I2(main_basesoc_litespisdrphycore_count[1]),
    .I3(main_basesoc_litespisdrphycore_count[2]) 
);
defparam n5574_s2.INIT=16'hC3C2;
  LUT4 n5575_s3 (
    .F(n5575_9),
    .I0(main_basesoc_litespisdrphycore_count[3]),
    .I1(main_basesoc_litespisdrphycore_count[0]),
    .I2(main_basesoc_litespisdrphycore_count[1]),
    .I3(main_basesoc_litespisdrphycore_count[2]) 
);
defparam n5575_s3.INIT=16'h3332;
  LUT4 n5602_s3 (
    .F(n5602_9),
    .I0(main_basesoc_litespimmap_count[0]),
    .I1(main_basesoc_litespimmap_count[4]),
    .I2(main_basesoc_litespimmap_count_8_7),
    .I3(main_basesoc_litespimmap_count_8_8) 
);
defparam n5602_s3.INIT=16'h4555;
  LUT4 main_basesoc_litespimmap_count_8_s5 (
    .F(main_basesoc_litespimmap_count_8_10),
    .I0(main_basesoc_litespimmap_count[0]),
    .I1(main_basesoc_litespimmap_count[4]),
    .I2(main_basesoc_litespimmap_count_8_7),
    .I3(main_basesoc_litespimmap_count_8_8) 
);
defparam main_basesoc_litespimmap_count_8_s5.INIT=16'hEFFF;
  LUT4 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_0_s25 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_0_35),
    .I0(main_basesoc_litespimmap_burst_adr[0]),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I2(builder_self0[0]),
    .I3(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_0_s25.INIT=16'hD5E2;
  LUT2 main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce_s20 (
    .F(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce),
    .I0(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_33),
    .I1(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35) 
);
defparam main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce_s20.INIT=4'hE;
  LUT4 n5992_s3 (
    .F(n5992_9),
    .I0(main_count[0]),
    .I1(main_count[1]),
    .I2(main_done_4),
    .I3(main_done_5) 
);
defparam n5992_s3.INIT=16'h4555;
  LUT4 main_count_21_s4 (
    .F(main_count_21_10),
    .I0(main_count[0]),
    .I1(main_count[1]),
    .I2(main_done_4),
    .I3(main_done_5) 
);
defparam main_count_21_s4.INIT=16'hEFFF;
  LUT4 n4687_s4 (
    .F(n4687_9),
    .I0(builder_grant),
    .I1(main_basesoc_dbus_stb),
    .I2(main_basesoc_ibus_adr[2]),
    .I3(builder_interface0_cyc_5) 
);
defparam n4687_s4.INIT=16'h8E88;
  LUT3 main_basesoc_tx_count_rs232phytx_next_value0_3_s3 (
    .F(main_basesoc_tx_count_rs232phytx_next_value0_3_7),
    .I0(builder_rs232phytx_state),
    .I1(main_basesoc_uart_tx_fifo_readable),
    .I2(n1037_4) 
);
defparam main_basesoc_tx_count_rs232phytx_next_value0_3_s3.INIT=8'h5E;
  LUT4 main_basesoc_rx_count_rs232phyrx_next_value0_3_s3 (
    .F(main_basesoc_rx_count_rs232phyrx_next_value0_3_7),
    .I0(builder_rs232phyrx_state),
    .I1(builder_multiregimpl01),
    .I2(main_basesoc_rx_rx_d),
    .I3(n1112_4) 
);
defparam main_basesoc_rx_count_rs232phyrx_next_value0_3_s3.INIT=16'h55BA;
  LUT4 n5737_s4 (
    .F(n5737_9),
    .I0(main_hyperram_sr[15]),
    .I1(n5761_5),
    .I2(main_hyperram_sr[7]),
    .I3(main_hyperram_clk_phase[0]) 
);
defparam n5737_s4.INIT=16'h2230;
  LUT2 main_hyperram_sr_15_s5 (
    .F(main_hyperram_sr_15_25),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]) 
);
defparam main_hyperram_sr_15_s5.INIT=4'hB;
  LUT4 n5738_s4 (
    .F(n5738_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[14]),
    .I3(main_hyperram_sr[6]) 
);
defparam n5738_s4.INIT=16'h5140;
  LUT4 n5739_s4 (
    .F(n5739_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[13]),
    .I3(main_hyperram_sr[5]) 
);
defparam n5739_s4.INIT=16'h5140;
  LUT4 n5740_s4 (
    .F(n5740_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[12]),
    .I3(main_hyperram_sr[4]) 
);
defparam n5740_s4.INIT=16'h5140;
  LUT4 n5741_s4 (
    .F(n5741_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[11]),
    .I3(main_hyperram_sr[3]) 
);
defparam n5741_s4.INIT=16'h5140;
  LUT4 n5742_s4 (
    .F(n5742_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[10]),
    .I3(main_hyperram_sr[2]) 
);
defparam n5742_s4.INIT=16'h5140;
  LUT4 n5743_s4 (
    .F(n5743_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[9]),
    .I3(main_hyperram_sr[1]) 
);
defparam n5743_s4.INIT=16'h5140;
  LUT4 n5744_s4 (
    .F(n5744_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[8]),
    .I3(main_hyperram_sr[0]) 
);
defparam n5744_s4.INIT=16'h5140;
  LUT4 n5745_s4 (
    .F(n5745_9),
    .I0(n5761_5),
    .I1(main_hyperram_sr[7]),
    .I2(main_hyperram_clk_phase[0]),
    .I3(main_hyperram_dqi[7]) 
);
defparam n5745_s4.INIT=16'h4540;
  LUT4 n5746_s4 (
    .F(n5746_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[6]),
    .I3(main_hyperram_dqi[6]) 
);
defparam n5746_s4.INIT=16'h5140;
  LUT4 n5747_s4 (
    .F(n5747_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[5]),
    .I3(main_hyperram_dqi[5]) 
);
defparam n5747_s4.INIT=16'h5140;
  LUT4 n5748_s4 (
    .F(n5748_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[4]),
    .I3(main_hyperram_dqi[4]) 
);
defparam n5748_s4.INIT=16'h5140;
  LUT4 n5749_s4 (
    .F(n5749_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[3]),
    .I3(main_hyperram_dqi[3]) 
);
defparam n5749_s4.INIT=16'h5140;
  LUT4 n5752_s4 (
    .F(n5752_9),
    .I0(n5761_5),
    .I1(main_hyperram_clk_phase[0]),
    .I2(main_hyperram_sr[0]),
    .I3(main_hyperram_dqi[0]) 
);
defparam n5752_s4.INIT=16'h5140;
  LUT4 n5946_s5 (
    .F(n5946_10),
    .I0(main_hyperram_trigger[0]),
    .I1(main_hyperram_trigger_6_9),
    .I2(n5761_6),
    .I3(main_hyperram_trigger_6_10) 
);
defparam n5946_s5.INIT=16'h6555;
  LUT3 main_hyperram_trigger_6_s6 (
    .F(main_hyperram_trigger_6_12),
    .I0(main_hyperram_trigger_6_9),
    .I1(n5761_6),
    .I2(main_hyperram_trigger_6_10) 
);
defparam main_hyperram_trigger_6_s6.INIT=8'hBF;
  LUT4 n1094_s3 (
    .F(n1094_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(builder_multiregimpl01),
    .I3(main_basesoc_rx_data[7]) 
);
defparam n1094_s3.INIT=16'hF780;
  LUT2 main_basesoc_rx_data_rs232phyrx_next_value_ce1_s2 (
    .F(main_basesoc_rx_data_rs232phyrx_next_value_ce1),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state) 
);
defparam main_basesoc_rx_data_rs232phyrx_next_value_ce1_s2.INIT=4'h8;
  LUT4 n1095_s3 (
    .F(n1095_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[7]),
    .I3(main_basesoc_rx_data[6]) 
);
defparam n1095_s3.INIT=16'hF780;
  LUT4 n1096_s3 (
    .F(n1096_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[6]),
    .I3(main_basesoc_rx_data[5]) 
);
defparam n1096_s3.INIT=16'hF780;
  LUT4 n1097_s3 (
    .F(n1097_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[5]),
    .I3(main_basesoc_rx_data[4]) 
);
defparam n1097_s3.INIT=16'hF780;
  LUT4 n1098_s3 (
    .F(n1098_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[4]),
    .I3(main_basesoc_rx_data[3]) 
);
defparam n1098_s3.INIT=16'hF780;
  LUT4 n1099_s3 (
    .F(n1099_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[3]),
    .I3(main_basesoc_rx_data[2]) 
);
defparam n1099_s3.INIT=16'hF780;
  LUT4 n1100_s3 (
    .F(n1100_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[2]),
    .I3(main_basesoc_rx_data[1]) 
);
defparam n1100_s3.INIT=16'hF780;
  LUT4 n1101_s3 (
    .F(n1101_8),
    .I0(main_basesoc_rx_tick),
    .I1(builder_rs232phyrx_state),
    .I2(main_basesoc_rx_data[1]),
    .I3(main_basesoc_rx_data[0]) 
);
defparam n1101_s3.INIT=16'hF780;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_s7 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_13),
    .I0(builder_wishbone2csr_state),
    .I1(builder_csr_bankarray_csrbank0_reset0_re_8),
    .I2(builder_grant),
    .I3(main_basesoc_dbus_we) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_s7.INIT=16'h1000;
  LUT4 n4887_s5 (
    .F(n4887_11),
    .I0(main_basesoc_tx_phase[28]),
    .I1(main_basesoc_tx_phase[27]),
    .I2(main_basesoc_tx_phase[25]),
    .I3(main_basesoc_tx_phase[26]) 
);
defparam n4887_s5.INIT=16'h8000;
  LUT4 n4902_s4 (
    .F(n4902_10),
    .I0(main_basesoc_tx_phase_9_10),
    .I1(main_basesoc_tx_phase_15_16),
    .I2(main_basesoc_tx_phase[13]),
    .I3(main_basesoc_tx_phase[14]) 
);
defparam n4902_s4.INIT=16'h4FB0;
  LUT3 n4903_s5 (
    .F(n4903_11),
    .I0(main_basesoc_tx_phase[13]),
    .I1(main_basesoc_tx_phase_9_10),
    .I2(main_basesoc_tx_phase_15_16) 
);
defparam n4903_s5.INIT=8'h65;
  LUT4 n4981_s4 (
    .F(n4981_10),
    .I0(n4986_11),
    .I1(n4982_12),
    .I2(main_basesoc_rx_phase[13]),
    .I3(main_basesoc_rx_phase[14]) 
);
defparam n4981_s4.INIT=16'h4FB0;
  LUT3 n4982_s7 (
    .F(n4982_14),
    .I0(main_basesoc_rx_phase[13]),
    .I1(n4986_11),
    .I2(n4982_12) 
);
defparam n4982_s7.INIT=8'h65;
  LUT4 builder_csr_bankarray_csrbank6_ev_enable0_re_s5 (
    .F(builder_csr_bankarray_csrbank6_ev_enable0_re),
    .I0(n6501_4),
    .I1(builder_self0[1]),
    .I2(n6494_28),
    .I3(builder_csr_bankarray_csrbank6_ev_enable0_re_9) 
);
defparam builder_csr_bankarray_csrbank6_ev_enable0_re_s5.INIT=16'h1000;
  LUT4 builder_litespi_next_state_1_s42 (
    .F(builder_litespi_next_state_1_49),
    .I0(builder_litespi_state[3]),
    .I1(builder_litespi_state[0]),
    .I2(builder_litespiphy_state[0]),
    .I3(builder_litespiphy_state[1]) 
);
defparam builder_litespi_next_state_1_s42.INIT=16'h1555;
  LUT4 n5943_s2 (
    .F(n5943_7),
    .I0(main_hyperram_trigger[3]),
    .I1(main_hyperram_trigger[2]),
    .I2(main_hyperram_trigger[0]),
    .I3(main_hyperram_trigger[1]) 
);
defparam n5943_s2.INIT=16'h6AAA;
  LUT4 n5942_s3 (
    .F(n5942_8),
    .I0(main_hyperram_trigger[3]),
    .I1(main_hyperram_trigger[2]),
    .I2(main_hyperram_trigger[0]),
    .I3(main_hyperram_trigger[1]) 
);
defparam n5942_s3.INIT=16'h8000;
  LUT4 builder_csr_bankarray_csrbank0_reset0_re_s6 (
    .F(builder_csr_bankarray_csrbank0_reset0_re),
    .I0(n6239_8),
    .I1(builder_self0[2]),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_7),
    .I3(builder_csr_bankarray_csrbank0_reset0_re_6) 
);
defparam builder_csr_bankarray_csrbank0_reset0_re_s6.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank5_load0_re_s3 (
    .F(builder_csr_bankarray_csrbank5_load0_re),
    .I0(n6239_8),
    .I1(builder_self0[2]),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_7),
    .I3(builder_csr_bankarray_csrbank5_load0_re_6) 
);
defparam builder_csr_bankarray_csrbank5_load0_re_s3.INIT=16'h2000;
  LUT4 builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_s3 (
    .F(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_8),
    .I0(n6239_8),
    .I1(builder_self0[2]),
    .I2(builder_csr_bankarray_csrbank5_update_value0_re_7),
    .I3(builder_csr_bankarray_csrbank2_out0_re_6) 
);
defparam builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re_s3.INIT=16'h2000;
  LUT4 n3142_s2 (
    .F(n3142_7),
    .I0(builder_slave_sel_0_7),
    .I1(builder_slave_sel_3_6),
    .I2(builder_interface0_cyc_4),
    .I3(builder_self0[2]) 
);
defparam n3142_s2.INIT=16'h8000;
  LUT4 n3143_s2 (
    .F(n3143_7),
    .I0(builder_slave_sel_0_7),
    .I1(builder_slave_sel_3_6),
    .I2(builder_interface0_cyc_4),
    .I3(builder_self0[1]) 
);
defparam n3143_s2.INIT=16'h8000;
  LUT4 main_basesoc_uart_tx_fifo_wrport_we_1_s1 (
    .F(main_basesoc_uart_tx_fifo_wrport_we_1_4),
    .I0(main_basesoc_uart_tx_fifo_wrport_we_6),
    .I1(builder_self0[10]),
    .I2(builder_self0[9]),
    .I3(main_basesoc_uart_tx_fifo_wrport_we_9) 
);
defparam main_basesoc_uart_tx_fifo_wrport_we_1_s1.INIT=16'hBFFF;
  LUT4 main_basesoc_uart_rx_fifo_wrport_we_1_s1 (
    .F(main_basesoc_uart_rx_fifo_wrport_we_1_4),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(main_basesoc_uart_rx_fifo_syncfifo_re_4),
    .I2(n1112_4),
    .I3(builder_multiregimpl01) 
);
defparam main_basesoc_uart_rx_fifo_wrport_we_1_s1.INIT=16'h8FFF;
  LUT4 n8216_s1 (
    .F(n8216_5),
    .I0(sys_rst),
    .I1(main_basesoc_reset_storage[0]),
    .I2(main_basesoc_reset_re),
    .I3(main_basesoc_reset_storage[1]) 
);
defparam n8216_s1.INIT=16'hFFEA;
  LUT4 n5423_s10 (
    .F(n5423_17),
    .I0(n5407_7),
    .I1(builder_litespi_state[0]),
    .I2(n5409_10),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13) 
);
defparam n5423_s10.INIT=16'h8A20;
  LUT4 n5405_s8 (
    .F(n5405_12),
    .I0(n5405_9),
    .I1(builder_litespi_state[0]),
    .I2(n5409_10),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13) 
);
defparam n5405_s8.INIT=16'h4510;
  LUT4 n5407_s8 (
    .F(n5407_12),
    .I0(n1551_9),
    .I1(builder_litespi_state[0]),
    .I2(n5409_10),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13) 
);
defparam n5407_s8.INIT=16'h8A20;
  LUT4 n5408_s10 (
    .F(n5408_14),
    .I0(n5408_10),
    .I1(builder_litespi_state[0]),
    .I2(n5409_10),
    .I3(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_13) 
);
defparam n5408_s10.INIT=16'h4510;
  DFFP DFFP (
    .Q(builder_rst1),
    .D(GND),
    .CLK(main_crg_clkout),
    .PRESET(main_crg_reset_6) 
);
  DFFP DFFP_1 (
    .Q(sys_rst),
    .D(builder_rst1),
    .CLK(main_crg_clkout),
    .PRESET(main_crg_reset_6) 
);
  DFF main_basesoc_litespisdrphycore_dq_i_1_s0 (
    .Q(main_basesoc_litespisdrphycore_dq_i[1]),
    .D(spiflash_miso_d),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_dq_i_1_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_3_s0 (
    .Q(builder_slave_sel_r[3]),
    .D(builder_slave_sel[3]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_3_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_2_s0 (
    .Q(builder_slave_sel_r[2]),
    .D(builder_slave_sel[2]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_2_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_1_s0 (
    .Q(builder_slave_sel_r[1]),
    .D(builder_slave_sel[1]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_1_s0.INIT=1'b0;
  DFFR builder_slave_sel_r_0_s0 (
    .Q(builder_slave_sel_r[0]),
    .D(builder_slave_sel[0]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_slave_sel_r_0_s0.INIT=1'b0;
  DFFSE builder_count_19_s0 (
    .Q(builder_count[19]),
    .D(n4690_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_19_s0.INIT=1'b1;
  DFFSE builder_count_18_s0 (
    .Q(builder_count[18]),
    .D(n4691_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_18_s0.INIT=1'b1;
  DFFSE builder_count_17_s0 (
    .Q(builder_count[17]),
    .D(n4692_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_17_s0.INIT=1'b1;
  DFFSE builder_count_16_s0 (
    .Q(builder_count[16]),
    .D(n4693_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_16_s0.INIT=1'b1;
  DFFRE builder_count_15_s0 (
    .Q(builder_count[15]),
    .D(n4694_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_15_s0.INIT=1'b0;
  DFFSE builder_count_14_s0 (
    .Q(builder_count[14]),
    .D(n4695_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_14_s0.INIT=1'b1;
  DFFRE builder_count_13_s0 (
    .Q(builder_count[13]),
    .D(n4696_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_13_s0.INIT=1'b0;
  DFFRE builder_count_12_s0 (
    .Q(builder_count[12]),
    .D(n4697_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_12_s0.INIT=1'b0;
  DFFRE builder_count_11_s0 (
    .Q(builder_count[11]),
    .D(n4698_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_11_s0.INIT=1'b0;
  DFFRE builder_count_10_s0 (
    .Q(builder_count[10]),
    .D(n4699_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_10_s0.INIT=1'b0;
  DFFSE builder_count_9_s0 (
    .Q(builder_count[9]),
    .D(n4700_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_9_s0.INIT=1'b1;
  DFFRE builder_count_8_s0 (
    .Q(builder_count[8]),
    .D(n4701_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_8_s0.INIT=1'b0;
  DFFRE builder_count_7_s0 (
    .Q(builder_count[7]),
    .D(n4702_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_7_s0.INIT=1'b0;
  DFFSE builder_count_6_s0 (
    .Q(builder_count[6]),
    .D(n4703_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .SET(n6979_4) 
);
defparam builder_count_6_s0.INIT=1'b1;
  DFFRE builder_count_5_s0 (
    .Q(builder_count[5]),
    .D(n4704_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_5_s0.INIT=1'b0;
  DFFRE builder_count_4_s0 (
    .Q(builder_count[4]),
    .D(n4705_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_4_s0.INIT=1'b0;
  DFFRE builder_count_3_s0 (
    .Q(builder_count[3]),
    .D(n4706_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_3_s0.INIT=1'b0;
  DFFRE builder_count_2_s0 (
    .Q(builder_count[2]),
    .D(n4707_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_2_s0.INIT=1'b0;
  DFFRE builder_count_1_s0 (
    .Q(builder_count[1]),
    .D(n4708_2),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_1_s0.INIT=1'b0;
  DFFRE builder_count_0_s0 (
    .Q(builder_count[0]),
    .D(n4709_7),
    .CLK(main_crg_clkout),
    .CE(builder_count_19_8),
    .RESET(n6979_4) 
);
defparam builder_count_0_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_31_s0 (
    .Q(main_basesoc_bus_errors[31]),
    .D(n4784_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_31_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_30_s0 (
    .Q(main_basesoc_bus_errors[30]),
    .D(n4785_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_30_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_29_s0 (
    .Q(main_basesoc_bus_errors[29]),
    .D(n4786_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_29_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_28_s0 (
    .Q(main_basesoc_bus_errors[28]),
    .D(n4787_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_28_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_27_s0 (
    .Q(main_basesoc_bus_errors[27]),
    .D(n4788_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_27_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_26_s0 (
    .Q(main_basesoc_bus_errors[26]),
    .D(n4789_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_26_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_25_s0 (
    .Q(main_basesoc_bus_errors[25]),
    .D(n4790_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_25_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_24_s0 (
    .Q(main_basesoc_bus_errors[24]),
    .D(n4791_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_24_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_23_s0 (
    .Q(main_basesoc_bus_errors[23]),
    .D(n4792_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_23_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_22_s0 (
    .Q(main_basesoc_bus_errors[22]),
    .D(n4793_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_22_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_21_s0 (
    .Q(main_basesoc_bus_errors[21]),
    .D(n4794_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_21_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_20_s0 (
    .Q(main_basesoc_bus_errors[20]),
    .D(n4795_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_20_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_19_s0 (
    .Q(main_basesoc_bus_errors[19]),
    .D(n4796_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_19_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_18_s0 (
    .Q(main_basesoc_bus_errors[18]),
    .D(n4797_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_18_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_17_s0 (
    .Q(main_basesoc_bus_errors[17]),
    .D(n4798_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_17_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_16_s0 (
    .Q(main_basesoc_bus_errors[16]),
    .D(n4799_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_16_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_15_s0 (
    .Q(main_basesoc_bus_errors[15]),
    .D(n4800_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_15_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_14_s0 (
    .Q(main_basesoc_bus_errors[14]),
    .D(n4801_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_14_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_13_s0 (
    .Q(main_basesoc_bus_errors[13]),
    .D(n4802_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_13_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_12_s0 (
    .Q(main_basesoc_bus_errors[12]),
    .D(n4803_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_12_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_11_s0 (
    .Q(main_basesoc_bus_errors[11]),
    .D(n4804_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_11_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_10_s0 (
    .Q(main_basesoc_bus_errors[10]),
    .D(n4805_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_10_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_9_s0 (
    .Q(main_basesoc_bus_errors[9]),
    .D(n4806_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_9_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_8_s0 (
    .Q(main_basesoc_bus_errors[8]),
    .D(n4807_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_8_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_7_s0 (
    .Q(main_basesoc_bus_errors[7]),
    .D(n4808_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_7_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_6_s0 (
    .Q(main_basesoc_bus_errors[6]),
    .D(n4809_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_6_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_5_s0 (
    .Q(main_basesoc_bus_errors[5]),
    .D(n4810_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_5_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_4_s0 (
    .Q(main_basesoc_bus_errors[4]),
    .D(n4811_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_4_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_3_s0 (
    .Q(main_basesoc_bus_errors[3]),
    .D(n4812_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_3_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_2_s0 (
    .Q(main_basesoc_bus_errors[2]),
    .D(n4813_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_2_s0.INIT=1'b0;
  DFFRE main_basesoc_bus_errors_1_s0 (
    .Q(main_basesoc_bus_errors[1]),
    .D(n4814_1),
    .CLK(main_crg_clkout),
    .CE(n9665_15),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_1_s0.INIT=1'b0;
  DFFR main_basesoc_ram_bus_ack_s0 (
    .Q(main_basesoc_ram_bus_ack),
    .D(n4883_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_ram_bus_ack_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_31_s0 (
    .Q(main_basesoc_tx_phase[31]),
    .D(n4885_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_31_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_30_s0 (
    .Q(main_basesoc_tx_phase[30]),
    .D(n4886_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_30_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_29_s0 (
    .Q(main_basesoc_tx_phase[29]),
    .D(n4887_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_29_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_28_s0 (
    .Q(main_basesoc_tx_phase[28]),
    .D(n4888_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_28_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_27_s0 (
    .Q(main_basesoc_tx_phase[27]),
    .D(n4889_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_27_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_26_s0 (
    .Q(main_basesoc_tx_phase[26]),
    .D(n4890_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_26_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_25_s0 (
    .Q(main_basesoc_tx_phase[25]),
    .D(n4891_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_25_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_23_s0 (
    .Q(main_basesoc_tx_phase[23]),
    .D(n4893_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_23_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_22_s0 (
    .Q(main_basesoc_tx_phase[22]),
    .D(n4894_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_22_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_21_s0 (
    .Q(main_basesoc_tx_phase[21]),
    .D(n4895_11),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_21_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_19_s0 (
    .Q(main_basesoc_tx_phase[19]),
    .D(n4897_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_19_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_14_s0 (
    .Q(main_basesoc_tx_phase[14]),
    .D(n4902_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_14_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_13_s0 (
    .Q(main_basesoc_tx_phase[13]),
    .D(n4903_11),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_13_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_8_s0 (
    .Q(main_basesoc_tx_phase[8]),
    .D(n4908_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_8_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_5_s0 (
    .Q(main_basesoc_tx_phase[5]),
    .D(n4911_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_5_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_4_s0 (
    .Q(main_basesoc_tx_phase[4]),
    .D(n4912_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_4_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_2_s0 (
    .Q(main_basesoc_tx_phase[2]),
    .D(n4914_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_2_s0.INIT=1'b0;
  DFFR main_basesoc_tx_phase_1_s0 (
    .Q(main_basesoc_tx_phase[1]),
    .D(n4915_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_phase_1_s0.INIT=1'b0;
  DFFR main_basesoc_tx_tick_s0 (
    .Q(main_basesoc_tx_tick),
    .D(n4885_10),
    .CLK(main_crg_clkout),
    .RESET(n6578_4) 
);
defparam main_basesoc_tx_tick_s0.INIT=1'b0;
  DFFRE main_basesoc_tx_count_2_s0 (
    .Q(main_basesoc_tx_count[2]),
    .D(n1023_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_serial_tx_rs232phytx_next_value_ce1),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_count_2_s0.INIT=1'b0;
  DFFSE serial_tx_s2 (
    .Q(serial_tx_d),
    .D(main_basesoc_serial_tx_rs232phytx_next_value1),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_serial_tx_rs232phytx_next_value_ce1),
    .SET(sys_rst) 
);
  DFFE main_basesoc_tx_data_7_s0 (
    .Q(main_basesoc_tx_data[7]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[7]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_7_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_6_s0 (
    .Q(main_basesoc_tx_data[6]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[6]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_6_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_5_s0 (
    .Q(main_basesoc_tx_data[5]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[5]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_5_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_4_s0 (
    .Q(main_basesoc_tx_data[4]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[4]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_4_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_3_s0 (
    .Q(main_basesoc_tx_data[3]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[3]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_3_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_2_s0 (
    .Q(main_basesoc_tx_data[2]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[2]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_2_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_1_s0 (
    .Q(main_basesoc_tx_data[1]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[1]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_1_s0.INIT=1'b0;
  DFFE main_basesoc_tx_data_0_s0 (
    .Q(main_basesoc_tx_data[0]),
    .D(main_basesoc_tx_data_rs232phytx_next_value2[0]),
    .CLK(main_crg_clkout),
    .CE(n1028_3) 
);
defparam main_basesoc_tx_data_0_s0.INIT=1'b0;
  DFFR main_basesoc_rx_rx_d_s0 (
    .Q(main_basesoc_rx_rx_d),
    .D(builder_multiregimpl01),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_rx_rx_d_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_30_s0 (
    .Q(main_basesoc_rx_phase[30]),
    .D(n4965_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_30_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_29_s0 (
    .Q(main_basesoc_rx_phase[29]),
    .D(n4966_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_29_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_28_s0 (
    .Q(main_basesoc_rx_phase[28]),
    .D(n4967_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_28_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_27_s0 (
    .Q(main_basesoc_rx_phase[27]),
    .D(n4968_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_27_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_26_s0 (
    .Q(main_basesoc_rx_phase[26]),
    .D(n4969_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_26_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_25_s0 (
    .Q(main_basesoc_rx_phase[25]),
    .D(n4970_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_25_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_24_s0 (
    .Q(main_basesoc_rx_phase[24]),
    .D(n4971_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_24_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_23_s0 (
    .Q(main_basesoc_rx_phase[23]),
    .D(n4972_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_23_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_22_s0 (
    .Q(main_basesoc_rx_phase[22]),
    .D(n4973_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_22_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_21_s0 (
    .Q(main_basesoc_rx_phase[21]),
    .D(n4974_11),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_21_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_20_s0 (
    .Q(main_basesoc_rx_phase[20]),
    .D(n4975_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_20_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_19_s0 (
    .Q(main_basesoc_rx_phase[19]),
    .D(n4976_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_19_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_18_s0 (
    .Q(main_basesoc_rx_phase[18]),
    .D(n4977_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_18_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_17_s0 (
    .Q(main_basesoc_rx_phase[17]),
    .D(n4978_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_17_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_16_s0 (
    .Q(main_basesoc_rx_phase[16]),
    .D(n4979_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_16_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_15_s0 (
    .Q(main_basesoc_rx_phase[15]),
    .D(n4980_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_15_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_14_s0 (
    .Q(main_basesoc_rx_phase[14]),
    .D(n4981_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_14_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_13_s0 (
    .Q(main_basesoc_rx_phase[13]),
    .D(n4982_14),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_13_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_12_s0 (
    .Q(main_basesoc_rx_phase[12]),
    .D(n4983_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_12_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_11_s0 (
    .Q(main_basesoc_rx_phase[11]),
    .D(n4984_13),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_11_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_10_s0 (
    .Q(main_basesoc_rx_phase[10]),
    .D(n4985_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_10_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_9_s0 (
    .Q(main_basesoc_rx_phase[9]),
    .D(n4986_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_9_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_8_s0 (
    .Q(main_basesoc_rx_phase[8]),
    .D(n4987_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_8_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_7_s0 (
    .Q(main_basesoc_rx_phase[7]),
    .D(n4988_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_7_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_6_s0 (
    .Q(main_basesoc_rx_phase[6]),
    .D(n4989_12),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_6_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_5_s0 (
    .Q(main_basesoc_rx_phase[5]),
    .D(n4990_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_5_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_4_s0 (
    .Q(main_basesoc_rx_phase[4]),
    .D(n4991_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_4_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_3_s0 (
    .Q(main_basesoc_rx_phase[3]),
    .D(n4992_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_3_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_2_s0 (
    .Q(main_basesoc_rx_phase[2]),
    .D(n4993_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_2_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_1_s0 (
    .Q(main_basesoc_rx_phase[1]),
    .D(n4994_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_1_s0.INIT=1'b0;
  DFFR main_basesoc_rx_phase_0_s0 (
    .Q(main_basesoc_rx_phase[0]),
    .D(n4995_10),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_phase_0_s0.INIT=1'b0;
  DFFR main_basesoc_rx_tick_s0 (
    .Q(main_basesoc_rx_tick),
    .D(n4964_8),
    .CLK(main_crg_clkout),
    .RESET(n6579_4) 
);
defparam main_basesoc_rx_tick_s0.INIT=1'b0;
  DFFRE main_basesoc_rx_count_2_s0 (
    .Q(main_basesoc_rx_count[2]),
    .D(n1090_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_rx_count_rs232phyrx_next_value_ce0),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_count_2_s0.INIT=1'b0;
  DFFR main_basesoc_uart_tx_trigger_d_s0 (
    .Q(main_basesoc_uart_tx_trigger_d),
    .D(main_basesoc_uart_tx_fifo_syncfifo_writable),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_trigger_d_s0.INIT=1'b0;
  DFFR main_basesoc_uart_rx_trigger_d_s0 (
    .Q(main_basesoc_uart_rx_trigger_d),
    .D(main_basesoc_uart_rx_fifo_readable),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_trigger_d_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_3_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[3]),
    .D(n5053_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_2_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[2]),
    .D(n5054_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_1_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[1]),
    .D(n5055_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_produce_0_s0 (
    .Q(main_basesoc_uart_tx_fifo_produce[0]),
    .D(n5056_6),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_3_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[3]),
    .D(n5062_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_2_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[2]),
    .D(n5063_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_1_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[1]),
    .D(n5064_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_consume_0_s0 (
    .Q(main_basesoc_uart_tx_fifo_consume[0]),
    .D(n5065_6),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_consume_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_3_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[3]),
    .D(n5103_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_produce_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_2_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[2]),
    .D(n5104_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_produce_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_1_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[1]),
    .D(n5105_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_produce_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_produce_0_s0 (
    .Q(main_basesoc_uart_rx_fifo_produce[0]),
    .D(n5106_6),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_wrport_we),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_produce_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_3_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[3]),
    .D(n5112_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_consume_3_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_2_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[2]),
    .D(n5113_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_consume_2_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_1_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[1]),
    .D(n5114_4),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_consume_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_consume_0_s0 (
    .Q(main_basesoc_uart_rx_fifo_consume[0]),
    .D(n5115_6),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_consume_0_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_31_s0 (
    .Q(main_basesoc_timer_value[31]),
    .D(n5215_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_31_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_30_s0 (
    .Q(main_basesoc_timer_value[30]),
    .D(n5216_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_30_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_29_s0 (
    .Q(main_basesoc_timer_value[29]),
    .D(n5217_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_29_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_28_s0 (
    .Q(main_basesoc_timer_value[28]),
    .D(n5218_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_28_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_27_s0 (
    .Q(main_basesoc_timer_value[27]),
    .D(n5219_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_27_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_26_s0 (
    .Q(main_basesoc_timer_value[26]),
    .D(n5220_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_26_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_25_s0 (
    .Q(main_basesoc_timer_value[25]),
    .D(n5221_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_25_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_24_s0 (
    .Q(main_basesoc_timer_value[24]),
    .D(n5222_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_24_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_23_s0 (
    .Q(main_basesoc_timer_value[23]),
    .D(n5223_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_23_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_22_s0 (
    .Q(main_basesoc_timer_value[22]),
    .D(n5224_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_22_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_21_s0 (
    .Q(main_basesoc_timer_value[21]),
    .D(n5225_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_21_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_20_s0 (
    .Q(main_basesoc_timer_value[20]),
    .D(n5226_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_20_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_19_s0 (
    .Q(main_basesoc_timer_value[19]),
    .D(n5227_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_19_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_18_s0 (
    .Q(main_basesoc_timer_value[18]),
    .D(n5228_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_18_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_17_s0 (
    .Q(main_basesoc_timer_value[17]),
    .D(n5229_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_17_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_16_s0 (
    .Q(main_basesoc_timer_value[16]),
    .D(n5230_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_16_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_15_s0 (
    .Q(main_basesoc_timer_value[15]),
    .D(n5231_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_15_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_14_s0 (
    .Q(main_basesoc_timer_value[14]),
    .D(n5232_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_14_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_13_s0 (
    .Q(main_basesoc_timer_value[13]),
    .D(n5233_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_13_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_12_s0 (
    .Q(main_basesoc_timer_value[12]),
    .D(n5234_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_12_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_11_s0 (
    .Q(main_basesoc_timer_value[11]),
    .D(n5235_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_11_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_10_s0 (
    .Q(main_basesoc_timer_value[10]),
    .D(n5236_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_10_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_9_s0 (
    .Q(main_basesoc_timer_value[9]),
    .D(n5237_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_9_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_8_s0 (
    .Q(main_basesoc_timer_value[8]),
    .D(n5238_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_8_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_7_s0 (
    .Q(main_basesoc_timer_value[7]),
    .D(n5239_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_7_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_6_s0 (
    .Q(main_basesoc_timer_value[6]),
    .D(n5240_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_6_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_5_s0 (
    .Q(main_basesoc_timer_value[5]),
    .D(n5241_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_5_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_4_s0 (
    .Q(main_basesoc_timer_value[4]),
    .D(n5242_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_4_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_3_s0 (
    .Q(main_basesoc_timer_value[3]),
    .D(n5243_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_3_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_2_s0 (
    .Q(main_basesoc_timer_value[2]),
    .D(n5244_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_2_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_1_s0 (
    .Q(main_basesoc_timer_value[1]),
    .D(n5245_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_1_s0.INIT=1'b0;
  DFFR main_basesoc_timer_value_0_s0 (
    .Q(main_basesoc_timer_value[0]),
    .D(n5246_3),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_31_s0 (
    .Q(main_basesoc_timer_value_status[31]),
    .D(main_basesoc_timer_value[31]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_30_s0 (
    .Q(main_basesoc_timer_value_status[30]),
    .D(main_basesoc_timer_value[30]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_29_s0 (
    .Q(main_basesoc_timer_value_status[29]),
    .D(main_basesoc_timer_value[29]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_28_s0 (
    .Q(main_basesoc_timer_value_status[28]),
    .D(main_basesoc_timer_value[28]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_27_s0 (
    .Q(main_basesoc_timer_value_status[27]),
    .D(main_basesoc_timer_value[27]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_26_s0 (
    .Q(main_basesoc_timer_value_status[26]),
    .D(main_basesoc_timer_value[26]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_25_s0 (
    .Q(main_basesoc_timer_value_status[25]),
    .D(main_basesoc_timer_value[25]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_24_s0 (
    .Q(main_basesoc_timer_value_status[24]),
    .D(main_basesoc_timer_value[24]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_23_s0 (
    .Q(main_basesoc_timer_value_status[23]),
    .D(main_basesoc_timer_value[23]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_22_s0 (
    .Q(main_basesoc_timer_value_status[22]),
    .D(main_basesoc_timer_value[22]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_21_s0 (
    .Q(main_basesoc_timer_value_status[21]),
    .D(main_basesoc_timer_value[21]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_20_s0 (
    .Q(main_basesoc_timer_value_status[20]),
    .D(main_basesoc_timer_value[20]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_19_s0 (
    .Q(main_basesoc_timer_value_status[19]),
    .D(main_basesoc_timer_value[19]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_18_s0 (
    .Q(main_basesoc_timer_value_status[18]),
    .D(main_basesoc_timer_value[18]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_17_s0 (
    .Q(main_basesoc_timer_value_status[17]),
    .D(main_basesoc_timer_value[17]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_16_s0 (
    .Q(main_basesoc_timer_value_status[16]),
    .D(main_basesoc_timer_value[16]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_15_s0 (
    .Q(main_basesoc_timer_value_status[15]),
    .D(main_basesoc_timer_value[15]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_14_s0 (
    .Q(main_basesoc_timer_value_status[14]),
    .D(main_basesoc_timer_value[14]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_13_s0 (
    .Q(main_basesoc_timer_value_status[13]),
    .D(main_basesoc_timer_value[13]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_12_s0 (
    .Q(main_basesoc_timer_value_status[12]),
    .D(main_basesoc_timer_value[12]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_11_s0 (
    .Q(main_basesoc_timer_value_status[11]),
    .D(main_basesoc_timer_value[11]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_10_s0 (
    .Q(main_basesoc_timer_value_status[10]),
    .D(main_basesoc_timer_value[10]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_9_s0 (
    .Q(main_basesoc_timer_value_status[9]),
    .D(main_basesoc_timer_value[9]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_8_s0 (
    .Q(main_basesoc_timer_value_status[8]),
    .D(main_basesoc_timer_value[8]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_7_s0 (
    .Q(main_basesoc_timer_value_status[7]),
    .D(main_basesoc_timer_value[7]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_6_s0 (
    .Q(main_basesoc_timer_value_status[6]),
    .D(main_basesoc_timer_value[6]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_5_s0 (
    .Q(main_basesoc_timer_value_status[5]),
    .D(main_basesoc_timer_value[5]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_4_s0 (
    .Q(main_basesoc_timer_value_status[4]),
    .D(main_basesoc_timer_value[4]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_3_s0 (
    .Q(main_basesoc_timer_value_status[3]),
    .D(main_basesoc_timer_value[3]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_2_s0 (
    .Q(main_basesoc_timer_value_status[2]),
    .D(main_basesoc_timer_value[2]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_1_s0 (
    .Q(main_basesoc_timer_value_status[1]),
    .D(main_basesoc_timer_value[1]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_value_status_0_s0 (
    .Q(main_basesoc_timer_value_status[0]),
    .D(main_basesoc_timer_value[0]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_update_value_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_value_status_0_s0.INIT=1'b0;
  DFFR main_basesoc_timer_zero_trigger_d_s0 (
    .Q(main_basesoc_timer_zero_trigger_d),
    .D(main_basesoc_timer_zero_trigger),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_zero_trigger_d_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_31_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[31]),
    .D(n5404_13),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_31_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_30_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[30]),
    .D(n5405_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_30_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_29_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[29]),
    .D(n5406_12),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_29_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_28_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[28]),
    .D(n5407_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_28_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_27_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[27]),
    .D(n5408_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_27_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_26_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[26]),
    .D(n5409_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_26_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_25_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[25]),
    .D(n5410_16),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_25_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_24_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[24]),
    .D(n5411_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_24_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_23_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[23]),
    .D(n5412_7),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_23_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_22_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[22]),
    .D(n5413_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_22_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_21_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[21]),
    .D(n5414_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_21_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_20_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[20]),
    .D(n5415_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_20_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_19_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[19]),
    .D(n5416_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_19_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_18_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[18]),
    .D(n5417_13),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_18_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_17_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[17]),
    .D(n5418_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_17_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_16_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[16]),
    .D(n5419_10),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_16_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_15_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[15]),
    .D(n5420_7),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_15_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_14_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[14]),
    .D(n5421_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_14_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_13_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[13]),
    .D(n5422_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_13_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_12_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[12]),
    .D(n5423_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_12_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_11_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[11]),
    .D(n5424_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_11_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_10_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[10]),
    .D(n5425_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_10_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_9_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[9]),
    .D(n5426_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_9_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_8_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[8]),
    .D(n5427_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_8_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_7_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[7]),
    .D(n5428_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_7_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_6_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[6]),
    .D(n5429_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_6_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_5_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[5]),
    .D(n5430_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_5_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_4_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[4]),
    .D(n5431_3),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_4_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_3_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[3]),
    .D(n5432_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_3_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_2_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[2]),
    .D(n5433_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_2_s0.INIT=1'b0;
  DFF main_basesoc_litespisdrphycore_sr_out_1_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[1]),
    .D(n5434_6),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespisdrphycore_sr_out_1_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_sr_out_0_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_out[0]),
    .D(\o[0]_6 ),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_out_load),
    .RESET(n5435_4) 
);
defparam main_basesoc_litespisdrphycore_sr_out_0_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_31_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[31]),
    .D(n5446_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_31_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_30_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[30]),
    .D(n5448_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_30_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_29_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[29]),
    .D(n5450_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_29_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_28_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[28]),
    .D(n5452_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_28_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_27_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[27]),
    .D(n5454_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_27_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_26_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[26]),
    .D(n5456_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_26_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_25_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[25]),
    .D(n5458_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_25_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_24_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[24]),
    .D(n5460_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_24_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_23_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[23]),
    .D(n5462_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_23_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_22_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[22]),
    .D(n5464_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_22_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_21_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[21]),
    .D(n5466_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_21_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_20_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[20]),
    .D(n5468_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_20_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_19_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[19]),
    .D(n5470_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_19_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_18_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[18]),
    .D(n5472_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_18_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_17_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[17]),
    .D(n5474_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_17_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_16_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[16]),
    .D(n5476_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_16_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_15_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[15]),
    .D(n5478_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_15_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_14_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[14]),
    .D(n5480_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_14_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_13_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[13]),
    .D(n5482_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_13_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_12_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[12]),
    .D(n5484_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_12_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_11_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[11]),
    .D(n5486_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_11_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_10_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[10]),
    .D(n5488_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_10_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_9_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[9]),
    .D(n5490_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_9_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_8_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[8]),
    .D(n5492_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_8_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_7_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[7]),
    .D(n5494_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_7_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_6_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[6]),
    .D(n5496_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_6_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_5_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[5]),
    .D(n5498_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_5_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_4_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[4]),
    .D(n5500_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_4_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_3_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[3]),
    .D(n5502_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_3_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_2_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[2]),
    .D(n5504_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_2_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_1_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[1]),
    .D(n5506_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_1_s0.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_in_0_s0 (
    .Q(main_basesoc_litespisdrphycore_sr_in[0]),
    .D(n5508_9),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_in_31_6) 
);
defparam main_basesoc_litespisdrphycore_sr_in_0_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_posedge_reg_s0 (
    .Q(main_basesoc_litespisdrphycore_posedge_reg),
    .D(main_basesoc_litespisdrphycore_posedge),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_posedge_reg_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_posedge_reg2_s0 (
    .Q(main_basesoc_litespisdrphycore_posedge_reg2),
    .D(main_basesoc_litespisdrphycore_posedge_reg),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_posedge_reg2_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_7_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[7]),
    .D(n5543_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_7_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_6_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[6]),
    .D(n5544_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_6_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_5_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[5]),
    .D(n5545_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_5_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_4_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[4]),
    .D(n5546_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_4_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_3_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[3]),
    .D(n5547_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_3_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_2_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[2]),
    .D(n5548_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_2_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_1_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[1]),
    .D(n5549_1),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_1_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_cnt_0_s0 (
    .Q(main_basesoc_litespisdrphycore_cnt[0]),
    .D(n5550_6),
    .CLK(main_crg_clkout),
    .RESET(n6775_4) 
);
defparam main_basesoc_litespisdrphycore_cnt_0_s0.INIT=1'b0;
  DFFR main_basesoc_litespisdrphycore_clk_s0 (
    .Q(main_basesoc_litespisdrphycore_clk),
    .D(n5560_4),
    .CLK(main_crg_clkout),
    .RESET(n6783_4) 
);
defparam main_basesoc_litespisdrphycore_clk_s0.INIT=1'b0;
  DFFSE main_basesoc_litespimmap_count_8_s0 (
    .Q(main_basesoc_litespimmap_count[8]),
    .D(n5594_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .SET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_8_s0.INIT=1'b1;
  DFFRE main_basesoc_litespimmap_count_7_s0 (
    .Q(main_basesoc_litespimmap_count[7]),
    .D(n5595_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_7_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_count_6_s0 (
    .Q(main_basesoc_litespimmap_count[6]),
    .D(n5596_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_6_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_count_5_s0 (
    .Q(main_basesoc_litespimmap_count[5]),
    .D(n5597_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_5_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_count_4_s0 (
    .Q(main_basesoc_litespimmap_count[4]),
    .D(n5598_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_4_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_count_3_s0 (
    .Q(main_basesoc_litespimmap_count[3]),
    .D(n5599_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_3_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_count_2_s0 (
    .Q(main_basesoc_litespimmap_count[2]),
    .D(n5600_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_2_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_count_1_s0 (
    .Q(main_basesoc_litespimmap_count[1]),
    .D(n5601_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_count_8_10),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_1_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_burst_cs_s0 (
    .Q(main_basesoc_litespimmap_burst_cs),
    .D(main_basesoc_litespimmap_burst_cs_litespi_next_value_28),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_cs_litespi_next_value_ce),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_burst_cs_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_byte_count_1_s0 (
    .Q(main_basesoc_litespimmap_byte_count[1]),
    .D(main_basesoc_litespimmap_byte_count_litespi_t_next_value_1_31),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce) 
);
defparam main_basesoc_litespimmap_byte_count_1_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_byte_count_0_s0 (
    .Q(main_basesoc_litespimmap_byte_count[0]),
    .D(main_basesoc_litespimmap_byte_count_litespi_t_next_value_0_35),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_byte_count_litespi_t_next_value_ce) 
);
defparam main_basesoc_litespimmap_byte_count_0_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_29_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[29]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[29]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_29_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_28_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[28]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[28]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_28_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_27_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[27]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[27]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_27_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_26_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[26]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[26]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_26_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_25_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[25]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[25]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_25_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_24_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[24]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[24]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_24_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_23_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[23]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[23]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_23_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_22_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[22]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[22]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_22_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_21_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[21]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[21]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_21_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_20_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[20]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[20]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_20_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_19_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[19]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[19]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_19_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_18_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[18]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[18]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_18_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_17_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[17]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[17]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_17_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_16_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[16]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[16]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_16_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_15_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[15]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[15]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_15_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_14_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[14]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[14]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_14_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_13_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[13]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[13]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_13_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_12_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[12]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[12]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_12_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_11_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[11]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[11]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_11_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_10_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[10]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[10]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_10_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_9_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[9]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[9]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_9_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_8_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[8]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[8]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_8_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_7_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[7]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[7]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_7_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_6_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[6]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[6]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_6_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_5_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[5]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[5]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_5_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_4_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[4]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[4]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_4_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_3_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[3]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[3]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_3_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_2_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[2]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[2]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_2_s0.INIT=1'b0;
  DFFE main_basesoc_litespimmap_burst_adr_1_s0 (
    .Q(main_basesoc_litespimmap_burst_adr[1]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value[1]),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_ce) 
);
defparam main_basesoc_litespimmap_burst_adr_1_s0.INIT=1'b0;
  DFFR main_hyperram_clk_phase_1_s0 (
    .Q(main_hyperram_clk_phase[1]),
    .D(n5692_9),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_clk_phase_1_s0.INIT=1'b0;
  DFFR main_hyperram_clk_phase_0_s0 (
    .Q(main_hyperram_clk_phase[0]),
    .D(n5693_6),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_clk_phase_0_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_7_s0 (
    .Q(main_hyperram_dqi[7]),
    .D(IO_psram_dq_in[7]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_7_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_6_s0 (
    .Q(main_hyperram_dqi[6]),
    .D(IO_psram_dq_in[6]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_6_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_5_s0 (
    .Q(main_hyperram_dqi[5]),
    .D(IO_psram_dq_in[5]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_5_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_4_s0 (
    .Q(main_hyperram_dqi[4]),
    .D(IO_psram_dq_in[4]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_4_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_3_s0 (
    .Q(main_hyperram_dqi[3]),
    .D(IO_psram_dq_in[3]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_3_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_2_s0 (
    .Q(main_hyperram_dqi[2]),
    .D(IO_psram_dq_in[2]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_2_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_1_s0 (
    .Q(main_hyperram_dqi[1]),
    .D(IO_psram_dq_in[1]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_1_s0.INIT=1'b0;
  DFFR main_hyperram_dqi_0_s0 (
    .Q(main_hyperram_dqi[0]),
    .D(IO_psram_dq_in[0]),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_hyperram_dqi_0_s0.INIT=1'b0;
  DFFRE main_hyperram_cs_s0 (
    .Q(main_hyperram_cs),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(n5761_5),
    .RESET(n9800_3) 
);
defparam main_hyperram_cs_s0.INIT=1'b0;
  DFFRE main_hyperram_tstriple1_oe_s0 (
    .Q(main_hyperram_tstriple1_oe),
    .D(builder_self5),
    .CLK(main_crg_clkout),
    .CE(n5825_11),
    .RESET(n9800_3) 
);
defparam main_hyperram_tstriple1_oe_s0.INIT=1'b0;
  DFFRE main_hyperram_bus_ack_s0 (
    .Q(main_hyperram_bus_ack),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(n5910_12),
    .RESET(n9799_3) 
);
defparam main_hyperram_bus_ack_s0.INIT=1'b0;
  DFFRE main_chaser_5_s0 (
    .Q(main_chaser[5]),
    .D(main_chaser[4]),
    .CLK(main_crg_clkout),
    .CE(main_done),
    .RESET(sys_rst) 
);
defparam main_chaser_5_s0.INIT=1'b0;
  DFFRE main_chaser_4_s0 (
    .Q(main_chaser[4]),
    .D(main_chaser[3]),
    .CLK(main_crg_clkout),
    .CE(main_done),
    .RESET(sys_rst) 
);
defparam main_chaser_4_s0.INIT=1'b0;
  DFFRE main_chaser_3_s0 (
    .Q(main_chaser[3]),
    .D(main_chaser[2]),
    .CLK(main_crg_clkout),
    .CE(main_done),
    .RESET(sys_rst) 
);
defparam main_chaser_3_s0.INIT=1'b0;
  DFFRE main_chaser_2_s0 (
    .Q(main_chaser[2]),
    .D(main_chaser[1]),
    .CLK(main_crg_clkout),
    .CE(main_done),
    .RESET(sys_rst) 
);
defparam main_chaser_2_s0.INIT=1'b0;
  DFFRE main_chaser_1_s0 (
    .Q(main_chaser[1]),
    .D(main_chaser[0]),
    .CLK(main_crg_clkout),
    .CE(main_done),
    .RESET(sys_rst) 
);
defparam main_chaser_1_s0.INIT=1'b0;
  DFFRE main_chaser_0_s0 (
    .Q(main_chaser[0]),
    .D(n5967_5),
    .CLK(main_crg_clkout),
    .CE(main_done),
    .RESET(sys_rst) 
);
defparam main_chaser_0_s0.INIT=1'b0;
  DFFRE main_mode_s0 (
    .Q(main_mode),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(main_re),
    .RESET(sys_rst) 
);
defparam main_mode_s0.INIT=1'b0;
  DFFSE main_count_21_s0 (
    .Q(main_count[21]),
    .D(n5971_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_21_s0.INIT=1'b1;
  DFFRE main_count_20_s0 (
    .Q(main_count[20]),
    .D(n5972_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_20_s0.INIT=1'b0;
  DFFRE main_count_19_s0 (
    .Q(main_count[19]),
    .D(n5973_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_19_s0.INIT=1'b0;
  DFFRE main_count_18_s0 (
    .Q(main_count[18]),
    .D(n5974_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_18_s0.INIT=1'b0;
  DFFSE main_count_17_s0 (
    .Q(main_count[17]),
    .D(n5975_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_17_s0.INIT=1'b1;
  DFFRE main_count_16_s0 (
    .Q(main_count[16]),
    .D(n5976_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_16_s0.INIT=1'b0;
  DFFRE main_count_15_s0 (
    .Q(main_count[15]),
    .D(n5977_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_15_s0.INIT=1'b0;
  DFFSE main_count_14_s0 (
    .Q(main_count[14]),
    .D(n5978_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_14_s0.INIT=1'b1;
  DFFRE main_count_13_s0 (
    .Q(main_count[13]),
    .D(n5979_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_13_s0.INIT=1'b0;
  DFFSE main_count_12_s0 (
    .Q(main_count[12]),
    .D(n5980_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_12_s0.INIT=1'b1;
  DFFRE main_count_11_s0 (
    .Q(main_count[11]),
    .D(n5981_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_11_s0.INIT=1'b0;
  DFFSE main_count_10_s0 (
    .Q(main_count[10]),
    .D(n5982_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_10_s0.INIT=1'b1;
  DFFRE main_count_9_s0 (
    .Q(main_count[9]),
    .D(n5983_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_9_s0.INIT=1'b0;
  DFFSE main_count_8_s0 (
    .Q(main_count[8]),
    .D(n5984_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_8_s0.INIT=1'b1;
  DFFRE main_count_7_s0 (
    .Q(main_count[7]),
    .D(n5985_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_7_s0.INIT=1'b0;
  DFFRE main_count_6_s0 (
    .Q(main_count[6]),
    .D(n5986_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_6_s0.INIT=1'b0;
  DFFRE main_count_5_s0 (
    .Q(main_count[5]),
    .D(n5987_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_5_s0.INIT=1'b0;
  DFFSE main_count_4_s0 (
    .Q(main_count[4]),
    .D(n5988_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .SET(n6952_4) 
);
defparam main_count_4_s0.INIT=1'b1;
  DFFRE main_count_3_s0 (
    .Q(main_count[3]),
    .D(n5989_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_3_s0.INIT=1'b0;
  DFFRE main_count_2_s0 (
    .Q(main_count[2]),
    .D(n5990_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_2_s0.INIT=1'b0;
  DFFRE main_count_1_s0 (
    .Q(main_count[1]),
    .D(n5991_2),
    .CLK(main_crg_clkout),
    .CE(main_count_21_10),
    .RESET(n6952_4) 
);
defparam main_count_1_s0.INIT=1'b0;
  DFFRE builder_wishbone2csr_state_s0 (
    .Q(builder_wishbone2csr_state),
    .D(VCC),
    .CLK(main_crg_clkout),
    .CE(builder_interface0_cyc),
    .RESET(n9913_3) 
);
defparam builder_wishbone2csr_state_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[31]),
    .D(n6044_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[30]),
    .D(n6046_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[29]),
    .D(n6048_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[28]),
    .D(n6050_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[27]),
    .D(n6052_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[26]),
    .D(n6054_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[25]),
    .D(n6056_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[24]),
    .D(n6058_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[23]),
    .D(n6060_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[22]),
    .D(n6062_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[21]),
    .D(n6064_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[20]),
    .D(n6066_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[19]),
    .D(n6068_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[18]),
    .D(n6070_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[17]),
    .D(n6072_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[16]),
    .D(n6074_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[15]),
    .D(n6076_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[14]),
    .D(n6078_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[13]),
    .D(n6080_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[12]),
    .D(n6082_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[11]),
    .D(n6084_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[10]),
    .D(n6086_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[9]),
    .D(n6088_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[8]),
    .D(n6090_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[7]),
    .D(n6092_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[6]),
    .D(n6094_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[5]),
    .D(n6096_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[4]),
    .D(n6098_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[3]),
    .D(n6100_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[2]),
    .D(n6102_10),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[1]),
    .D(n6103_9),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface0_bank_bus_dat_r[0]),
    .D(n6104_9),
    .CLK(main_crg_clkout),
    .RESET(n6105_4) 
);
defparam builder_csr_bankarray_interface0_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_storage_1_s0 (
    .Q(main_basesoc_reset_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_reset0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_reset_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_reset_storage_0_s0 (
    .Q(main_basesoc_reset_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_reset0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_reset_storage_0_s0.INIT=1'b0;
  DFFR main_basesoc_reset_re_s0 (
    .Q(main_basesoc_reset_re),
    .D(builder_csr_bankarray_csrbank0_reset0_re),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_reset_re_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_31_s0 (
    .Q(main_basesoc_scratch_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_30_s0 (
    .Q(main_basesoc_scratch_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_29_s0 (
    .Q(main_basesoc_scratch_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_29_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_28_s0 (
    .Q(main_basesoc_scratch_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_28_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_27_s0 (
    .Q(main_basesoc_scratch_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_26_s0 (
    .Q(main_basesoc_scratch_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_26_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_25_s0 (
    .Q(main_basesoc_scratch_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_25_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_24_s0 (
    .Q(main_basesoc_scratch_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_23_s0 (
    .Q(main_basesoc_scratch_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_22_s0 (
    .Q(main_basesoc_scratch_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_22_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_21_s0 (
    .Q(main_basesoc_scratch_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_21_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_20_s0 (
    .Q(main_basesoc_scratch_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_20_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_19_s0 (
    .Q(main_basesoc_scratch_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_19_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_18_s0 (
    .Q(main_basesoc_scratch_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_18_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_17_s0 (
    .Q(main_basesoc_scratch_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_16_s0 (
    .Q(main_basesoc_scratch_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_15_s0 (
    .Q(main_basesoc_scratch_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_15_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_14_s0 (
    .Q(main_basesoc_scratch_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_14_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_13_s0 (
    .Q(main_basesoc_scratch_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_13_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_12_s0 (
    .Q(main_basesoc_scratch_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_12_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_11_s0 (
    .Q(main_basesoc_scratch_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_11_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_10_s0 (
    .Q(main_basesoc_scratch_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_10_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_9_s0 (
    .Q(main_basesoc_scratch_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_9_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_8_s0 (
    .Q(main_basesoc_scratch_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_7_s0 (
    .Q(main_basesoc_scratch_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_7_s0.INIT=1'b0;
  DFFSE main_basesoc_scratch_storage_6_s0 (
    .Q(main_basesoc_scratch_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_6_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_5_s0 (
    .Q(main_basesoc_scratch_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_5_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_4_s0 (
    .Q(main_basesoc_scratch_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_4_s0.INIT=1'b1;
  DFFSE main_basesoc_scratch_storage_3_s0 (
    .Q(main_basesoc_scratch_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .SET(sys_rst) 
);
defparam main_basesoc_scratch_storage_3_s0.INIT=1'b1;
  DFFRE main_basesoc_scratch_storage_2_s0 (
    .Q(main_basesoc_scratch_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_1_s0 (
    .Q(main_basesoc_scratch_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_scratch_storage_0_s0 (
    .Q(main_basesoc_scratch_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank0_scratch0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_scratch_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[7]),
    .D(n6177_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[6]),
    .D(n6178_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[5]),
    .D(n6179_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[4]),
    .D(n6180_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[3]),
    .D(n6181_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[2]),
    .D(n6182_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[1]),
    .D(n6183_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface1_bank_bus_dat_r[0]),
    .D(n6184_9),
    .CLK(main_crg_clkout),
    .RESET(n6185_4) 
);
defparam builder_csr_bankarray_interface1_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_oe_storage_7_s0 (
    .Q(main_oe_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_7_s0.INIT=1'b0;
  DFFRE main_oe_storage_6_s0 (
    .Q(main_oe_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_6_s0.INIT=1'b0;
  DFFRE main_oe_storage_5_s0 (
    .Q(main_oe_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_5_s0.INIT=1'b0;
  DFFRE main_oe_storage_4_s0 (
    .Q(main_oe_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_4_s0.INIT=1'b0;
  DFFRE main_oe_storage_3_s0 (
    .Q(main_oe_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_3_s0.INIT=1'b0;
  DFFRE main_oe_storage_2_s0 (
    .Q(main_oe_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_2_s0.INIT=1'b0;
  DFFRE main_oe_storage_1_s0 (
    .Q(main_oe_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_1_s0.INIT=1'b0;
  DFFRE main_oe_storage_0_s0 (
    .Q(main_oe_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_oe0_re),
    .RESET(sys_rst) 
);
defparam main_oe_storage_0_s0.INIT=1'b0;
  DFFRE main_out_storage_7_s0 (
    .Q(main_out_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_7_s0.INIT=1'b0;
  DFFRE main_out_storage_6_s0 (
    .Q(main_out_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_6_s0.INIT=1'b0;
  DFFRE main_out_storage_5_s0 (
    .Q(main_out_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_5_s0.INIT=1'b0;
  DFFRE main_out_storage_4_s0 (
    .Q(main_out_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_4_s0.INIT=1'b0;
  DFFRE main_out_storage_3_s0 (
    .Q(main_out_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_3_s0.INIT=1'b0;
  DFFRE main_out_storage_2_s0 (
    .Q(main_out_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_2_s0.INIT=1'b0;
  DFFRE main_out_storage_1_s0 (
    .Q(main_out_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_1_s0.INIT=1'b0;
  DFFRE main_out_storage_0_s0 (
    .Q(main_out_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank1_out0_re),
    .RESET(sys_rst) 
);
defparam main_out_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_sel_r_s0 (
    .Q(builder_csr_bankarray_sel_r),
    .D(builder_csr_bankarray_sel),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_csr_bankarray_sel_r_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[5]),
    .D(main_storage[5]),
    .CLK(main_crg_clkout),
    .RESET(n6217_6) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[4]),
    .D(main_storage[4]),
    .CLK(main_crg_clkout),
    .RESET(n6217_6) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[3]),
    .D(main_storage[3]),
    .CLK(main_crg_clkout),
    .RESET(n6217_6) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[2]),
    .D(main_storage[2]),
    .CLK(main_crg_clkout),
    .RESET(n6217_6) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[1]),
    .D(main_storage[1]),
    .CLK(main_crg_clkout),
    .RESET(n6217_6) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface2_bank_bus_dat_r[0]),
    .D(main_storage[0]),
    .CLK(main_crg_clkout),
    .RESET(n6217_6) 
);
defparam builder_csr_bankarray_interface2_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_storage_5_s0 (
    .Q(main_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank2_out0_re),
    .RESET(sys_rst) 
);
defparam main_storage_5_s0.INIT=1'b0;
  DFFRE main_storage_4_s0 (
    .Q(main_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank2_out0_re),
    .RESET(sys_rst) 
);
defparam main_storage_4_s0.INIT=1'b0;
  DFFRE main_storage_3_s0 (
    .Q(main_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank2_out0_re),
    .RESET(sys_rst) 
);
defparam main_storage_3_s0.INIT=1'b0;
  DFFRE main_storage_2_s0 (
    .Q(main_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank2_out0_re),
    .RESET(sys_rst) 
);
defparam main_storage_2_s0.INIT=1'b0;
  DFFRE main_storage_1_s0 (
    .Q(main_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank2_out0_re),
    .RESET(sys_rst) 
);
defparam main_storage_1_s0.INIT=1'b0;
  DFFRE main_storage_0_s0 (
    .Q(main_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank2_out0_re),
    .RESET(sys_rst) 
);
defparam main_storage_0_s0.INIT=1'b0;
  DFFR main_re_s0 (
    .Q(main_re),
    .D(builder_csr_bankarray_csrbank2_out0_re),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_re_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[7]),
    .D(main_basesoc_litespimmap_storage[7]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[6]),
    .D(main_basesoc_litespimmap_storage[6]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[5]),
    .D(main_basesoc_litespimmap_storage[5]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[4]),
    .D(main_basesoc_litespimmap_storage[4]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[3]),
    .D(main_basesoc_litespimmap_storage[3]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[2]),
    .D(main_basesoc_litespimmap_storage[2]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[1]),
    .D(main_basesoc_litespimmap_storage[1]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface3_bank_bus_dat_r[0]),
    .D(main_basesoc_litespimmap_storage[0]),
    .CLK(main_crg_clkout),
    .RESET(n6239_4) 
);
defparam builder_csr_bankarray_interface3_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_7_s0 (
    .Q(main_basesoc_litespimmap_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_6_s0 (
    .Q(main_basesoc_litespimmap_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_5_s0 (
    .Q(main_basesoc_litespimmap_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_4_s0 (
    .Q(main_basesoc_litespimmap_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_3_s0 (
    .Q(main_basesoc_litespimmap_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_2_s0 (
    .Q(main_basesoc_litespimmap_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_1_s0 (
    .Q(main_basesoc_litespimmap_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_litespimmap_storage_0_s0 (
    .Q(main_basesoc_litespimmap_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank3_mmap_dummy_bits0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespimmap_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[7]),
    .D(main_basesoc_litespisdrphycore_storage[7]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[6]),
    .D(main_basesoc_litespisdrphycore_storage[6]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[5]),
    .D(main_basesoc_litespisdrphycore_storage[5]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[4]),
    .D(main_basesoc_litespisdrphycore_storage[4]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[3]),
    .D(main_basesoc_litespisdrphycore_storage[3]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[2]),
    .D(main_basesoc_litespisdrphycore_storage[2]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[1]),
    .D(main_basesoc_litespisdrphycore_storage[1]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface4_bank_bus_dat_r[0]),
    .D(main_basesoc_litespisdrphycore_storage[0]),
    .CLK(main_crg_clkout),
    .RESET(n6265_4) 
);
defparam builder_csr_bankarray_interface4_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_7_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_6_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_5_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_4_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_3_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_2_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_1_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_litespisdrphycore_storage_0_s0 (
    .Q(main_basesoc_litespisdrphycore_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank4_clk_divisor0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_litespisdrphycore_storage_0_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_31_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[31]),
    .D(n6303_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_31_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_30_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[30]),
    .D(n6305_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_30_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_29_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[29]),
    .D(n6307_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_29_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_28_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[28]),
    .D(n6309_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_28_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_27_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[27]),
    .D(n6311_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_27_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_26_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[26]),
    .D(n6313_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_26_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_25_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[25]),
    .D(n6315_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_25_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_24_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[24]),
    .D(n6317_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_24_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_23_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[23]),
    .D(n6319_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_23_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_22_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[22]),
    .D(n6321_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_22_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_21_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[21]),
    .D(n6323_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_21_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[20]),
    .D(n6325_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_20_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_19_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[19]),
    .D(n6327_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_19_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_18_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[18]),
    .D(n6329_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_18_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_17_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[17]),
    .D(n6331_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_17_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_16_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[16]),
    .D(n6333_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_16_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_15_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[15]),
    .D(n6335_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_15_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_14_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[14]),
    .D(n6337_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_14_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_13_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[13]),
    .D(n6339_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_13_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_12_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[12]),
    .D(n6341_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_12_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_11_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[11]),
    .D(n6343_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_11_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_10_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[10]),
    .D(n6345_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_10_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_9_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[9]),
    .D(n6347_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_9_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_8_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[8]),
    .D(n6349_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_8_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[7]),
    .D(n6351_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[6]),
    .D(n6353_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[5]),
    .D(n6355_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[4]),
    .D(n6357_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[3]),
    .D(n6359_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[2]),
    .D(n6361_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[1]),
    .D(n6363_9),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface5_bank_bus_dat_r[0]),
    .D(n6364_14),
    .CLK(main_crg_clkout),
    .RESET(n6365_4) 
);
defparam builder_csr_bankarray_interface5_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_31_s0 (
    .Q(main_basesoc_timer_load_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_30_s0 (
    .Q(main_basesoc_timer_load_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_29_s0 (
    .Q(main_basesoc_timer_load_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_28_s0 (
    .Q(main_basesoc_timer_load_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_27_s0 (
    .Q(main_basesoc_timer_load_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_26_s0 (
    .Q(main_basesoc_timer_load_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_25_s0 (
    .Q(main_basesoc_timer_load_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_24_s0 (
    .Q(main_basesoc_timer_load_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_23_s0 (
    .Q(main_basesoc_timer_load_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_22_s0 (
    .Q(main_basesoc_timer_load_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_21_s0 (
    .Q(main_basesoc_timer_load_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_20_s0 (
    .Q(main_basesoc_timer_load_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_19_s0 (
    .Q(main_basesoc_timer_load_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_18_s0 (
    .Q(main_basesoc_timer_load_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_17_s0 (
    .Q(main_basesoc_timer_load_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_16_s0 (
    .Q(main_basesoc_timer_load_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_15_s0 (
    .Q(main_basesoc_timer_load_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_14_s0 (
    .Q(main_basesoc_timer_load_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_13_s0 (
    .Q(main_basesoc_timer_load_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_12_s0 (
    .Q(main_basesoc_timer_load_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_11_s0 (
    .Q(main_basesoc_timer_load_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_10_s0 (
    .Q(main_basesoc_timer_load_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_9_s0 (
    .Q(main_basesoc_timer_load_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_8_s0 (
    .Q(main_basesoc_timer_load_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_7_s0 (
    .Q(main_basesoc_timer_load_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_6_s0 (
    .Q(main_basesoc_timer_load_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_5_s0 (
    .Q(main_basesoc_timer_load_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_4_s0 (
    .Q(main_basesoc_timer_load_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_3_s0 (
    .Q(main_basesoc_timer_load_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_2_s0 (
    .Q(main_basesoc_timer_load_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_1_s0 (
    .Q(main_basesoc_timer_load_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_load_storage_0_s0 (
    .Q(main_basesoc_timer_load_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_load0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_load_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_31_s0 (
    .Q(main_basesoc_timer_reload_storage[31]),
    .D(builder_interface1_dat_w[31]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_31_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_30_s0 (
    .Q(main_basesoc_timer_reload_storage[30]),
    .D(builder_interface1_dat_w[30]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_30_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_29_s0 (
    .Q(main_basesoc_timer_reload_storage[29]),
    .D(builder_interface1_dat_w[29]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_29_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_28_s0 (
    .Q(main_basesoc_timer_reload_storage[28]),
    .D(builder_interface1_dat_w[28]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_28_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_27_s0 (
    .Q(main_basesoc_timer_reload_storage[27]),
    .D(builder_interface1_dat_w[27]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_27_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_26_s0 (
    .Q(main_basesoc_timer_reload_storage[26]),
    .D(builder_interface1_dat_w[26]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_26_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_25_s0 (
    .Q(main_basesoc_timer_reload_storage[25]),
    .D(builder_interface1_dat_w[25]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_25_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_24_s0 (
    .Q(main_basesoc_timer_reload_storage[24]),
    .D(builder_interface1_dat_w[24]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_24_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_23_s0 (
    .Q(main_basesoc_timer_reload_storage[23]),
    .D(builder_interface1_dat_w[23]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_23_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_22_s0 (
    .Q(main_basesoc_timer_reload_storage[22]),
    .D(builder_interface1_dat_w[22]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_22_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_21_s0 (
    .Q(main_basesoc_timer_reload_storage[21]),
    .D(builder_interface1_dat_w[21]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_21_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_20_s0 (
    .Q(main_basesoc_timer_reload_storage[20]),
    .D(builder_interface1_dat_w[20]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_20_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_19_s0 (
    .Q(main_basesoc_timer_reload_storage[19]),
    .D(builder_interface1_dat_w[19]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_19_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_18_s0 (
    .Q(main_basesoc_timer_reload_storage[18]),
    .D(builder_interface1_dat_w[18]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_18_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_17_s0 (
    .Q(main_basesoc_timer_reload_storage[17]),
    .D(builder_interface1_dat_w[17]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_17_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_16_s0 (
    .Q(main_basesoc_timer_reload_storage[16]),
    .D(builder_interface1_dat_w[16]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_16_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_15_s0 (
    .Q(main_basesoc_timer_reload_storage[15]),
    .D(builder_interface1_dat_w[15]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_15_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_14_s0 (
    .Q(main_basesoc_timer_reload_storage[14]),
    .D(builder_interface1_dat_w[14]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_14_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_13_s0 (
    .Q(main_basesoc_timer_reload_storage[13]),
    .D(builder_interface1_dat_w[13]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_13_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_12_s0 (
    .Q(main_basesoc_timer_reload_storage[12]),
    .D(builder_interface1_dat_w[12]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_12_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_11_s0 (
    .Q(main_basesoc_timer_reload_storage[11]),
    .D(builder_interface1_dat_w[11]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_11_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_10_s0 (
    .Q(main_basesoc_timer_reload_storage[10]),
    .D(builder_interface1_dat_w[10]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_10_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_9_s0 (
    .Q(main_basesoc_timer_reload_storage[9]),
    .D(builder_interface1_dat_w[9]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_9_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_8_s0 (
    .Q(main_basesoc_timer_reload_storage[8]),
    .D(builder_interface1_dat_w[8]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_8_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_7_s0 (
    .Q(main_basesoc_timer_reload_storage[7]),
    .D(builder_interface1_dat_w[7]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_7_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_6_s0 (
    .Q(main_basesoc_timer_reload_storage[6]),
    .D(builder_interface1_dat_w[6]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_6_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_5_s0 (
    .Q(main_basesoc_timer_reload_storage[5]),
    .D(builder_interface1_dat_w[5]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_5_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_4_s0 (
    .Q(main_basesoc_timer_reload_storage[4]),
    .D(builder_interface1_dat_w[4]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_4_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_3_s0 (
    .Q(main_basesoc_timer_reload_storage[3]),
    .D(builder_interface1_dat_w[3]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_3_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_2_s0 (
    .Q(main_basesoc_timer_reload_storage[2]),
    .D(builder_interface1_dat_w[2]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_2_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_1_s0 (
    .Q(main_basesoc_timer_reload_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_reload_storage_0_s0 (
    .Q(main_basesoc_timer_reload_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_reload0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_reload_storage_0_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_en_storage_s0 (
    .Q(main_basesoc_timer_en_storage),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_en0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_en_storage_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_update_value_storage_s0 (
    .Q(main_basesoc_timer_update_value_storage),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_update_value0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_update_value_storage_s0.INIT=1'b0;
  DFFR main_basesoc_timer_update_value_re_s0 (
    .Q(main_basesoc_timer_update_value_re),
    .D(builder_csr_bankarray_csrbank5_update_value0_re),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_update_value_re_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_pending_r_s0 (
    .Q(main_basesoc_timer_pending_r),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_ev_pending_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_pending_r_s0.INIT=1'b0;
  DFFR main_basesoc_timer_pending_re_s0 (
    .Q(main_basesoc_timer_pending_re),
    .D(builder_csr_bankarray_csrbank5_ev_pending_re),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_pending_re_s0.INIT=1'b0;
  DFFRE main_basesoc_timer_enable_storage_s0 (
    .Q(main_basesoc_timer_enable_storage),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank5_ev_enable0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_enable_storage_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[7]),
    .D(storage_1_dat1[7]),
    .CLK(main_crg_clkout),
    .RESET(n6495_6) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_7_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[6]),
    .D(storage_1_dat1[6]),
    .CLK(main_crg_clkout),
    .RESET(n6495_6) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_6_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[5]),
    .D(storage_1_dat1[5]),
    .CLK(main_crg_clkout),
    .RESET(n6495_6) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_5_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[4]),
    .D(storage_1_dat1[4]),
    .CLK(main_crg_clkout),
    .RESET(n6495_6) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_4_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[3]),
    .D(storage_1_dat1[3]),
    .CLK(main_crg_clkout),
    .RESET(n6495_6) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_3_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[2]),
    .D(storage_1_dat1[2]),
    .CLK(main_crg_clkout),
    .RESET(n6495_6) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_2_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[1]),
    .D(n6493_10),
    .CLK(main_crg_clkout),
    .RESET(n6501_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_1_s0.INIT=1'b0;
  DFFR builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0 (
    .Q(builder_csr_bankarray_interface6_bank_bus_dat_r[0]),
    .D(n6494_16),
    .CLK(main_crg_clkout),
    .RESET(n6501_4) 
);
defparam builder_csr_bankarray_interface6_bank_bus_dat_r_0_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_r_1_s0 (
    .Q(main_basesoc_uart_pending_r[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank6_ev_pending_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_pending_r_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_pending_r_0_s0 (
    .Q(main_basesoc_uart_pending_r[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank6_ev_pending_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_pending_r_0_s0.INIT=1'b0;
  DFFR main_basesoc_uart_pending_re_s0 (
    .Q(main_basesoc_uart_pending_re),
    .D(builder_csr_bankarray_csrbank6_ev_pending_re),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_pending_re_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_enable_storage_1_s0 (
    .Q(main_basesoc_uart_enable_storage[1]),
    .D(builder_interface1_dat_w[1]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank6_ev_enable0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_enable_storage_1_s0.INIT=1'b0;
  DFFRE main_basesoc_uart_enable_storage_0_s0 (
    .Q(main_basesoc_uart_enable_storage[0]),
    .D(builder_interface1_dat_w[0]),
    .CLK(main_crg_clkout),
    .CE(builder_csr_bankarray_csrbank6_ev_enable0_re),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_enable_storage_0_s0.INIT=1'b0;
  DFF builder_multiregimpl00_s0 (
    .Q(builder_multiregimpl00),
    .D(serial_rx_d),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl00_s0.INIT=1'b0;
  DFF builder_multiregimpl01_s0 (
    .Q(builder_multiregimpl01),
    .D(builder_multiregimpl00),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl01_s0.INIT=1'b0;
  DFF builder_multiregimpl10_s0 (
    .Q(builder_multiregimpl10),
    .D(gpio_tristate_in[0]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl10_s0.INIT=1'b0;
  DFF builder_multiregimpl11_s0 (
    .Q(builder_multiregimpl11),
    .D(builder_multiregimpl10),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl11_s0.INIT=1'b0;
  DFF builder_multiregimpl20_s0 (
    .Q(builder_multiregimpl20),
    .D(gpio_tristate_in[1]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl20_s0.INIT=1'b0;
  DFF builder_multiregimpl21_s0 (
    .Q(builder_multiregimpl21),
    .D(builder_multiregimpl20),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl21_s0.INIT=1'b0;
  DFF builder_multiregimpl30_s0 (
    .Q(builder_multiregimpl30),
    .D(gpio_tristate_in[2]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl30_s0.INIT=1'b0;
  DFF builder_multiregimpl31_s0 (
    .Q(builder_multiregimpl31),
    .D(builder_multiregimpl30),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl31_s0.INIT=1'b0;
  DFF builder_multiregimpl40_s0 (
    .Q(builder_multiregimpl40),
    .D(gpio_tristate_in[3]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl40_s0.INIT=1'b0;
  DFF builder_multiregimpl41_s0 (
    .Q(builder_multiregimpl41),
    .D(builder_multiregimpl40),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl41_s0.INIT=1'b0;
  DFF builder_multiregimpl50_s0 (
    .Q(builder_multiregimpl50),
    .D(gpio_tristate_in[4]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl50_s0.INIT=1'b0;
  DFF builder_multiregimpl51_s0 (
    .Q(builder_multiregimpl51),
    .D(builder_multiregimpl50),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl51_s0.INIT=1'b0;
  DFF builder_multiregimpl60_s0 (
    .Q(builder_multiregimpl60),
    .D(gpio_tristate_in[5]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl60_s0.INIT=1'b0;
  DFF builder_multiregimpl61_s0 (
    .Q(builder_multiregimpl61),
    .D(builder_multiregimpl60),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl61_s0.INIT=1'b0;
  DFF builder_multiregimpl70_s0 (
    .Q(builder_multiregimpl70),
    .D(gpio_tristate_in[6]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl70_s0.INIT=1'b0;
  DFF builder_multiregimpl71_s0 (
    .Q(builder_multiregimpl71),
    .D(builder_multiregimpl70),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl71_s0.INIT=1'b0;
  DFF builder_multiregimpl80_s0 (
    .Q(builder_multiregimpl80),
    .D(gpio_tristate_in[7]),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl80_s0.INIT=1'b0;
  DFF builder_multiregimpl81_s0 (
    .Q(builder_multiregimpl81),
    .D(builder_multiregimpl80),
    .CLK(main_crg_clkout) 
);
defparam builder_multiregimpl81_s0.INIT=1'b0;
  DFFR mem_adr0_5_s0 (
    .Q(mem_adr0[5]),
    .D(n3139_7),
    .CLK(main_crg_clkout),
    .RESET(builder_wishbone2csr_state) 
);
  DFFR mem_adr0_4_s0 (
    .Q(mem_adr0[4]),
    .D(n3140_7),
    .CLK(main_crg_clkout),
    .RESET(builder_wishbone2csr_state) 
);
  DFFR mem_adr0_3_s0 (
    .Q(mem_adr0[3]),
    .D(n3141_7),
    .CLK(main_crg_clkout),
    .RESET(builder_wishbone2csr_state) 
);
  DFFR mem_adr0_2_s0 (
    .Q(mem_adr0[2]),
    .D(n3142_7),
    .CLK(main_crg_clkout),
    .RESET(builder_wishbone2csr_state) 
);
  DFFR mem_adr0_1_s0 (
    .Q(mem_adr0[1]),
    .D(n3143_7),
    .CLK(main_crg_clkout),
    .RESET(builder_wishbone2csr_state) 
);
  DFFR mem_adr0_0_s0 (
    .Q(mem_adr0[0]),
    .D(n3144_5),
    .CLK(main_crg_clkout),
    .RESET(builder_wishbone2csr_state) 
);
  DFFE storage_dat1_7_s0 (
    .Q(storage_dat1[7]),
    .D(n8038_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_6_s0 (
    .Q(storage_dat1[6]),
    .D(n8039_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_5_s0 (
    .Q(storage_dat1[5]),
    .D(n8040_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_4_s0 (
    .Q(storage_dat1[4]),
    .D(n8041_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_3_s0 (
    .Q(storage_dat1[3]),
    .D(n8042_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_2_s0 (
    .Q(storage_dat1[2]),
    .D(n8043_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_1_s0 (
    .Q(storage_dat1[1]),
    .D(n8044_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_dat1_0_s0 (
    .Q(storage_dat1[0]),
    .D(n8045_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_7_s0 (
    .Q(storage_1_dat1[7]),
    .D(n8112_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_6_s0 (
    .Q(storage_1_dat1[6]),
    .D(n8113_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_5_s0 (
    .Q(storage_1_dat1[5]),
    .D(n8114_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_4_s0 (
    .Q(storage_1_dat1[4]),
    .D(n8115_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_3_s0 (
    .Q(storage_1_dat1[3]),
    .D(n8116_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_2_s0 (
    .Q(storage_1_dat1[2]),
    .D(n8117_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_1_s0 (
    .Q(storage_1_dat1[1]),
    .D(n8118_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFFE storage_1_dat1_0_s0 (
    .Q(storage_1_dat1[0]),
    .D(n8119_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_syncfifo_re) 
);
  DFF spiflash_clk_s2 (
    .Q(spiflash_clk_d),
    .D(main_basesoc_litespisdrphycore_clk),
    .CLK(main_crg_clkout) 
);
  DFF main_basesoc_rx_phase_31_s1 (
    .Q(main_basesoc_rx_phase[31]),
    .D(main_basesoc_rx_phase_31_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_phase_31_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_0_s1 (
    .Q(main_basesoc_tx_phase[0]),
    .D(main_basesoc_tx_phase_0_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_0_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_3_s1 (
    .Q(main_basesoc_tx_phase[3]),
    .D(main_basesoc_tx_phase_3_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_3_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_6_s1 (
    .Q(main_basesoc_tx_phase[6]),
    .D(main_basesoc_tx_phase_6_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_6_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_7_s1 (
    .Q(main_basesoc_tx_phase[7]),
    .D(main_basesoc_tx_phase_7_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_7_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_9_s1 (
    .Q(main_basesoc_tx_phase[9]),
    .D(main_basesoc_tx_phase_9_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_9_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_10_s1 (
    .Q(main_basesoc_tx_phase[10]),
    .D(main_basesoc_tx_phase_10_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_10_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_11_s1 (
    .Q(main_basesoc_tx_phase[11]),
    .D(main_basesoc_tx_phase_11_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_11_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_12_s1 (
    .Q(main_basesoc_tx_phase[12]),
    .D(main_basesoc_tx_phase_12_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_12_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_15_s1 (
    .Q(main_basesoc_tx_phase[15]),
    .D(main_basesoc_tx_phase_15_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_15_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_16_s1 (
    .Q(main_basesoc_tx_phase[16]),
    .D(main_basesoc_tx_phase_16_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_16_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_17_s1 (
    .Q(main_basesoc_tx_phase[17]),
    .D(main_basesoc_tx_phase_17_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_17_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_18_s1 (
    .Q(main_basesoc_tx_phase[18]),
    .D(main_basesoc_tx_phase_18_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_18_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_20_s1 (
    .Q(main_basesoc_tx_phase[20]),
    .D(main_basesoc_tx_phase_20_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_20_s1.INIT=1'b0;
  DFF main_basesoc_tx_phase_24_s1 (
    .Q(main_basesoc_tx_phase[24]),
    .D(main_basesoc_tx_phase_24_9),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_tx_phase_24_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_pending_s1 (
    .Q(main_basesoc_uart_tx_pending),
    .D(n5043_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_pending_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_pending_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_pending_s1 (
    .Q(main_basesoc_uart_rx_pending),
    .D(n5047_3),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_pending_10),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_pending_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_readable_s1 (
    .Q(main_basesoc_uart_tx_fifo_readable),
    .D(main_basesoc_uart_tx_fifo_syncfifo_re),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_readable_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_4_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[4]),
    .D(n5094_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_3_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[3]),
    .D(n5095_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_2_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[2]),
    .D(n5096_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_1_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[1]),
    .D(n5097_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_tx_fifo_level0_0_s1 (
    .Q(main_basesoc_uart_tx_fifo_level0[0]),
    .D(n5098_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_tx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_tx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_readable_s1 (
    .Q(main_basesoc_uart_rx_fifo_readable),
    .D(main_basesoc_uart_rx_fifo_syncfifo_re),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_readable_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_readable_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_4_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[4]),
    .D(n5144_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_level0_4_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_3_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[3]),
    .D(n5145_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_level0_3_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_2_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[2]),
    .D(n5146_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_level0_2_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_1_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[1]),
    .D(n5147_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_level0_1_s1.INIT=1'b0;
  DFFRE main_basesoc_uart_rx_fifo_level0_0_s1 (
    .Q(main_basesoc_uart_rx_fifo_level0[0]),
    .D(n5148_2),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_uart_rx_fifo_level0_4_8),
    .RESET(sys_rst) 
);
defparam main_basesoc_uart_rx_fifo_level0_0_s1.INIT=1'b0;
  DFFRE main_basesoc_timer_zero_pending_s1 (
    .Q(main_basesoc_timer_zero_pending),
    .D(n5281_3),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_timer_zero_pending_10),
    .RESET(sys_rst) 
);
defparam main_basesoc_timer_zero_pending_s1.INIT=1'b0;
  DFFRE builder_litespiphy_state_1_s1 (
    .Q(builder_litespiphy_state[1]),
    .D(builder_litespiphy_next_state[1]),
    .CLK(main_crg_clkout),
    .CE(n1531_3),
    .RESET(sys_rst) 
);
defparam builder_litespiphy_state_1_s1.INIT=1'b0;
  DFFRE builder_litespiphy_state_0_s1 (
    .Q(builder_litespiphy_state[0]),
    .D(builder_litespiphy_next_state_0_13),
    .CLK(main_crg_clkout),
    .CE(n1531_3),
    .RESET(sys_rst) 
);
defparam builder_litespiphy_state_0_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_47_s1 (
    .Q(main_hyperram_sr[47]),
    .D(n5764_5),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_47_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_46_s1 (
    .Q(main_hyperram_sr[46]),
    .D(n5765_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_46_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_45_s1 (
    .Q(main_hyperram_sr[45]),
    .D(n5766_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_45_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_44_s1 (
    .Q(main_hyperram_sr[44]),
    .D(n5767_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_44_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_43_s1 (
    .Q(main_hyperram_sr[43]),
    .D(n5768_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_43_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_42_s1 (
    .Q(main_hyperram_sr[42]),
    .D(n5769_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_42_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_41_s1 (
    .Q(main_hyperram_sr[41]),
    .D(n5770_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_41_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_40_s1 (
    .Q(main_hyperram_sr[40]),
    .D(n5771_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_40_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_39_s1 (
    .Q(main_hyperram_sr[39]),
    .D(n5772_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_39_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_38_s1 (
    .Q(main_hyperram_sr[38]),
    .D(n5773_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_38_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_37_s1 (
    .Q(main_hyperram_sr[37]),
    .D(n5774_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_37_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_36_s1 (
    .Q(main_hyperram_sr[36]),
    .D(n5775_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_36_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_35_s1 (
    .Q(main_hyperram_sr[35]),
    .D(n5776_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_35_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_34_s1 (
    .Q(main_hyperram_sr[34]),
    .D(n5777_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_34_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_33_s1 (
    .Q(main_hyperram_sr[33]),
    .D(n5778_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_33_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_32_s1 (
    .Q(main_hyperram_sr[32]),
    .D(n5779_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_32_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_31_s1 (
    .Q(main_hyperram_sr[31]),
    .D(n5780_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_31_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_30_s1 (
    .Q(main_hyperram_sr[30]),
    .D(n5781_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_30_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_29_s1 (
    .Q(main_hyperram_sr[29]),
    .D(n5782_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_29_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_28_s1 (
    .Q(main_hyperram_sr[28]),
    .D(n5783_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_28_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_27_s1 (
    .Q(main_hyperram_sr[27]),
    .D(n5784_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_27_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_26_s1 (
    .Q(main_hyperram_sr[26]),
    .D(n5785_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_26_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_25_s1 (
    .Q(main_hyperram_sr[25]),
    .D(n5786_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_25_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_24_s1 (
    .Q(main_hyperram_sr[24]),
    .D(n5787_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_24_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_23_s1 (
    .Q(main_hyperram_sr[23]),
    .D(n5788_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_23_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_22_s1 (
    .Q(main_hyperram_sr[22]),
    .D(n5789_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_22_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_21_s1 (
    .Q(main_hyperram_sr[21]),
    .D(n5790_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_21_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_20_s1 (
    .Q(main_hyperram_sr[20]),
    .D(n5791_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_20_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_19_s1 (
    .Q(main_hyperram_sr[19]),
    .D(n5792_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_19_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_18_s1 (
    .Q(main_hyperram_sr[18]),
    .D(n5793_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_18_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_17_s1 (
    .Q(main_hyperram_sr[17]),
    .D(n5794_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_17_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_16_s1 (
    .Q(main_hyperram_sr[16]),
    .D(n5795_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_47_10),
    .RESET(sys_rst) 
);
defparam main_hyperram_sr_16_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_2_s1 (
    .Q(main_hyperram_sr[2]),
    .D(n5750_3),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_15_25),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_2_s1.INIT=1'b0;
  DFFRE main_hyperram_sr_1_s1 (
    .Q(main_hyperram_sr[1]),
    .D(n5751_3),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_sr_15_25),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_1_s1.INIT=1'b0;
  DFFRE main_hyperram_tstriple0_oe_s1 (
    .Q(main_hyperram_tstriple0_oe),
    .D(n5818_10),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_tstriple0_oe_8),
    .RESET(n9800_3) 
);
defparam main_hyperram_tstriple0_oe_s1.INIT=1'b0;
  DFFRE main_hyperram_rwdso_0_s1 (
    .Q(main_hyperram_rwdso[0]),
    .D(n5894_4),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_rwdso_0_8),
    .RESET(sys_rst) 
);
defparam main_hyperram_rwdso_0_s1.INIT=1'b0;
  DFFRE main_hyperram_trigger_6_s1 (
    .Q(main_hyperram_trigger[6]),
    .D(n5940_5),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_trigger_6_12),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_6_s1.INIT=1'b0;
  DFFRE main_hyperram_trigger_5_s1 (
    .Q(main_hyperram_trigger[5]),
    .D(n5941_5),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_trigger_6_12),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_5_s1.INIT=1'b0;
  DFFRE main_hyperram_trigger_4_s1 (
    .Q(main_hyperram_trigger[4]),
    .D(n5942_5),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_trigger_6_12),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_4_s1.INIT=1'b0;
  DFFRE main_hyperram_trigger_3_s1 (
    .Q(main_hyperram_trigger[3]),
    .D(n5943_7),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_trigger_6_12),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_3_s1.INIT=1'b0;
  DFFRE main_hyperram_trigger_2_s1 (
    .Q(main_hyperram_trigger[2]),
    .D(n5944_7),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_trigger_6_12),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_2_s1.INIT=1'b0;
  DFFRE main_hyperram_trigger_1_s1 (
    .Q(main_hyperram_trigger[1]),
    .D(n5945_5),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_trigger_6_12),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_1_s1.INIT=1'b0;
  DFFRE main_hyperram_clk_s1 (
    .Q(O_psram_ck_d[0]),
    .D(n5700_11),
    .CLK(main_crg_clkout),
    .CE(main_hyperram_clk_phase[0]),
    .RESET(sys_rst) 
);
defparam main_hyperram_clk_s1.INIT=1'b0;
  DFFR spiflash_mosi_s3 (
    .Q(spiflash_mosi_d),
    .D(main_basesoc_litespimmap_source_payload_width[0]),
    .CLK(main_crg_clkout),
    .RESET(spiflash_mosi_8) 
);
  DFFRE builder_litespi_state_3_s1 (
    .Q(builder_litespi_state[3]),
    .D(builder_litespi_next_state[3]),
    .CLK(main_crg_clkout),
    .CE(builder_litespi_state_3_11),
    .RESET(sys_rst) 
);
defparam builder_litespi_state_3_s1.INIT=1'b0;
  DFFRE builder_litespi_state_2_s1 (
    .Q(builder_litespi_state[2]),
    .D(builder_litespi_next_state[2]),
    .CLK(main_crg_clkout),
    .CE(builder_litespi_state_2_10),
    .RESET(sys_rst) 
);
defparam builder_litespi_state_2_s1.INIT=1'b0;
  DFFRE builder_litespi_state_1_s1 (
    .Q(builder_litespi_state[1]),
    .D(builder_litespi_next_state[1]),
    .CLK(main_crg_clkout),
    .CE(builder_litespi_state_1_9),
    .RESET(sys_rst) 
);
defparam builder_litespi_state_1_s1.INIT=1'b0;
  DFFRE builder_litespi_state_0_s1 (
    .Q(builder_litespi_state[0]),
    .D(builder_litespi_next_state_0_38),
    .CLK(main_crg_clkout),
    .CE(builder_litespi_state_0_9),
    .RESET(sys_rst) 
);
defparam builder_litespi_state_0_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_7_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[7]),
    .D(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_7_8),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_7_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_6_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[6]),
    .D(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_6_8),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_6_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_5_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[5]),
    .D(n1550_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_5_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_4_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[4]),
    .D(n1551_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_4_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_3_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[3]),
    .D(n1552_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_3_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_2_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[2]),
    .D(n1553_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_2_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_1_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[1]),
    .D(n1554_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_1_s1.INIT=1'b0;
  DFFE main_basesoc_litespisdrphycore_sr_cnt_0_s1 (
    .Q(main_basesoc_litespisdrphycore_sr_cnt[0]),
    .D(n1555_5),
    .CLK(main_crg_clkout),
    .CE(main_basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce) 
);
defparam main_basesoc_litespisdrphycore_sr_cnt_0_s1.INIT=1'b0;
  DFFR main_basesoc_bus_errors_0_s1 (
    .Q(main_basesoc_bus_errors[0]),
    .D(n4815_11),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam main_basesoc_bus_errors_0_s1.INIT=1'b0;
  DFFR main_basesoc_tx_count_3_s1 (
    .Q(main_basesoc_tx_count[3]),
    .D(n1022_9),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_count_3_s1.INIT=1'b0;
  DFFR main_basesoc_tx_count_1_s1 (
    .Q(main_basesoc_tx_count[1]),
    .D(n1024_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_count_1_s1.INIT=1'b0;
  DFFR main_basesoc_tx_count_0_s1 (
    .Q(main_basesoc_tx_count[0]),
    .D(n1025_9),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_tx_count_rs232phytx_next_value0_3_10) 
);
defparam main_basesoc_tx_count_0_s1.INIT=1'b0;
  DFFR main_basesoc_rx_count_3_s1 (
    .Q(main_basesoc_rx_count[3]),
    .D(n1089_9),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_count_3_s1.INIT=1'b0;
  DFFR main_basesoc_rx_count_1_s1 (
    .Q(main_basesoc_rx_count[1]),
    .D(n1091_8),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_count_1_s1.INIT=1'b0;
  DFFR main_basesoc_rx_count_0_s1 (
    .Q(main_basesoc_rx_count[0]),
    .D(n1092_9),
    .CLK(main_crg_clkout),
    .RESET(main_basesoc_rx_count_rs232phyrx_next_value0_3_10) 
);
defparam main_basesoc_rx_count_0_s1.INIT=1'b0;
  DFFS main_basesoc_litespisdrphycore_count_3_s2 (
    .Q(main_basesoc_litespisdrphycore_count[3]),
    .D(n5572_8),
    .CLK(main_crg_clkout),
    .SET(n6786_4) 
);
defparam main_basesoc_litespisdrphycore_count_3_s2.INIT=1'b1;
  DFFR main_basesoc_litespisdrphycore_count_2_s2 (
    .Q(main_basesoc_litespisdrphycore_count[2]),
    .D(n5573_8),
    .CLK(main_crg_clkout),
    .RESET(n6786_4) 
);
defparam main_basesoc_litespisdrphycore_count_2_s2.INIT=1'b0;
  DFFS main_basesoc_litespisdrphycore_count_1_s2 (
    .Q(main_basesoc_litespisdrphycore_count[1]),
    .D(n5574_8),
    .CLK(main_crg_clkout),
    .SET(n6786_4) 
);
defparam main_basesoc_litespisdrphycore_count_1_s2.INIT=1'b1;
  DFFS main_basesoc_litespisdrphycore_count_0_s2 (
    .Q(main_basesoc_litespisdrphycore_count[0]),
    .D(n5575_9),
    .CLK(main_crg_clkout),
    .SET(n6786_4) 
);
defparam main_basesoc_litespisdrphycore_count_0_s2.INIT=1'b1;
  DFFR main_basesoc_litespimmap_count_0_s2 (
    .Q(main_basesoc_litespimmap_count[0]),
    .D(n5602_9),
    .CLK(main_crg_clkout),
    .RESET(n6791_4) 
);
defparam main_basesoc_litespimmap_count_0_s2.INIT=1'b0;
  DFF main_basesoc_litespimmap_burst_adr_0_s1 (
    .Q(main_basesoc_litespimmap_burst_adr[0]),
    .D(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_0_35),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_litespimmap_burst_adr_0_s1.INIT=1'b0;
  DFFR main_count_0_s2 (
    .Q(main_count[0]),
    .D(n5992_9),
    .CLK(main_crg_clkout),
    .RESET(n6952_4) 
);
defparam main_count_0_s2.INIT=1'b0;
  DFFR builder_grant_s2 (
    .Q(builder_grant),
    .D(n4687_9),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_grant_s2.INIT=1'b0;
  DFFR builder_rs232phytx_state_s2 (
    .Q(builder_rs232phytx_state),
    .D(main_basesoc_tx_count_rs232phytx_next_value0_3_7),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_rs232phytx_state_s2.INIT=1'b0;
  DFFR builder_rs232phyrx_state_s2 (
    .Q(builder_rs232phyrx_state),
    .D(main_basesoc_rx_count_rs232phyrx_next_value0_3_7),
    .CLK(main_crg_clkout),
    .RESET(sys_rst) 
);
defparam builder_rs232phyrx_state_s2.INIT=1'b0;
  DFFR main_hyperram_sr_15_s4 (
    .Q(main_hyperram_sr[15]),
    .D(n5737_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_15_s4.INIT=1'b0;
  DFFR main_hyperram_sr_14_s3 (
    .Q(main_hyperram_sr[14]),
    .D(n5738_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_14_s3.INIT=1'b0;
  DFFR main_hyperram_sr_13_s3 (
    .Q(main_hyperram_sr[13]),
    .D(n5739_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_13_s3.INIT=1'b0;
  DFFR main_hyperram_sr_12_s3 (
    .Q(main_hyperram_sr[12]),
    .D(n5740_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_12_s3.INIT=1'b0;
  DFFR main_hyperram_sr_11_s3 (
    .Q(main_hyperram_sr[11]),
    .D(n5741_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_11_s3.INIT=1'b0;
  DFFR main_hyperram_sr_10_s3 (
    .Q(main_hyperram_sr[10]),
    .D(n5742_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_10_s3.INIT=1'b0;
  DFFR main_hyperram_sr_9_s3 (
    .Q(main_hyperram_sr[9]),
    .D(n5743_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_9_s3.INIT=1'b0;
  DFFR main_hyperram_sr_8_s3 (
    .Q(main_hyperram_sr[8]),
    .D(n5744_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_8_s3.INIT=1'b0;
  DFFR main_hyperram_sr_7_s3 (
    .Q(main_hyperram_sr[7]),
    .D(n5745_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_7_s3.INIT=1'b0;
  DFFR main_hyperram_sr_6_s3 (
    .Q(main_hyperram_sr[6]),
    .D(n5746_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_6_s3.INIT=1'b0;
  DFFR main_hyperram_sr_5_s3 (
    .Q(main_hyperram_sr[5]),
    .D(n5747_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_5_s3.INIT=1'b0;
  DFFR main_hyperram_sr_4_s3 (
    .Q(main_hyperram_sr[4]),
    .D(n5748_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_4_s3.INIT=1'b0;
  DFFR main_hyperram_sr_3_s3 (
    .Q(main_hyperram_sr[3]),
    .D(n5749_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_3_s3.INIT=1'b0;
  DFFR main_hyperram_sr_0_s3 (
    .Q(main_hyperram_sr[0]),
    .D(n5752_9),
    .CLK(main_crg_clkout),
    .RESET(n9802_3) 
);
defparam main_hyperram_sr_0_s3.INIT=1'b0;
  DFFR main_hyperram_trigger_0_s3 (
    .Q(main_hyperram_trigger[0]),
    .D(n5946_10),
    .CLK(main_crg_clkout),
    .RESET(n9820_3) 
);
defparam main_hyperram_trigger_0_s3.INIT=1'b0;
  DFF main_basesoc_rx_data_7_s2 (
    .Q(main_basesoc_rx_data[7]),
    .D(n1094_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_7_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_6_s2 (
    .Q(main_basesoc_rx_data[6]),
    .D(n1095_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_6_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_5_s2 (
    .Q(main_basesoc_rx_data[5]),
    .D(n1096_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_5_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_4_s2 (
    .Q(main_basesoc_rx_data[4]),
    .D(n1097_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_4_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_3_s2 (
    .Q(main_basesoc_rx_data[3]),
    .D(n1098_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_3_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_2_s2 (
    .Q(main_basesoc_rx_data[2]),
    .D(n1099_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_2_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_1_s2 (
    .Q(main_basesoc_rx_data[1]),
    .D(n1100_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_1_s2.INIT=1'b0;
  DFF main_basesoc_rx_data_0_s2 (
    .Q(main_basesoc_rx_data[0]),
    .D(n1101_8),
    .CLK(main_crg_clkout) 
);
defparam main_basesoc_rx_data_0_s2.INIT=1'b0;
  SP sram_3_sram_3_0_0_s (
    .DO({DO[31:8],main_basesoc_dat_r[31:24]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[31:24]}),
    .BLKSEL({GND,GND,GND}),
    .AD({builder_self0[10:0],GND,GND,GND}),
    .WRE(main_basesoc_we[3]),
    .CLK(main_crg_clkout),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_3_sram_3_0_0_s.BIT_WIDTH=8;
defparam sram_3_sram_3_0_0_s.BLK_SEL=3'b000;
defparam sram_3_sram_3_0_0_s.READ_MODE=1'b0;
defparam sram_3_sram_3_0_0_s.RESET_MODE="SYNC";
defparam sram_3_sram_3_0_0_s.WRITE_MODE=2'b01;
  SP sram_2_sram_2_0_0_s (
    .DO({DO_1[31:8],main_basesoc_dat_r[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[23:16]}),
    .BLKSEL({GND,GND,GND}),
    .AD({builder_self0[10:0],GND,GND,GND}),
    .WRE(main_basesoc_we[2]),
    .CLK(main_crg_clkout),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_2_sram_2_0_0_s.BIT_WIDTH=8;
defparam sram_2_sram_2_0_0_s.BLK_SEL=3'b000;
defparam sram_2_sram_2_0_0_s.READ_MODE=1'b0;
defparam sram_2_sram_2_0_0_s.RESET_MODE="SYNC";
defparam sram_2_sram_2_0_0_s.WRITE_MODE=2'b01;
  SP sram_1_sram_1_0_0_s (
    .DO({DO_2[31:8],main_basesoc_dat_r[15:8]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[15:8]}),
    .BLKSEL({GND,GND,GND}),
    .AD({builder_self0[10:0],GND,GND,GND}),
    .WRE(main_basesoc_we[1]),
    .CLK(main_crg_clkout),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_1_sram_1_0_0_s.BIT_WIDTH=8;
defparam sram_1_sram_1_0_0_s.BLK_SEL=3'b000;
defparam sram_1_sram_1_0_0_s.READ_MODE=1'b0;
defparam sram_1_sram_1_0_0_s.RESET_MODE="SYNC";
defparam sram_1_sram_1_0_0_s.WRITE_MODE=2'b01;
  SP sram_0_sram_0_0_0_s (
    .DO({DO_3[31:8],main_basesoc_dat_r[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,main_basesoc_dbus_dat_w[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({builder_self0[10:0],GND,GND,GND}),
    .WRE(main_basesoc_we[0]),
    .CLK(main_crg_clkout),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam sram_0_sram_0_0_0_s.BIT_WIDTH=8;
defparam sram_0_sram_0_0_0_s.BLK_SEL=3'b000;
defparam sram_0_sram_0_0_0_s.READ_MODE=1'b0;
defparam sram_0_sram_0_0_0_s.RESET_MODE="SYNC";
defparam sram_0_sram_0_0_0_s.WRITE_MODE=2'b01;
  RAM16SDP4 storage_storage_0_0_s (
    .DO({n8042_2,n8043_2,n8044_2,n8045_2}),
    .DI(builder_interface1_dat_w[3:0]),
    .WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
    .RAD(main_basesoc_uart_tx_fifo_consume[3:0]),
    .WRE(main_basesoc_uart_tx_fifo_wrport_we),
    .CLK(main_crg_clkout) 
);
  RAM16SDP4 storage_storage_0_1_s (
    .DO({n8038_2,n8039_2,n8040_2,n8041_2}),
    .DI(builder_interface1_dat_w[7:4]),
    .WAD(main_basesoc_uart_tx_fifo_produce[3:0]),
    .RAD(main_basesoc_uart_tx_fifo_consume[3:0]),
    .WRE(main_basesoc_uart_tx_fifo_wrport_we),
    .CLK(main_crg_clkout) 
);
  RAM16SDP4 storage_1_storage_1_0_0_s (
    .DO({n8116_2,n8117_2,n8118_2,n8119_2}),
    .DI(main_basesoc_rx_source_payload_data[3:0]),
    .WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
    .RAD(main_basesoc_uart_rx_fifo_consume[3:0]),
    .WRE(main_basesoc_uart_rx_fifo_wrport_we),
    .CLK(main_crg_clkout) 
);
  RAM16SDP4 storage_1_storage_1_0_1_s (
    .DO({n8112_2,n8113_2,n8114_2,n8115_2}),
    .DI(main_basesoc_rx_source_payload_data[7:4]),
    .WAD(main_basesoc_uart_rx_fifo_produce[3:0]),
    .RAD(main_basesoc_uart_rx_fifo_consume[3:0]),
    .WRE(main_basesoc_uart_rx_fifo_wrport_we),
    .CLK(main_crg_clkout) 
);
  rPLL rPLL (
    .CLKOUT(main_crg_clkout),
    .CLKOUTP(builder_gw1npll0),
    .CLKOUTD(builder_gw1npll1),
    .CLKOUTD3(builder_gw1npll2),
    .LOCK(main_crg_locked),
    .CLKIN(clk27_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(main_crg_reset_6),
    .RESET_P(GND) 
);
defparam rPLL.CLKFB_SEL="internal";
defparam rPLL.CLKOUTD3_SRC="CLKOUT";
defparam rPLL.CLKOUTD_BYPASS="false";
defparam rPLL.CLKOUTD_SRC="CLKOUT";
defparam rPLL.CLKOUTP_BYPASS="false";
defparam rPLL.CLKOUTP_DLY_STEP=0;
defparam rPLL.CLKOUTP_FT_DIR=1'b1;
defparam rPLL.CLKOUT_BYPASS="false";
defparam rPLL.CLKOUT_DLY_STEP=0;
defparam rPLL.CLKOUT_FT_DIR=1'b1;
defparam rPLL.DEVICE="GW1NR-9C";
defparam rPLL.DUTYDA_SEL="1000";
defparam rPLL.DYN_DA_EN="false";
defparam rPLL.DYN_FBDIV_SEL="false";
defparam rPLL.DYN_IDIV_SEL="false";
defparam rPLL.DYN_ODIV_SEL="false";
defparam rPLL.DYN_SDIV_SEL=2;
defparam rPLL.FBDIV_SEL=0;
defparam rPLL.FCLKIN="27.0";
defparam rPLL.IDIV_SEL=0;
defparam rPLL.ODIV_SEL=16;
defparam rPLL.PSDA_SEL="0000";
  ALU n5541_s16 (
    .SUM(n5541_17_SUM),
    .COUT(n5541_20),
    .I0(GND),
    .I1(main_basesoc_litespisdrphycore_cnt[0]),
    .I3(GND),
    .CIN(main_basesoc_litespisdrphycore_storage[0]) 
);
defparam n5541_s16.ALU_MODE=1;
  ALU n5541_s17 (
    .SUM(n5541_18_SUM),
    .COUT(n5541_22),
    .I0(main_basesoc_litespisdrphycore_storage[1]),
    .I1(main_basesoc_litespisdrphycore_cnt[1]),
    .I3(GND),
    .CIN(n5541_20) 
);
defparam n5541_s17.ALU_MODE=1;
  ALU n5541_s18 (
    .SUM(n5541_19_SUM),
    .COUT(n5541_24),
    .I0(main_basesoc_litespisdrphycore_storage[2]),
    .I1(main_basesoc_litespisdrphycore_cnt[2]),
    .I3(GND),
    .CIN(n5541_22) 
);
defparam n5541_s18.ALU_MODE=1;
  ALU n5541_s19 (
    .SUM(n5541_20_SUM),
    .COUT(n5541_26),
    .I0(main_basesoc_litespisdrphycore_storage[3]),
    .I1(main_basesoc_litespisdrphycore_cnt[3]),
    .I3(GND),
    .CIN(n5541_24) 
);
defparam n5541_s19.ALU_MODE=1;
  ALU n5541_s20 (
    .SUM(n5541_21_SUM),
    .COUT(n5541_28),
    .I0(main_basesoc_litespisdrphycore_storage[4]),
    .I1(main_basesoc_litespisdrphycore_cnt[4]),
    .I3(GND),
    .CIN(n5541_26) 
);
defparam n5541_s20.ALU_MODE=1;
  ALU n5541_s21 (
    .SUM(n5541_22_SUM),
    .COUT(n5541_30),
    .I0(main_basesoc_litespisdrphycore_storage[5]),
    .I1(main_basesoc_litespisdrphycore_cnt[5]),
    .I3(GND),
    .CIN(n5541_28) 
);
defparam n5541_s21.ALU_MODE=1;
  ALU n5541_s22 (
    .SUM(n5541_23_SUM),
    .COUT(n5541_32),
    .I0(main_basesoc_litespisdrphycore_storage[6]),
    .I1(main_basesoc_litespisdrphycore_cnt[6]),
    .I3(GND),
    .CIN(n5541_30) 
);
defparam n5541_s22.ALU_MODE=1;
  ALU n5098_1_s (
    .SUM(n5098_2),
    .COUT(n5098_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(main_basesoc_uart_tx_fifo_wrport_we_1_4) 
);
defparam n5098_1_s.ALU_MODE=2;
  ALU n5097_1_s (
    .SUM(n5097_2),
    .COUT(n5097_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[1]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n5098_1_1) 
);
defparam n5097_1_s.ALU_MODE=2;
  ALU n5096_1_s (
    .SUM(n5096_2),
    .COUT(n5096_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[2]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n5097_1_1) 
);
defparam n5096_1_s.ALU_MODE=2;
  ALU n5095_1_s (
    .SUM(n5095_2),
    .COUT(n5095_1_1),
    .I0(main_basesoc_uart_tx_fifo_level0[3]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n5096_1_1) 
);
defparam n5095_1_s.ALU_MODE=2;
  ALU n5094_1_s (
    .SUM(n5094_2),
    .COUT(n5094_1_0_COUT),
    .I0(main_basesoc_uart_tx_fifo_level0[4]),
    .I1(GND),
    .I3(main_basesoc_uart_tx_fifo_wrport_we),
    .CIN(n5095_1_1) 
);
defparam n5094_1_s.ALU_MODE=2;
  ALU n5148_1_s (
    .SUM(n5148_2),
    .COUT(n5148_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[0]),
    .I1(VCC),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(main_basesoc_uart_rx_fifo_wrport_we_1_4) 
);
defparam n5148_1_s.ALU_MODE=2;
  ALU n5147_1_s (
    .SUM(n5147_2),
    .COUT(n5147_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[1]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n5148_1_1) 
);
defparam n5147_1_s.ALU_MODE=2;
  ALU n5146_1_s (
    .SUM(n5146_2),
    .COUT(n5146_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[2]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n5147_1_1) 
);
defparam n5146_1_s.ALU_MODE=2;
  ALU n5145_1_s (
    .SUM(n5145_2),
    .COUT(n5145_1_1),
    .I0(main_basesoc_uart_rx_fifo_level0[3]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n5146_1_1) 
);
defparam n5145_1_s.ALU_MODE=2;
  ALU n5144_1_s (
    .SUM(n5144_2),
    .COUT(n5144_1_0_COUT),
    .I0(main_basesoc_uart_rx_fifo_level0[4]),
    .I1(GND),
    .I3(main_basesoc_uart_rx_fifo_wrport_we),
    .CIN(n5145_1_1) 
);
defparam n5144_1_s.ALU_MODE=2;
  ALU n4814_s (
    .SUM(n4814_1),
    .COUT(n4814_2),
    .I0(main_basesoc_bus_errors[1]),
    .I1(main_basesoc_bus_errors[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4814_s.ALU_MODE=0;
  ALU n4813_s (
    .SUM(n4813_1),
    .COUT(n4813_2),
    .I0(main_basesoc_bus_errors[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n4814_2) 
);
defparam n4813_s.ALU_MODE=0;
  ALU n4812_s (
    .SUM(n4812_1),
    .COUT(n4812_2),
    .I0(main_basesoc_bus_errors[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n4813_2) 
);
defparam n4812_s.ALU_MODE=0;
  ALU n4811_s (
    .SUM(n4811_1),
    .COUT(n4811_2),
    .I0(main_basesoc_bus_errors[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n4812_2) 
);
defparam n4811_s.ALU_MODE=0;
  ALU n4810_s (
    .SUM(n4810_1),
    .COUT(n4810_2),
    .I0(main_basesoc_bus_errors[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n4811_2) 
);
defparam n4810_s.ALU_MODE=0;
  ALU n4809_s (
    .SUM(n4809_1),
    .COUT(n4809_2),
    .I0(main_basesoc_bus_errors[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n4810_2) 
);
defparam n4809_s.ALU_MODE=0;
  ALU n4808_s (
    .SUM(n4808_1),
    .COUT(n4808_2),
    .I0(main_basesoc_bus_errors[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n4809_2) 
);
defparam n4808_s.ALU_MODE=0;
  ALU n4807_s (
    .SUM(n4807_1),
    .COUT(n4807_2),
    .I0(main_basesoc_bus_errors[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n4808_2) 
);
defparam n4807_s.ALU_MODE=0;
  ALU n4806_s (
    .SUM(n4806_1),
    .COUT(n4806_2),
    .I0(main_basesoc_bus_errors[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n4807_2) 
);
defparam n4806_s.ALU_MODE=0;
  ALU n4805_s (
    .SUM(n4805_1),
    .COUT(n4805_2),
    .I0(main_basesoc_bus_errors[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n4806_2) 
);
defparam n4805_s.ALU_MODE=0;
  ALU n4804_s (
    .SUM(n4804_1),
    .COUT(n4804_2),
    .I0(main_basesoc_bus_errors[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n4805_2) 
);
defparam n4804_s.ALU_MODE=0;
  ALU n4803_s (
    .SUM(n4803_1),
    .COUT(n4803_2),
    .I0(main_basesoc_bus_errors[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n4804_2) 
);
defparam n4803_s.ALU_MODE=0;
  ALU n4802_s (
    .SUM(n4802_1),
    .COUT(n4802_2),
    .I0(main_basesoc_bus_errors[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n4803_2) 
);
defparam n4802_s.ALU_MODE=0;
  ALU n4801_s (
    .SUM(n4801_1),
    .COUT(n4801_2),
    .I0(main_basesoc_bus_errors[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n4802_2) 
);
defparam n4801_s.ALU_MODE=0;
  ALU n4800_s (
    .SUM(n4800_1),
    .COUT(n4800_2),
    .I0(main_basesoc_bus_errors[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n4801_2) 
);
defparam n4800_s.ALU_MODE=0;
  ALU n4799_s (
    .SUM(n4799_1),
    .COUT(n4799_2),
    .I0(main_basesoc_bus_errors[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n4800_2) 
);
defparam n4799_s.ALU_MODE=0;
  ALU n4798_s (
    .SUM(n4798_1),
    .COUT(n4798_2),
    .I0(main_basesoc_bus_errors[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n4799_2) 
);
defparam n4798_s.ALU_MODE=0;
  ALU n4797_s (
    .SUM(n4797_1),
    .COUT(n4797_2),
    .I0(main_basesoc_bus_errors[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n4798_2) 
);
defparam n4797_s.ALU_MODE=0;
  ALU n4796_s (
    .SUM(n4796_1),
    .COUT(n4796_2),
    .I0(main_basesoc_bus_errors[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n4797_2) 
);
defparam n4796_s.ALU_MODE=0;
  ALU n4795_s (
    .SUM(n4795_1),
    .COUT(n4795_2),
    .I0(main_basesoc_bus_errors[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n4796_2) 
);
defparam n4795_s.ALU_MODE=0;
  ALU n4794_s (
    .SUM(n4794_1),
    .COUT(n4794_2),
    .I0(main_basesoc_bus_errors[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n4795_2) 
);
defparam n4794_s.ALU_MODE=0;
  ALU n4793_s (
    .SUM(n4793_1),
    .COUT(n4793_2),
    .I0(main_basesoc_bus_errors[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n4794_2) 
);
defparam n4793_s.ALU_MODE=0;
  ALU n4792_s (
    .SUM(n4792_1),
    .COUT(n4792_2),
    .I0(main_basesoc_bus_errors[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n4793_2) 
);
defparam n4792_s.ALU_MODE=0;
  ALU n4791_s (
    .SUM(n4791_1),
    .COUT(n4791_2),
    .I0(main_basesoc_bus_errors[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n4792_2) 
);
defparam n4791_s.ALU_MODE=0;
  ALU n4790_s (
    .SUM(n4790_1),
    .COUT(n4790_2),
    .I0(main_basesoc_bus_errors[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n4791_2) 
);
defparam n4790_s.ALU_MODE=0;
  ALU n4789_s (
    .SUM(n4789_1),
    .COUT(n4789_2),
    .I0(main_basesoc_bus_errors[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n4790_2) 
);
defparam n4789_s.ALU_MODE=0;
  ALU n4788_s (
    .SUM(n4788_1),
    .COUT(n4788_2),
    .I0(main_basesoc_bus_errors[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n4789_2) 
);
defparam n4788_s.ALU_MODE=0;
  ALU n4787_s (
    .SUM(n4787_1),
    .COUT(n4787_2),
    .I0(main_basesoc_bus_errors[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n4788_2) 
);
defparam n4787_s.ALU_MODE=0;
  ALU n4786_s (
    .SUM(n4786_1),
    .COUT(n4786_2),
    .I0(main_basesoc_bus_errors[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n4787_2) 
);
defparam n4786_s.ALU_MODE=0;
  ALU n4785_s (
    .SUM(n4785_1),
    .COUT(n4785_2),
    .I0(main_basesoc_bus_errors[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n4786_2) 
);
defparam n4785_s.ALU_MODE=0;
  ALU n4784_s (
    .SUM(n4784_1),
    .COUT(n4784_0_COUT),
    .I0(main_basesoc_bus_errors[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n4785_2) 
);
defparam n4784_s.ALU_MODE=0;
  ALU n5549_s (
    .SUM(n5549_1),
    .COUT(n5549_2),
    .I0(main_basesoc_litespisdrphycore_cnt[1]),
    .I1(main_basesoc_litespisdrphycore_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n5549_s.ALU_MODE=0;
  ALU n5548_s (
    .SUM(n5548_1),
    .COUT(n5548_2),
    .I0(main_basesoc_litespisdrphycore_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n5549_2) 
);
defparam n5548_s.ALU_MODE=0;
  ALU n5547_s (
    .SUM(n5547_1),
    .COUT(n5547_2),
    .I0(main_basesoc_litespisdrphycore_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n5548_2) 
);
defparam n5547_s.ALU_MODE=0;
  ALU n5546_s (
    .SUM(n5546_1),
    .COUT(n5546_2),
    .I0(main_basesoc_litespisdrphycore_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n5547_2) 
);
defparam n5546_s.ALU_MODE=0;
  ALU n5545_s (
    .SUM(n5545_1),
    .COUT(n5545_2),
    .I0(main_basesoc_litespisdrphycore_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n5546_2) 
);
defparam n5545_s.ALU_MODE=0;
  ALU n5544_s (
    .SUM(n5544_1),
    .COUT(n5544_2),
    .I0(main_basesoc_litespisdrphycore_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n5545_2) 
);
defparam n5544_s.ALU_MODE=0;
  ALU n5543_s (
    .SUM(n5543_1),
    .COUT(n5543_0_COUT),
    .I0(main_basesoc_litespisdrphycore_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n5544_2) 
);
defparam n5543_s.ALU_MODE=0;
  ALU n4708_s (
    .SUM(n4708_2),
    .COUT(n4708_3),
    .I0(builder_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(builder_count[0]) 
);
defparam n4708_s.ALU_MODE=0;
  ALU n4707_s (
    .SUM(n4707_2),
    .COUT(n4707_3),
    .I0(builder_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4708_3) 
);
defparam n4707_s.ALU_MODE=0;
  ALU n4706_s (
    .SUM(n4706_2),
    .COUT(n4706_3),
    .I0(builder_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4707_3) 
);
defparam n4706_s.ALU_MODE=0;
  ALU n4705_s (
    .SUM(n4705_2),
    .COUT(n4705_3),
    .I0(builder_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4706_3) 
);
defparam n4705_s.ALU_MODE=0;
  ALU n4704_s (
    .SUM(n4704_2),
    .COUT(n4704_3),
    .I0(builder_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4705_3) 
);
defparam n4704_s.ALU_MODE=0;
  ALU n4703_s (
    .SUM(n4703_2),
    .COUT(n4703_3),
    .I0(builder_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4704_3) 
);
defparam n4703_s.ALU_MODE=0;
  ALU n4702_s (
    .SUM(n4702_2),
    .COUT(n4702_3),
    .I0(builder_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4703_3) 
);
defparam n4702_s.ALU_MODE=0;
  ALU n4701_s (
    .SUM(n4701_2),
    .COUT(n4701_3),
    .I0(builder_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4702_3) 
);
defparam n4701_s.ALU_MODE=0;
  ALU n4700_s (
    .SUM(n4700_2),
    .COUT(n4700_3),
    .I0(builder_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4701_3) 
);
defparam n4700_s.ALU_MODE=0;
  ALU n4699_s (
    .SUM(n4699_2),
    .COUT(n4699_3),
    .I0(builder_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4700_3) 
);
defparam n4699_s.ALU_MODE=0;
  ALU n4698_s (
    .SUM(n4698_2),
    .COUT(n4698_3),
    .I0(builder_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4699_3) 
);
defparam n4698_s.ALU_MODE=0;
  ALU n4697_s (
    .SUM(n4697_2),
    .COUT(n4697_3),
    .I0(builder_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4698_3) 
);
defparam n4697_s.ALU_MODE=0;
  ALU n4696_s (
    .SUM(n4696_2),
    .COUT(n4696_3),
    .I0(builder_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4697_3) 
);
defparam n4696_s.ALU_MODE=0;
  ALU n4695_s (
    .SUM(n4695_2),
    .COUT(n4695_3),
    .I0(builder_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4696_3) 
);
defparam n4695_s.ALU_MODE=0;
  ALU n4694_s (
    .SUM(n4694_2),
    .COUT(n4694_3),
    .I0(builder_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4695_3) 
);
defparam n4694_s.ALU_MODE=0;
  ALU n4693_s (
    .SUM(n4693_2),
    .COUT(n4693_3),
    .I0(builder_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4694_3) 
);
defparam n4693_s.ALU_MODE=0;
  ALU n4692_s (
    .SUM(n4692_2),
    .COUT(n4692_3),
    .I0(builder_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4693_3) 
);
defparam n4692_s.ALU_MODE=0;
  ALU n4691_s (
    .SUM(n4691_2),
    .COUT(n4691_3),
    .I0(builder_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4692_3) 
);
defparam n4691_s.ALU_MODE=0;
  ALU n4690_s (
    .SUM(n4690_2),
    .COUT(n4690_0_COUT),
    .I0(builder_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n4691_3) 
);
defparam n4690_s.ALU_MODE=0;
  ALU n5601_s (
    .SUM(n5601_2),
    .COUT(n5601_3),
    .I0(main_basesoc_litespimmap_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_basesoc_litespimmap_count[0]) 
);
defparam n5601_s.ALU_MODE=0;
  ALU n5600_s (
    .SUM(n5600_2),
    .COUT(n5600_3),
    .I0(main_basesoc_litespimmap_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5601_3) 
);
defparam n5600_s.ALU_MODE=0;
  ALU n5599_s (
    .SUM(n5599_2),
    .COUT(n5599_3),
    .I0(main_basesoc_litespimmap_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5600_3) 
);
defparam n5599_s.ALU_MODE=0;
  ALU n5598_s (
    .SUM(n5598_2),
    .COUT(n5598_3),
    .I0(main_basesoc_litespimmap_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5599_3) 
);
defparam n5598_s.ALU_MODE=0;
  ALU n5597_s (
    .SUM(n5597_2),
    .COUT(n5597_3),
    .I0(main_basesoc_litespimmap_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5598_3) 
);
defparam n5597_s.ALU_MODE=0;
  ALU n5596_s (
    .SUM(n5596_2),
    .COUT(n5596_3),
    .I0(main_basesoc_litespimmap_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5597_3) 
);
defparam n5596_s.ALU_MODE=0;
  ALU n5595_s (
    .SUM(n5595_2),
    .COUT(n5595_3),
    .I0(main_basesoc_litespimmap_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5596_3) 
);
defparam n5595_s.ALU_MODE=0;
  ALU n5594_s (
    .SUM(n5594_2),
    .COUT(n5594_0_COUT),
    .I0(main_basesoc_litespimmap_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5595_3) 
);
defparam n5594_s.ALU_MODE=0;
  ALU n5991_s (
    .SUM(n5991_2),
    .COUT(n5991_3),
    .I0(main_count[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(main_count[0]) 
);
defparam n5991_s.ALU_MODE=0;
  ALU n5990_s (
    .SUM(n5990_2),
    .COUT(n5990_3),
    .I0(main_count[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5991_3) 
);
defparam n5990_s.ALU_MODE=0;
  ALU n5989_s (
    .SUM(n5989_2),
    .COUT(n5989_3),
    .I0(main_count[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5990_3) 
);
defparam n5989_s.ALU_MODE=0;
  ALU n5988_s (
    .SUM(n5988_2),
    .COUT(n5988_3),
    .I0(main_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5989_3) 
);
defparam n5988_s.ALU_MODE=0;
  ALU n5987_s (
    .SUM(n5987_2),
    .COUT(n5987_3),
    .I0(main_count[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5988_3) 
);
defparam n5987_s.ALU_MODE=0;
  ALU n5986_s (
    .SUM(n5986_2),
    .COUT(n5986_3),
    .I0(main_count[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5987_3) 
);
defparam n5986_s.ALU_MODE=0;
  ALU n5985_s (
    .SUM(n5985_2),
    .COUT(n5985_3),
    .I0(main_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5986_3) 
);
defparam n5985_s.ALU_MODE=0;
  ALU n5984_s (
    .SUM(n5984_2),
    .COUT(n5984_3),
    .I0(main_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5985_3) 
);
defparam n5984_s.ALU_MODE=0;
  ALU n5983_s (
    .SUM(n5983_2),
    .COUT(n5983_3),
    .I0(main_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5984_3) 
);
defparam n5983_s.ALU_MODE=0;
  ALU n5982_s (
    .SUM(n5982_2),
    .COUT(n5982_3),
    .I0(main_count[10]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5983_3) 
);
defparam n5982_s.ALU_MODE=0;
  ALU n5981_s (
    .SUM(n5981_2),
    .COUT(n5981_3),
    .I0(main_count[11]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5982_3) 
);
defparam n5981_s.ALU_MODE=0;
  ALU n5980_s (
    .SUM(n5980_2),
    .COUT(n5980_3),
    .I0(main_count[12]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5981_3) 
);
defparam n5980_s.ALU_MODE=0;
  ALU n5979_s (
    .SUM(n5979_2),
    .COUT(n5979_3),
    .I0(main_count[13]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5980_3) 
);
defparam n5979_s.ALU_MODE=0;
  ALU n5978_s (
    .SUM(n5978_2),
    .COUT(n5978_3),
    .I0(main_count[14]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5979_3) 
);
defparam n5978_s.ALU_MODE=0;
  ALU n5977_s (
    .SUM(n5977_2),
    .COUT(n5977_3),
    .I0(main_count[15]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5978_3) 
);
defparam n5977_s.ALU_MODE=0;
  ALU n5976_s (
    .SUM(n5976_2),
    .COUT(n5976_3),
    .I0(main_count[16]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5977_3) 
);
defparam n5976_s.ALU_MODE=0;
  ALU n5975_s (
    .SUM(n5975_2),
    .COUT(n5975_3),
    .I0(main_count[17]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5976_3) 
);
defparam n5975_s.ALU_MODE=0;
  ALU n5974_s (
    .SUM(n5974_2),
    .COUT(n5974_3),
    .I0(main_count[18]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5975_3) 
);
defparam n5974_s.ALU_MODE=0;
  ALU n5973_s (
    .SUM(n5973_2),
    .COUT(n5973_3),
    .I0(main_count[19]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5974_3) 
);
defparam n5973_s.ALU_MODE=0;
  ALU n5972_s (
    .SUM(n5972_2),
    .COUT(n5972_3),
    .I0(main_count[20]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5973_3) 
);
defparam n5972_s.ALU_MODE=0;
  ALU n5971_s (
    .SUM(n5971_2),
    .COUT(n5971_0_COUT),
    .I0(main_count[21]),
    .I1(VCC),
    .I3(GND),
    .CIN(n5972_3) 
);
defparam n5971_s.ALU_MODE=0;
  ALU n1474_s0 (
    .SUM(n1474_1_SUM),
    .COUT(n1474_3),
    .I0(main_basesoc_litespisdrphycore_cnt[0]),
    .I1(main_basesoc_litespisdrphycore_storage[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1474_s0.ALU_MODE=3;
  ALU n1475_s0 (
    .SUM(n1475_1_SUM),
    .COUT(n1475_3),
    .I0(main_basesoc_litespisdrphycore_cnt[1]),
    .I1(main_basesoc_litespisdrphycore_storage[1]),
    .I3(GND),
    .CIN(n1474_3) 
);
defparam n1475_s0.ALU_MODE=3;
  ALU n1476_s0 (
    .SUM(n1476_1_SUM),
    .COUT(n1476_3),
    .I0(main_basesoc_litespisdrphycore_cnt[2]),
    .I1(main_basesoc_litespisdrphycore_storage[2]),
    .I3(GND),
    .CIN(n1475_3) 
);
defparam n1476_s0.ALU_MODE=3;
  ALU n1477_s0 (
    .SUM(n1477_1_SUM),
    .COUT(n1477_3),
    .I0(main_basesoc_litespisdrphycore_cnt[3]),
    .I1(main_basesoc_litespisdrphycore_storage[3]),
    .I3(GND),
    .CIN(n1476_3) 
);
defparam n1477_s0.ALU_MODE=3;
  ALU n1478_s0 (
    .SUM(n1478_1_SUM),
    .COUT(n1478_3),
    .I0(main_basesoc_litespisdrphycore_cnt[4]),
    .I1(main_basesoc_litespisdrphycore_storage[4]),
    .I3(GND),
    .CIN(n1477_3) 
);
defparam n1478_s0.ALU_MODE=3;
  ALU n1479_s0 (
    .SUM(n1479_1_SUM),
    .COUT(n1479_3),
    .I0(main_basesoc_litespisdrphycore_cnt[5]),
    .I1(main_basesoc_litespisdrphycore_storage[5]),
    .I3(GND),
    .CIN(n1478_3) 
);
defparam n1479_s0.ALU_MODE=3;
  ALU n1480_s0 (
    .SUM(n1480_1_SUM),
    .COUT(n1480_3),
    .I0(main_basesoc_litespisdrphycore_cnt[6]),
    .I1(main_basesoc_litespisdrphycore_storage[6]),
    .I3(GND),
    .CIN(n1479_3) 
);
defparam n1480_s0.ALU_MODE=3;
  ALU n1481_s0 (
    .SUM(n1481_1_SUM),
    .COUT(n1481_3),
    .I0(main_basesoc_litespisdrphycore_cnt[7]),
    .I1(main_basesoc_litespisdrphycore_storage[7]),
    .I3(GND),
    .CIN(n1480_3) 
);
defparam n1481_s0.ALU_MODE=3;
  ALU n2619_s0 (
    .SUM(n2619_1_SUM),
    .COUT(n2619_3),
    .I0(builder_self0[0]),
    .I1(main_basesoc_litespimmap_burst_adr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n2619_s0.ALU_MODE=3;
  ALU n2620_s0 (
    .SUM(n2620_1_SUM),
    .COUT(n2620_3),
    .I0(builder_self0[1]),
    .I1(main_basesoc_litespimmap_burst_adr[1]),
    .I3(GND),
    .CIN(n2619_3) 
);
defparam n2620_s0.ALU_MODE=3;
  ALU n2621_s0 (
    .SUM(n2621_1_SUM),
    .COUT(n2621_3),
    .I0(builder_self0[2]),
    .I1(main_basesoc_litespimmap_burst_adr[2]),
    .I3(GND),
    .CIN(n2620_3) 
);
defparam n2621_s0.ALU_MODE=3;
  ALU n2622_s0 (
    .SUM(n2622_1_SUM),
    .COUT(n2622_3),
    .I0(builder_self0[3]),
    .I1(main_basesoc_litespimmap_burst_adr[3]),
    .I3(GND),
    .CIN(n2621_3) 
);
defparam n2622_s0.ALU_MODE=3;
  ALU n2623_s0 (
    .SUM(n2623_1_SUM),
    .COUT(n2623_3),
    .I0(builder_self0[4]),
    .I1(main_basesoc_litespimmap_burst_adr[4]),
    .I3(GND),
    .CIN(n2622_3) 
);
defparam n2623_s0.ALU_MODE=3;
  ALU n2624_s0 (
    .SUM(n2624_1_SUM),
    .COUT(n2624_3),
    .I0(builder_self0[5]),
    .I1(main_basesoc_litespimmap_burst_adr[5]),
    .I3(GND),
    .CIN(n2623_3) 
);
defparam n2624_s0.ALU_MODE=3;
  ALU n2625_s0 (
    .SUM(n2625_1_SUM),
    .COUT(n2625_3),
    .I0(builder_self0[6]),
    .I1(main_basesoc_litespimmap_burst_adr[6]),
    .I3(GND),
    .CIN(n2624_3) 
);
defparam n2625_s0.ALU_MODE=3;
  ALU n2626_s0 (
    .SUM(n2626_1_SUM),
    .COUT(n2626_3),
    .I0(builder_self0[7]),
    .I1(main_basesoc_litespimmap_burst_adr[7]),
    .I3(GND),
    .CIN(n2625_3) 
);
defparam n2626_s0.ALU_MODE=3;
  ALU n2627_s0 (
    .SUM(n2627_1_SUM),
    .COUT(n2627_3),
    .I0(builder_self0[8]),
    .I1(main_basesoc_litespimmap_burst_adr[8]),
    .I3(GND),
    .CIN(n2626_3) 
);
defparam n2627_s0.ALU_MODE=3;
  ALU n2628_s0 (
    .SUM(n2628_1_SUM),
    .COUT(n2628_3),
    .I0(builder_self0[9]),
    .I1(main_basesoc_litespimmap_burst_adr[9]),
    .I3(GND),
    .CIN(n2627_3) 
);
defparam n2628_s0.ALU_MODE=3;
  ALU n2629_s0 (
    .SUM(n2629_1_SUM),
    .COUT(n2629_3),
    .I0(builder_self0[10]),
    .I1(main_basesoc_litespimmap_burst_adr[10]),
    .I3(GND),
    .CIN(n2628_3) 
);
defparam n2629_s0.ALU_MODE=3;
  ALU n2630_s0 (
    .SUM(n2630_1_SUM),
    .COUT(n2630_3),
    .I0(builder_self0[11]),
    .I1(main_basesoc_litespimmap_burst_adr[11]),
    .I3(GND),
    .CIN(n2629_3) 
);
defparam n2630_s0.ALU_MODE=3;
  ALU n2631_s0 (
    .SUM(n2631_1_SUM),
    .COUT(n2631_3),
    .I0(builder_self0[12]),
    .I1(main_basesoc_litespimmap_burst_adr[12]),
    .I3(GND),
    .CIN(n2630_3) 
);
defparam n2631_s0.ALU_MODE=3;
  ALU n2632_s0 (
    .SUM(n2632_1_SUM),
    .COUT(n2632_3),
    .I0(builder_self0[13]),
    .I1(main_basesoc_litespimmap_burst_adr[13]),
    .I3(GND),
    .CIN(n2631_3) 
);
defparam n2632_s0.ALU_MODE=3;
  ALU n2633_s0 (
    .SUM(n2633_1_SUM),
    .COUT(n2633_3),
    .I0(builder_self0[14]),
    .I1(main_basesoc_litespimmap_burst_adr[14]),
    .I3(GND),
    .CIN(n2632_3) 
);
defparam n2633_s0.ALU_MODE=3;
  ALU n2634_s0 (
    .SUM(n2634_1_SUM),
    .COUT(n2634_3),
    .I0(builder_self0[15]),
    .I1(main_basesoc_litespimmap_burst_adr[15]),
    .I3(GND),
    .CIN(n2633_3) 
);
defparam n2634_s0.ALU_MODE=3;
  ALU n2635_s0 (
    .SUM(n2635_1_SUM),
    .COUT(n2635_3),
    .I0(builder_self0[16]),
    .I1(main_basesoc_litespimmap_burst_adr[16]),
    .I3(GND),
    .CIN(n2634_3) 
);
defparam n2635_s0.ALU_MODE=3;
  ALU n2636_s0 (
    .SUM(n2636_1_SUM),
    .COUT(n2636_3),
    .I0(builder_self0[17]),
    .I1(main_basesoc_litespimmap_burst_adr[17]),
    .I3(GND),
    .CIN(n2635_3) 
);
defparam n2636_s0.ALU_MODE=3;
  ALU n2637_s0 (
    .SUM(n2637_1_SUM),
    .COUT(n2637_3),
    .I0(builder_self0[18]),
    .I1(main_basesoc_litespimmap_burst_adr[18]),
    .I3(GND),
    .CIN(n2636_3) 
);
defparam n2637_s0.ALU_MODE=3;
  ALU n2638_s0 (
    .SUM(n2638_1_SUM),
    .COUT(n2638_3),
    .I0(builder_self0[19]),
    .I1(main_basesoc_litespimmap_burst_adr[19]),
    .I3(GND),
    .CIN(n2637_3) 
);
defparam n2638_s0.ALU_MODE=3;
  ALU n2639_s0 (
    .SUM(n2639_1_SUM),
    .COUT(n2639_3),
    .I0(builder_self0[20]),
    .I1(main_basesoc_litespimmap_burst_adr[20]),
    .I3(GND),
    .CIN(n2638_3) 
);
defparam n2639_s0.ALU_MODE=3;
  ALU n2640_s0 (
    .SUM(n2640_1_SUM),
    .COUT(n2640_3),
    .I0(builder_self0[21]),
    .I1(main_basesoc_litespimmap_burst_adr[21]),
    .I3(GND),
    .CIN(n2639_3) 
);
defparam n2640_s0.ALU_MODE=3;
  ALU n2641_s0 (
    .SUM(n2641_1_SUM),
    .COUT(n2641_3),
    .I0(builder_self0[22]),
    .I1(main_basesoc_litespimmap_burst_adr[22]),
    .I3(GND),
    .CIN(n2640_3) 
);
defparam n2641_s0.ALU_MODE=3;
  ALU n2642_s0 (
    .SUM(n2642_1_SUM),
    .COUT(n2642_3),
    .I0(builder_self0[23]),
    .I1(main_basesoc_litespimmap_burst_adr[23]),
    .I3(GND),
    .CIN(n2641_3) 
);
defparam n2642_s0.ALU_MODE=3;
  ALU n2643_s0 (
    .SUM(n2643_1_SUM),
    .COUT(n2643_3),
    .I0(builder_self0[24]),
    .I1(main_basesoc_litespimmap_burst_adr[24]),
    .I3(GND),
    .CIN(n2642_3) 
);
defparam n2643_s0.ALU_MODE=3;
  ALU n2644_s0 (
    .SUM(n2644_1_SUM),
    .COUT(n2644_3),
    .I0(builder_self0[25]),
    .I1(main_basesoc_litespimmap_burst_adr[25]),
    .I3(GND),
    .CIN(n2643_3) 
);
defparam n2644_s0.ALU_MODE=3;
  ALU n2645_s0 (
    .SUM(n2645_1_SUM),
    .COUT(n2645_3),
    .I0(builder_self0[26]),
    .I1(main_basesoc_litespimmap_burst_adr[26]),
    .I3(GND),
    .CIN(n2644_3) 
);
defparam n2645_s0.ALU_MODE=3;
  ALU n2646_s0 (
    .SUM(n2646_1_SUM),
    .COUT(n2646_3),
    .I0(builder_self0[27]),
    .I1(main_basesoc_litespimmap_burst_adr[27]),
    .I3(GND),
    .CIN(n2645_3) 
);
defparam n2646_s0.ALU_MODE=3;
  ALU n2647_s0 (
    .SUM(n2647_1_SUM),
    .COUT(n2647_3),
    .I0(builder_self0[28]),
    .I1(main_basesoc_litespimmap_burst_adr[28]),
    .I3(GND),
    .CIN(n2646_3) 
);
defparam n2647_s0.ALU_MODE=3;
  ALU n2648_s0 (
    .SUM(n2648_1_SUM),
    .COUT(n2648_3),
    .I0(builder_self0[29]),
    .I1(main_basesoc_litespimmap_burst_adr[29]),
    .I3(GND),
    .CIN(n2647_3) 
);
defparam n2648_s0.ALU_MODE=3;
  INV O_psram_ck_n_d_0_s0 (
    .O(O_psram_ck_n_d_0_4),
    .I(O_psram_ck_d[0]) 
);
  INV main_crg_reset_s2 (
    .O(main_crg_reset_6),
    .I(user_btn0_d) 
);
  INV O_psram_cs_n_d_0_s0 (
    .O(O_psram_cs_n_d_0_4),
    .I(main_hyperram_cs) 
);
  INV IO_psram_dq_0_s4 (
    .O(IO_psram_dq_0_8),
    .I(main_hyperram_tstriple0_oe) 
);
  INV IO_psram_rwds_0_s3 (
    .O(IO_psram_rwds_0_7),
    .I(main_hyperram_tstriple1_oe) 
);
  INV gpio_tristate_0_s4 (
    .O(gpio_tristate_0_8),
    .I(main_oe_storage[0]) 
);
  INV gpio_tristate_1_s4 (
    .O(gpio_tristate_1_8),
    .I(main_oe_storage[1]) 
);
  INV gpio_tristate_2_s4 (
    .O(gpio_tristate_2_8),
    .I(main_oe_storage[2]) 
);
  INV gpio_tristate_3_s4 (
    .O(gpio_tristate_3_8),
    .I(main_oe_storage[3]) 
);
  INV gpio_tristate_4_s4 (
    .O(gpio_tristate_4_8),
    .I(main_oe_storage[4]) 
);
  INV gpio_tristate_5_s4 (
    .O(gpio_tristate_5_8),
    .I(main_oe_storage[5]) 
);
  INV gpio_tristate_6_s4 (
    .O(gpio_tristate_6_8),
    .I(main_oe_storage[6]) 
);
  INV gpio_tristate_7_s5 (
    .O(gpio_tristate_7_8),
    .I(main_oe_storage[7]) 
);
  INV n5967_s2 (
    .O(n5967_5),
    .I(main_chaser[5]) 
);
  INV spiflash_mosi_s6 (
    .O(spiflash_mosi_8),
    .I(main_basesoc_litespisdrphycore_sr_out[31]) 
);
  INV n4995_s5 (
    .O(n4995_10),
    .I(main_basesoc_rx_phase[0]) 
);
  INV builder_litespiphy_next_state_0_s7 (
    .O(builder_litespiphy_next_state_0_13),
    .I(builder_litespiphy_state[0]) 
);
  INV n5056_s2 (
    .O(n5056_6),
    .I(main_basesoc_uart_tx_fifo_produce[0]) 
);
  INV n5065_s2 (
    .O(n5065_6),
    .I(main_basesoc_uart_tx_fifo_consume[0]) 
);
  INV n5106_s2 (
    .O(n5106_6),
    .I(main_basesoc_uart_rx_fifo_produce[0]) 
);
  INV n5115_s2 (
    .O(n5115_6),
    .I(main_basesoc_uart_rx_fifo_consume[0]) 
);
  INV n5550_s2 (
    .O(n5550_6),
    .I(main_basesoc_litespisdrphycore_cnt[0]) 
);
  INV n5693_s2 (
    .O(n5693_6),
    .I(main_hyperram_clk_phase[0]) 
);
  INV n4709_s2 (
    .O(n4709_7),
    .I(builder_count[0]) 
);
  INV main_basesoc_tx_count_rs232phytx_next_value0_3_s5 (
    .O(main_basesoc_tx_count_rs232phytx_next_value0_3_10),
    .I(builder_rs232phytx_state) 
);
  INV main_basesoc_rx_count_rs232phyrx_next_value0_3_s5 (
    .O(main_basesoc_rx_count_rs232phyrx_next_value0_3_10),
    .I(builder_rs232phyrx_state) 
);
  VexRiscv VexRiscv (
    .main_crg_clkout(main_crg_clkout),
    .n8216_5(n8216_5),
    .main_basesoc_reset(main_basesoc_reset),
    .sys_rst(sys_rst),
    .main_basesoc_timer_enable_storage(main_basesoc_timer_enable_storage),
    .n1225_3(n1225_3),
    .n1224_3(n1224_3),
    .n855_3(n855_3),
    .builder_done(builder_done),
    .n854_3(n854_3),
    .n853_3(n853_3),
    .n852_3(n852_3),
    .n851_3(n851_3),
    .n850_3(n850_3),
    .n849_3(n849_3),
    .n848_3(n848_3),
    .n847_3(n847_3),
    .n846_3(n846_3),
    .n845_3(n845_3),
    .n844_3(n844_3),
    .n843_3(n843_3),
    .n842_3(n842_3),
    .n841_3(n841_3),
    .n840_3(n840_3),
    .n839_3(n839_3),
    .n838_3(n838_3),
    .n837_3(n837_3),
    .n836_3(n836_3),
    .n835_3(n835_3),
    .n834_3(n834_3),
    .n833_3(n833_3),
    .n832_3(n832_3),
    .n831_3(n831_3),
    .n830_3(n830_3),
    .n829_3(n829_3),
    .n828_3(n828_3),
    .n827_3(n827_3),
    .n826_3(n826_3),
    .n825_3(n825_3),
    .n824_3(n824_3),
    .builder_grant(builder_grant),
    .builder_self5(builder_self5),
    .main_basesoc_ram_bus_ack(main_basesoc_ram_bus_ack),
    .main_hyperram_bus_ack(main_hyperram_bus_ack),
    .builder_wishbone2csr_state(builder_wishbone2csr_state),
    .main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35(main_basesoc_litespimmap_burst_adr_litespi_f_next_value_29_35),
    .main_basesoc_reset_re(main_basesoc_reset_re),
    .builder_interface0_cyc_5(builder_interface0_cyc_5),
    .main_basesoc_timer_zero_pending(main_basesoc_timer_zero_pending),
    .main_basesoc_reset_storage(main_basesoc_reset_storage[1:0]),
    .main_basesoc_dbus_stb(main_basesoc_dbus_stb),
    .main_basesoc_dbus_we(main_basesoc_dbus_we),
    .n17969_7(n17969_7),
    .iBus_cmd_ready_4(iBus_cmd_ready_4),
    .lineLoader_cmdSent(lineLoader_cmdSent),
    .lineLoader_valid(lineLoader_valid),
    .main_basesoc_ibus_adr(main_basesoc_ibus_adr[2:0]),
    ._zz_dBusWishbone_ADR(_zz_dBusWishbone_ADR[2:1]),
    .main_basesoc_dbus_adr(main_basesoc_dbus_adr[29:3]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[4:2]),
    .main_basesoc_dbus_dat_w(main_basesoc_dbus_dat_w[31:0]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]),
    .toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size(toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]),
    .lineLoader_address(lineLoader_address[31:5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* sipeed_tang_nano_9k */
