Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_merge_sort_top glbl -Oenable_linking_all_libraries -prj merge_sort.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s merge_sort 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_read_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_read_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d2_S
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_2_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_sparsemux_1025_9_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_sparsemux_1025_9_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_read_input_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_read_input_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_tmp_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_tmp_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_tmp_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_output_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_output_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_write_output_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_merge_sort_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_1_U0
INFO: [VRFC 10-311] analyzing module merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_tmp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_left_right.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_Pipeline_left_right
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w64_d6_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w64_d6_S
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w64_d6_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_buffer_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x0
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_x0_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A
INFO: [VRFC 10-311] analyzing module merge_sort_fifo_w8_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_merge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_2_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_merge_sort_iterative_1_Pipeline_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_write_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_sparsemux_2049_10_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_sparsemux_2049_10_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module merge_sort_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w64_d6_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_output_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_tmp_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.merge_sort_control_s_axi
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_store(NUM...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_burst_con...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_write(CON...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.merge_sort_gmem0_m_axi(CONSERVAT...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_store(NUM...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_load(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_burst_con...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi_read(C_US...
Compiling module xil_defaultlib.merge_sort_gmem1_m_axi(CONSERVAT...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_store(NUM...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_load(NUM_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_burst_con...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_throttle(...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_write(CON...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi_read(C_US...
Compiling module xil_defaultlib.merge_sort_gmem2_m_axi(CONSERVAT...
Compiling module xil_defaultlib.merge_sort_entry_proc
Compiling module xil_defaultlib.merge_sort_flow_control_loop_pip...
Compiling module xil_defaultlib.merge_sort_read_input
Compiling module xil_defaultlib.merge_sort_read_input_3
Compiling module xil_defaultlib.merge_sort_flow_control_loop_pip...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_sparsemux_2049_10_8_1...
Compiling module xil_defaultlib.merge_sort_frp_pipeline_valid(Pi...
Compiling module xil_defaultlib.merge_sort_frp_fifoout(PipeLaten...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_sparsemux_1025_9_8_1_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_ram
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x_ram
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_write_tmp_Pipeline_VI...
Compiling module xil_defaultlib.merge_sort_write_tmp_Pipeline_VI...
Compiling module xil_defaultlib.merge_sort_write_tmp
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative_...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x0_ra...
Compiling module xil_defaultlib.merge_sort_fifo_w8_d1024_A_x0
Compiling module xil_defaultlib.merge_sort_merge_sort_iterative
Compiling module xil_defaultlib.merge_sort_write_output
Compiling module xil_defaultlib.merge_sort_fifo_w64_d6_S_ShiftRe...
Compiling module xil_defaultlib.merge_sort_fifo_w64_d6_S
Compiling module xil_defaultlib.merge_sort_fifo_w8_d2_S_ShiftReg
Compiling module xil_defaultlib.merge_sort_fifo_w8_d2_S
Compiling module xil_defaultlib.merge_sort_start_for_write_outpu...
Compiling module xil_defaultlib.merge_sort_start_for_write_outpu...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_write_tmp_U...
Compiling module xil_defaultlib.merge_sort_start_for_write_tmp_U...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort_start_for_merge_sort_...
Compiling module xil_defaultlib.merge_sort
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_merge_sort_top
Compiling module work.glbl
Built simulation snapshot merge_sort
