
*** Running vivado
    with args -log design_1_dlmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dlmb_v10_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_dlmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.832 ; gain = 196.535
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Projects/GroundHog/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA_Projects/ip_repo_lux'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dlmb_v10_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 501dd030089efe7e to dir: C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_dlmb_v10_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.cache/ip/2023.1/5/0/501dd030089efe7e/design_1_ilmb_v10_0.dcp to C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_dlmb_v10_0_synth_1/design_1_dlmb_v10_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.cache/ip/2023.1/5/0/501dd030089efe7e/design_1_ilmb_v10_0_sim_netlist.v to C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_dlmb_v10_0_synth_1/design_1_dlmb_v10_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.cache/ip/2023.1/5/0/501dd030089efe7e/design_1_ilmb_v10_0_sim_netlist.vhdl to C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_dlmb_v10_0_synth_1/design_1_dlmb_v10_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.cache/ip/2023.1/5/0/501dd030089efe7e/design_1_ilmb_v10_0_stub.v to C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_dlmb_v10_0_synth_1/design_1_dlmb_v10_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.cache/ip/2023.1/5/0/501dd030089efe7e/design_1_ilmb_v10_0_stub.vhdl to C:/FPGA_Projects/GroundHog/LuxInterconnect/LuxInterconnect.runs/design_1_dlmb_v10_0_synth_1/design_1_dlmb_v10_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_dlmb_v10_0, cache-ID = 501dd030089efe7e.
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 14:20:05 2024...
