Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:22:47 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Design       : bgm
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 a4_add/fract_out_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a4_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.857ns (29.134%)  route 4.517ns (70.866%))
  Logic Levels:           22  (CARRY4=7 LUT1=1 LUT2=1 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns = ( 10.116 - 6.500 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X31Y162        net (fo=4299, unset)         1.166     3.948    a4_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162        FDRE (Prop_fdre_C_Q)         0.216     4.164    a4_add/fract_out_q_reg[10]/Q
    SLICE_X30Y162        net (fo=8, unset)            0.507     4.671    a4_add/u4/u7/Q[10]
    SLICE_X30Y162        LUT5 (Prop_lut5_I0_O)        0.043     4.714    a4_add/u4/u7/shift_out_reg[47]_i_50__3/O
    SLICE_X30Y163        net (fo=1, unset)            0.292     5.006    a4_add/u4/u7/n_44_shift_out_reg[47]_i_50__3
    SLICE_X30Y163        LUT5 (Prop_lut5_I0_O)        0.043     5.049    a4_add/u4/u7/shift_out_reg[47]_i_44__3/O
    SLICE_X30Y163        net (fo=1, unset)            0.185     5.234    a4_add/u4/u7/n_44_shift_out_reg[47]_i_44__3
    SLICE_X30Y163        LUT6 (Prop_lut6_I5_O)        0.043     5.277    a4_add/u4/u7/shift_out_reg[47]_i_40__3/O
    SLICE_X30Y164        net (fo=1, unset)            0.170     5.447    a4_add/u4/u7/n_44_shift_out_reg[47]_i_40__3
    SLICE_X30Y164        LUT6 (Prop_lut6_I1_O)        0.043     5.490    a4_add/u4/u7/shift_out_reg[47]_i_25__9/O
    SLICE_X30Y165        net (fo=9, unset)            0.264     5.754    a4_add/n_73_u4
    SLICE_X30Y165        LUT5 (Prop_lut5_I2_O)        0.043     5.797    a4_add/out_o1[26]_i_13__3/O
    SLICE_X29Y165        net (fo=3, unset)            0.364     6.161    a4_add/n_44_out_o1[26]_i_13__3
    SLICE_X29Y165        LUT4 (Prop_lut4_I0_O)        0.043     6.204    a4_add/out_o1[26]_i_15__0/O
    SLICE_X29Y165        net (fo=1, routed)           0.000     6.204    a4_add/n_44_out_o1[26]_i_15__0
    SLICE_X29Y165        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.392    a4_add/out_o1_reg[26]_i_7__3/CO[3]
    SLICE_X29Y166        net (fo=1, unset)            0.000     6.392    a4_add/n_44_out_o1_reg[26]_i_7__3
    SLICE_X29Y166        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.496    a4_add/out_o1_reg[30]_i_7__3/O[0]
    SLICE_X28Y166        net (fo=2, unset)            0.268     6.764    a4_add/u4/u7/I10[0]
    SLICE_X28Y166        LUT5 (Prop_lut5_I0_O)        0.120     6.884    a4_add/u4/u7/out_o1[21]_i_19/O
    SLICE_X28Y167        net (fo=1, unset)            0.368     7.252    a4_add/u4/u7/n_44_out_o1[21]_i_19
    SLICE_X28Y167        LUT5 (Prop_lut5_I3_O)        0.043     7.295    a4_add/u4/u7/out_o1[21]_i_7__18/O
    SLICE_X28Y167        net (fo=4, unset)            0.215     7.510    a4_add/n_56_u4
    SLICE_X28Y167        LUT4 (Prop_lut4_I0_O)        0.043     7.553    a4_add/out_o1[17]_i_3/O
    SLICE_X27Y164        net (fo=37, unset)           0.341     7.894    a4_add/u4/u7/I13
    SLICE_X27Y164        LUT4 (Prop_lut4_I2_O)        0.043     7.937    a4_add/u4/u7/out_o1[31]_i_15__3/O
    SLICE_X26Y164        net (fo=2, unset)            0.313     8.250    a4_add/u4/u7/n_44_out_o1[31]_i_15__3
    SLICE_X26Y164        LUT1 (Prop_lut1_I0_O)        0.043     8.293    a4_add/u4/u7/out_o1[3]_i_8/O
    SLICE_X26Y164        net (fo=1, routed)           0.000     8.293    a4_add/u4/u7/n_44_out_o1[3]_i_8
    SLICE_X26Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.544    a4_add/u4/u7/out_o1_reg[3]_i_3/CO[3]
    SLICE_X26Y165        net (fo=1, unset)            0.000     8.544    a4_add/u4/u7/n_44_out_o1_reg[3]_i_3
    SLICE_X26Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.593    a4_add/u4/u7/out_o1_reg[7]_i_3__12/CO[3]
    SLICE_X26Y166        net (fo=1, unset)            0.000     8.593    a4_add/u4/u7/n_44_out_o1_reg[7]_i_3__12
    SLICE_X26Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.642    a4_add/u4/u7/out_o1_reg[11]_i_3__12/CO[3]
    SLICE_X26Y167        net (fo=1, unset)            0.000     8.642    a4_add/u4/u7/n_44_out_o1_reg[11]_i_3__12
    SLICE_X26Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.691    a4_add/u4/u7/out_o1_reg[19]_i_3__12/CO[3]
    SLICE_X26Y168        net (fo=1, unset)            0.000     8.691    a4_add/u4/u7/n_44_out_o1_reg[19]_i_3__12
    SLICE_X26Y168        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.844    a4_add/u4/u7/out_o1_reg[19]_i_2__3/O[1]
    SLICE_X27Y169        net (fo=1, unset)            0.261     9.105    a4_add/u4/u7/fract_out_pl1[17]
    SLICE_X27Y169        LUT6 (Prop_lut6_I5_O)        0.119     9.224    a4_add/u4/u7/out_o1[17]_i_2__14/O
    SLICE_X24Y169        net (fo=2, unset)            0.402     9.626    a4_add/u4/u7/n_44_out_o1[17]_i_2__14
    SLICE_X24Y169        LUT2 (Prop_lut2_I0_O)        0.043     9.669    a4_add/u4/u7/out_o1[31]_i_12__3/O
    SLICE_X24Y168        net (fo=1, unset)            0.322     9.991    a4_add/u4/u7/n_44_out_o1[31]_i_12__3
    SLICE_X24Y168        LUT6 (Prop_lut6_I3_O)        0.043    10.034    a4_add/u4/u7/out_o1[31]_i_4__3/O
    SLICE_X24Y167        net (fo=1, unset)            0.245    10.279    a4_add/u1/I3
    SLICE_X24Y167        LUT6 (Prop_lut6_I4_O)        0.043    10.322    a4_add/u1/out_o1[31]_i_1__3/O
    SLICE_X24Y167        net (fo=1, routed)           0.000    10.322    a4_add/n_102_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X24Y167        net (fo=4299, unset)         1.049    10.116    a4_add/clock_IBUF_BUFG
                         clock pessimism              0.214    10.331    
                         clock uncertainty           -0.035    10.295    
    SLICE_X24Y167        FDRE (Setup_fdre_C_D)        0.033    10.328    a4_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 a2_add/fract_out_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a2_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.891ns (29.695%)  route 4.477ns (70.305%))
  Logic Levels:           22  (CARRY4=7 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.548ns = ( 10.048 - 6.500 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X54Y176        net (fo=4299, unset)         1.086     3.868    a2_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_fdre_C_Q)         0.254     4.122    a2_add/fract_out_q_reg[10]/Q
    SLICE_X57Y175        net (fo=8, unset)            0.422     4.544    a2_add/u4/u7/Q[10]
    SLICE_X57Y175        LUT5 (Prop_lut5_I0_O)        0.043     4.587    a2_add/u4/u7/shift_out_reg[47]_i_50__1/O
    SLICE_X57Y175        net (fo=1, unset)            0.390     4.977    a2_add/u4/u7/n_44_shift_out_reg[47]_i_50__1
    SLICE_X57Y175        LUT5 (Prop_lut5_I0_O)        0.043     5.020    a2_add/u4/u7/shift_out_reg[47]_i_44__1/O
    SLICE_X57Y176        net (fo=1, unset)            0.165     5.185    a2_add/u4/u7/n_44_shift_out_reg[47]_i_44__1
    SLICE_X57Y176        LUT6 (Prop_lut6_I5_O)        0.043     5.228    a2_add/u4/u7/shift_out_reg[47]_i_39__1/O
    SLICE_X56Y177        net (fo=1, unset)            0.167     5.395    a2_add/u4/u7/n_44_shift_out_reg[47]_i_39__1
    SLICE_X56Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.438    a2_add/u4/u7/shift_out_reg[47]_i_25__15/O
    SLICE_X60Y177        net (fo=10, unset)           0.258     5.696    a2_add/n_44_u4
    SLICE_X60Y177        LUT5 (Prop_lut5_I2_O)        0.043     5.739    a2_add/out_o1[26]_i_18__1/O
    SLICE_X61Y177        net (fo=2, unset)            0.308     6.047    a2_add/n_44_out_o1[26]_i_18__1
    SLICE_X61Y177        LUT3 (Prop_lut3_I1_O)        0.043     6.090    a2_add/out_o1[26]_i_12__1/O
    SLICE_X58Y177        net (fo=1, unset)            0.172     6.262    a2_add/n_44_out_o1[26]_i_12__1
    SLICE_X58Y177        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.449    a2_add/out_o1_reg[26]_i_7__1/CO[3]
    SLICE_X58Y178        net (fo=1, unset)            0.000     6.449    a2_add/n_44_out_o1_reg[26]_i_7__1
    SLICE_X58Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.551    a2_add/out_o1_reg[30]_i_7__1/O[0]
    SLICE_X60Y180        net (fo=2, unset)            0.257     6.808    a2_add/u4/u7/I10[0]
    SLICE_X60Y180        LUT5 (Prop_lut5_I0_O)        0.119     6.927    a2_add/u4/u7/out_o1[21]_i_14__5/O
    SLICE_X61Y180        net (fo=1, unset)            0.311     7.238    a2_add/u4/u7/n_44_out_o1[21]_i_14__5
    SLICE_X61Y180        LUT5 (Prop_lut5_I3_O)        0.043     7.281    a2_add/u4/u7/out_o1[21]_i_6__13/O
    SLICE_X60Y179        net (fo=4, unset)            0.215     7.496    a2_add/n_57_u4
    SLICE_X60Y179        LUT4 (Prop_lut4_I0_O)        0.043     7.539    a2_add/out_o1[0]_i_9__1/O
    SLICE_X60Y177        net (fo=37, unset)           0.276     7.815    a2_add/u4/u7/I13
    SLICE_X60Y177        LUT4 (Prop_lut4_I2_O)        0.043     7.858    a2_add/u4/u7/out_o1[31]_i_15__1/O
    SLICE_X59Y177        net (fo=2, unset)            0.305     8.163    a2_add/u4/u7/n_44_out_o1[31]_i_15__1
    SLICE_X59Y177        LUT1 (Prop_lut1_I0_O)        0.043     8.206    a2_add/u4/u7/out_o1[0]_i_17__1/O
    SLICE_X59Y177        net (fo=1, routed)           0.000     8.206    a2_add/u4/u7/n_44_out_o1[0]_i_17__1
    SLICE_X59Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.457    a2_add/u4/u7/out_o1_reg[0]_i_10__1/CO[3]
    SLICE_X59Y178        net (fo=1, unset)            0.000     8.457    a2_add/u4/u7/n_44_out_o1_reg[0]_i_10__1
    SLICE_X59Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.506    a2_add/u4/u7/out_o1_reg[7]_i_3__4/CO[3]
    SLICE_X59Y179        net (fo=1, unset)            0.000     8.506    a2_add/u4/u7/n_44_out_o1_reg[7]_i_3__4
    SLICE_X59Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.555    a2_add/u4/u7/out_o1_reg[11]_i_3__4/CO[3]
    SLICE_X59Y180        net (fo=1, unset)            0.000     8.555    a2_add/u4/u7/n_44_out_o1_reg[11]_i_3__4
    SLICE_X59Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.604    a2_add/u4/u7/out_o1_reg[19]_i_3__4/CO[3]
    SLICE_X59Y181        net (fo=1, unset)            0.000     8.604    a2_add/u4/u7/n_44_out_o1_reg[19]_i_3__4
    SLICE_X59Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.757    a2_add/u4/u7/out_o1_reg[19]_i_2__1/O[1]
    SLICE_X58Y181        net (fo=1, unset)            0.265     9.022    a2_add/u4/u7/fract_out_pl1[17]
    SLICE_X58Y181        LUT6 (Prop_lut6_I5_O)        0.119     9.141    a2_add/u4/u7/out_o1[17]_i_2__12/O
    SLICE_X57Y182        net (fo=2, unset)            0.301     9.442    a2_add/u4/u7/n_44_out_o1[17]_i_2__12
    SLICE_X57Y182        LUT2 (Prop_lut2_I0_O)        0.043     9.485    a2_add/u4/u7/out_o1[31]_i_12__1/O
    SLICE_X55Y181        net (fo=1, unset)            0.407     9.892    a2_add/u4/u7/n_44_out_o1[31]_i_12__1
    SLICE_X55Y181        LUT6 (Prop_lut6_I3_O)        0.043     9.935    a2_add/u4/u7/out_o1[31]_i_4__1/O
    SLICE_X55Y180        net (fo=1, unset)            0.258    10.193    a2_add/u1/I3
    SLICE_X55Y180        LUT6 (Prop_lut6_I4_O)        0.043    10.236    a2_add/u1/out_o1[31]_i_1__1/O
    SLICE_X55Y180        net (fo=1, routed)           0.000    10.236    a2_add/n_102_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X55Y180        net (fo=4299, unset)         0.981    10.048    a2_add/clock_IBUF_BUFG
                         clock pessimism              0.214    10.263    
                         clock uncertainty           -0.035    10.227    
    SLICE_X55Y180        FDRE (Setup_fdre_C_D)        0.032    10.259    a2_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.259    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.257ns (19.811%)  route 5.088ns (80.189%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns = ( 10.060 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X43Y185        net (fo=3, unset)            0.379     8.188    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X43Y185        LUT6 (Prop_lut6_I2_O)        0.043     8.231    x2_mul/u5/out_o1[22]_i_21__1/O
    SLICE_X44Y189        net (fo=1, unset)            0.616     8.847    x2_mul/u4/u7/I6
    SLICE_X44Y189        LUT6 (Prop_lut6_I0_O)        0.043     8.890    x2_mul/u4/u7/out_o1[22]_i_20__1/O
    SLICE_X43Y187        net (fo=4, unset)            0.541     9.431    x2_mul/u5/I4
    SLICE_X43Y187        LUT6 (Prop_lut6_I1_O)        0.043     9.474    x2_mul/u5/out_o1[22]_i_14__1/O
    SLICE_X45Y187        net (fo=1, unset)            0.454     9.928    x2_mul/u5/n_44_out_o1[22]_i_14__1
    SLICE_X45Y187        LUT6 (Prop_lut6_I3_O)        0.043     9.971    x2_mul/u5/out_o1[22]_i_4__1/O
    SLICE_X46Y189        net (fo=2, unset)            0.257    10.228    x2_mul/u5/n_44_out_o1[22]_i_4__1
    SLICE_X46Y189        LUT6 (Prop_lut6_I2_O)        0.043    10.271    x2_mul/u5/out_o1[22]_i_1__1/O
    SLICE_X46Y189        net (fo=1, routed)           0.000    10.271    x2_mul/n_78_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X46Y189        net (fo=4299, unset)         0.993    10.060    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X46Y189        FDRE (Setup_fdre_C_D)        0.064    10.303    x2_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.303    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.257ns (19.830%)  route 5.082ns (80.170%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X43Y185        net (fo=3, unset)            0.379     8.188    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X43Y185        LUT6 (Prop_lut6_I2_O)        0.043     8.231    x2_mul/u5/out_o1[22]_i_21__1/O
    SLICE_X44Y189        net (fo=1, unset)            0.616     8.847    x2_mul/u4/u7/I6
    SLICE_X44Y189        LUT6 (Prop_lut6_I0_O)        0.043     8.890    x2_mul/u4/u7/out_o1[22]_i_20__1/O
    SLICE_X43Y187        net (fo=4, unset)            0.541     9.431    x2_mul/u5/I4
    SLICE_X43Y187        LUT6 (Prop_lut6_I1_O)        0.043     9.474    x2_mul/u5/out_o1[22]_i_14__1/O
    SLICE_X45Y187        net (fo=1, unset)            0.454     9.928    x2_mul/u5/n_44_out_o1[22]_i_14__1
    SLICE_X45Y187        LUT6 (Prop_lut6_I3_O)        0.043     9.971    x2_mul/u5/out_o1[22]_i_4__1/O
    SLICE_X46Y185        net (fo=2, unset)            0.251    10.222    x2_mul/u5/n_44_out_o1[22]_i_4__1
    SLICE_X46Y185        LUT6 (Prop_lut6_I4_O)        0.043    10.265    x2_mul/u5/out_o1[0]_i_1__1/O
    SLICE_X46Y185        net (fo=1, routed)           0.000    10.265    x2_mul/n_79_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X46Y185        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X46Y185        FDRE (Setup_fdre_C_D)        0.064    10.301    x2_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 a7_add/fract_out_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a7_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 1.996ns (31.537%)  route 4.333ns (68.463%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT3=1 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.623ns = ( 10.123 - 6.500 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X22Y174        net (fo=4299, unset)         1.156     3.938    a7_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.254     4.192    a7_add/fract_out_q_reg[6]/Q
    SLICE_X22Y175        net (fo=8, unset)            0.435     4.627    a7_add/u4/u7/Q[6]
    SLICE_X22Y175        LUT6 (Prop_lut6_I0_O)        0.043     4.670    a7_add/u4/u7/shift_out_reg[47]_i_48__6/O
    SLICE_X22Y175        net (fo=1, unset)            0.146     4.816    a7_add/u4/u7/n_44_shift_out_reg[47]_i_48__6
    SLICE_X22Y175        LUT6 (Prop_lut6_I0_O)        0.043     4.859    a7_add/u4/u7/shift_out_reg[47]_i_43__6/O
    SLICE_X22Y176        net (fo=1, unset)            0.239     5.098    a7_add/u4/u7/n_44_shift_out_reg[47]_i_43__6
    SLICE_X22Y176        LUT5 (Prop_lut5_I0_O)        0.043     5.141    a7_add/u4/u7/shift_out_reg[47]_i_37__17/O
    SLICE_X22Y177        net (fo=1, unset)            0.243     5.384    a7_add/u4/u7/n_44_shift_out_reg[47]_i_37__17
    SLICE_X22Y177        LUT6 (Prop_lut6_I4_O)        0.043     5.427    a7_add/u4/u7/shift_out_reg[47]_i_23__16/O
    SLICE_X17Y178        net (fo=6, unset)            0.399     5.826    a7_add/n_70_u4
    SLICE_X17Y178        LUT5 (Prop_lut5_I1_O)        0.043     5.869    a7_add/out_o1[26]_i_18__6/O
    SLICE_X17Y178        net (fo=2, unset)            0.263     6.132    a7_add/n_44_out_o1[26]_i_18__6
    SLICE_X17Y178        LUT3 (Prop_lut3_I1_O)        0.043     6.175    a7_add/out_o1[26]_i_12__6/O
    SLICE_X19Y178        net (fo=1, unset)            0.255     6.430    a7_add/n_44_out_o1[26]_i_12__6
    SLICE_X19Y178        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.614    a7_add/out_o1_reg[26]_i_7__6/CO[3]
    SLICE_X19Y179        net (fo=1, unset)            0.000     6.614    a7_add/n_44_out_o1_reg[26]_i_7__6
    SLICE_X19Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.767    a7_add/out_o1_reg[30]_i_7__6/O[1]
    SLICE_X16Y179        net (fo=2, unset)            0.266     7.033    a7_add/u4/u7/I10[1]
    SLICE_X16Y179        LUT6 (Prop_lut6_I0_O)        0.119     7.152    a7_add/u4/u7/out_o1[21]_i_15__15/O
    SLICE_X16Y178        net (fo=1, unset)            0.325     7.477    a7_add/u4/u7/n_44_out_o1[21]_i_15__15
    SLICE_X16Y178        LUT5 (Prop_lut5_I4_O)        0.043     7.520    a7_add/u4/u7/out_o1[21]_i_6__17/O
    SLICE_X17Y179        net (fo=4, unset)            0.229     7.749    a7_add/n_57_u4
    SLICE_X17Y179        LUT4 (Prop_lut4_I0_O)        0.043     7.792    a7_add/out_o1[0]_i_9__5/O
    SLICE_X17Y178        net (fo=37, unset)           0.164     7.956    a7_add/u4/u7/I13
    SLICE_X17Y178        LUT4 (Prop_lut4_I2_O)        0.043     7.999    a7_add/u4/u7/out_o1[31]_i_15__6/O
    SLICE_X18Y178        net (fo=2, unset)            0.220     8.219    a7_add/u4/u7/n_44_out_o1[31]_i_15__6
    SLICE_X18Y178        LUT1 (Prop_lut1_I0_O)        0.043     8.262    a7_add/u4/u7/out_o1[0]_i_17__5/O
    SLICE_X18Y178        net (fo=1, routed)           0.000     8.262    a7_add/u4/u7/n_44_out_o1[0]_i_17__5
    SLICE_X18Y178        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.500    a7_add/u4/u7/out_o1_reg[0]_i_10__5/CO[3]
    SLICE_X18Y179        net (fo=1, unset)            0.000     8.500    a7_add/u4/u7/n_44_out_o1_reg[0]_i_10__5
    SLICE_X18Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.550    a7_add/u4/u7/out_o1_reg[7]_i_3__16/CO[3]
    SLICE_X18Y180        net (fo=1, unset)            0.000     8.550    a7_add/u4/u7/n_44_out_o1_reg[7]_i_3__16
    SLICE_X18Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.600    a7_add/u4/u7/out_o1_reg[11]_i_3__16/CO[3]
    SLICE_X18Y181        net (fo=1, unset)            0.000     8.600    a7_add/u4/u7/n_44_out_o1_reg[11]_i_3__16
    SLICE_X18Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.650    a7_add/u4/u7/out_o1_reg[19]_i_3__16/CO[3]
    SLICE_X18Y182        net (fo=1, unset)            0.000     8.650    a7_add/u4/u7/n_44_out_o1_reg[19]_i_3__16
    SLICE_X18Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.700    a7_add/u4/u7/out_o1_reg[19]_i_2__6/CO[3]
    SLICE_X18Y183        net (fo=1, unset)            0.000     8.700    a7_add/u4/u7/n_44_out_o1_reg[19]_i_2__6
    SLICE_X18Y183        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     8.808    a7_add/u4/u7/out_o1_reg[21]_i_5__6/O[2]
    SLICE_X15Y182        net (fo=2, unset)            0.378     9.186    a7_add/u4/u7/fract_out_pl1[22]
    SLICE_X15Y182        LUT4 (Prop_lut4_I3_O)        0.136     9.322    a7_add/u4/u7/out_o1[31]_i_10__6/O
    SLICE_X15Y183        net (fo=1, unset)            0.513     9.835    a7_add/u4/u7/n_44_out_o1[31]_i_10__6
    SLICE_X15Y183        LUT6 (Prop_lut6_I0_O)        0.131     9.966    a7_add/u4/u7/out_o1[31]_i_4__6/O
    SLICE_X15Y182        net (fo=1, unset)            0.258    10.224    a7_add/u1/I3
    SLICE_X15Y182        LUT6 (Prop_lut6_I4_O)        0.043    10.267    a7_add/u1/out_o1[31]_i_1__6/O
    SLICE_X15Y182        net (fo=1, routed)           0.000    10.267    a7_add/n_102_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X15Y182        net (fo=4299, unset)         1.056    10.123    a7_add/clock_IBUF_BUFG
                         clock pessimism              0.214    10.338    
                         clock uncertainty           -0.035    10.302    
    SLICE_X15Y182        FDRE (Setup_fdre_C_D)        0.032    10.334    a7_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                         -10.267    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 1.210ns (19.203%)  route 5.091ns (80.797%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.043    x2_mul/u5/out_o1_reg[30]_i_8__1/O[2]
    SLICE_X45Y181        net (fo=3, unset)            0.292     7.335    x2_mul/u5/n_49_out_o1_reg[30]_i_8__1
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.118     7.453    x2_mul/u5/out_o1[0]_i_11__9/O
    SLICE_X45Y182        net (fo=2, unset)            0.307     7.760    x2_mul/u5/n_44_out_o1[0]_i_11__9
    SLICE_X45Y182        LUT6 (Prop_lut6_I0_O)        0.043     7.803    x2_mul/u5/out_o1[0]_i_5__1/O
    SLICE_X44Y188        net (fo=10, unset)           0.496     8.299    x2_mul/u4/u1/I10
    SLICE_X44Y188        LUT5 (Prop_lut5_I3_O)        0.043     8.342    x2_mul/u4/u1/out_o1[28]_i_22__1/O
    SLICE_X45Y186        net (fo=1, unset)            0.320     8.662    x2_mul/u4/u1/n_44_out_o1[28]_i_22__1
    SLICE_X45Y186        LUT6 (Prop_lut6_I4_O)        0.043     8.705    x2_mul/u4/u1/out_o1[28]_i_13__1/O
    SLICE_X45Y185        net (fo=5, unset)            0.473     9.178    x2_mul/u5/I5
    SLICE_X45Y185        LUT6 (Prop_lut6_I1_O)        0.043     9.221    x2_mul/u5/out_o1[24]_i_2__1/O
    SLICE_X46Y188        net (fo=30, unset)           0.395     9.616    x2_mul/u5/O26
    SLICE_X46Y188        LUT6 (Prop_lut6_I2_O)        0.043     9.659    x2_mul/u5/out_o1[16]_i_2__1/O
    SLICE_X46Y188        net (fo=1, unset)            0.525    10.184    x2_mul/u5/n_44_out_o1[16]_i_2__1
    SLICE_X46Y188        LUT6 (Prop_lut6_I5_O)        0.043    10.227    x2_mul/u5/out_o1[16]_i_1__10/O
    SLICE_X46Y188        net (fo=1, routed)           0.000    10.227    x2_mul/n_52_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X46Y188        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X46Y188        FDRE (Setup_fdre_C_D)        0.064    10.301    x2_mul/out_o1_reg[16]
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 a3_add/fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a3_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 1.869ns (29.737%)  route 4.416ns (70.263%))
  Logic Levels:           22  (CARRY4=7 LUT1=1 LUT2=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.265 - 6.500 ) 
    Source Clock Delay      (SCD):    4.108ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X21Y142        net (fo=4299, unset)         1.326     4.108    a3_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y142        FDRE (Prop_fdre_C_Q)         0.216     4.324    a3_add/fract_out_q_reg[5]/Q
    SLICE_X21Y141        net (fo=8, unset)            0.409     4.733    a3_add/u4/u7/Q[5]
    SLICE_X21Y141        LUT6 (Prop_lut6_I1_O)        0.043     4.776    a3_add/u4/u7/shift_out_reg[47]_i_48__2/O
    SLICE_X22Y142        net (fo=1, unset)            0.229     5.005    a3_add/u4/u7/n_44_shift_out_reg[47]_i_48__2
    SLICE_X22Y142        LUT6 (Prop_lut6_I0_O)        0.043     5.048    a3_add/u4/u7/shift_out_reg[47]_i_43__2/O
    SLICE_X22Y142        net (fo=1, unset)            0.320     5.368    a3_add/u4/u7/n_44_shift_out_reg[47]_i_43__2
    SLICE_X22Y142        LUT5 (Prop_lut5_I0_O)        0.043     5.411    a3_add/u4/u7/shift_out_reg[47]_i_37__13/O
    SLICE_X37Y141        net (fo=1, unset)            0.465     5.876    a3_add/u4/u7/n_44_shift_out_reg[47]_i_37__13
    SLICE_X37Y141        LUT6 (Prop_lut6_I4_O)        0.043     5.919    a3_add/u4/u7/shift_out_reg[47]_i_23__11/O
    SLICE_X39Y140        net (fo=5, unset)            0.293     6.212    a3_add/n_69_u4
    SLICE_X39Y140        LUT5 (Prop_lut5_I1_O)        0.043     6.255    a3_add/out_o1[26]_i_13__2/O
    SLICE_X36Y140        net (fo=3, unset)            0.270     6.525    a3_add/n_44_out_o1[26]_i_13__2
    SLICE_X36Y140        LUT2 (Prop_lut2_I0_O)        0.043     6.568    a3_add/out_o1[26]_i_16__2/O
    SLICE_X36Y140        net (fo=1, routed)           0.000     6.568    a3_add/n_44_out_o1[26]_i_16__2
    SLICE_X36Y140        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271     6.839    a3_add/out_o1_reg[26]_i_7__2/O[2]
    SLICE_X37Y140        net (fo=2, unset)            0.308     7.147    a3_add/u4/u7/O[2]
    SLICE_X37Y140        LUT5 (Prop_lut5_I0_O)        0.118     7.265    a3_add/u4/u7/out_o1[21]_i_12__12/O
    SLICE_X37Y142        net (fo=1, unset)            0.519     7.784    a3_add/u4/u7/n_44_out_o1[21]_i_12__12
    SLICE_X37Y142        LUT5 (Prop_lut5_I0_O)        0.043     7.827    a3_add/u4/u7/out_o1[21]_i_6__14/O
    SLICE_X37Y142        net (fo=4, unset)            0.132     7.959    a3_add/n_56_u4
    SLICE_X37Y142        LUT4 (Prop_lut4_I0_O)        0.043     8.002    a3_add/out_o1[0]_i_9__2/O
    SLICE_X37Y140        net (fo=37, unset)           0.173     8.175    a3_add/u4/u7/I13
    SLICE_X37Y140        LUT4 (Prop_lut4_I2_O)        0.043     8.218    a3_add/u4/u7/out_o1[31]_i_15__2/O
    SLICE_X38Y141        net (fo=2, unset)            0.229     8.447    a3_add/u4/u7/n_44_out_o1[31]_i_15__2
    SLICE_X38Y141        LUT1 (Prop_lut1_I0_O)        0.043     8.490    a3_add/u4/u7/out_o1[0]_i_17__2/O
    SLICE_X38Y141        net (fo=1, routed)           0.000     8.490    a3_add/u4/u7/n_44_out_o1[0]_i_17__2
    SLICE_X38Y141        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.728    a3_add/u4/u7/out_o1_reg[0]_i_10__2/CO[3]
    SLICE_X38Y142        net (fo=1, unset)            0.000     8.728    a3_add/u4/u7/n_44_out_o1_reg[0]_i_10__2
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.778    a3_add/u4/u7/out_o1_reg[7]_i_3__11/CO[3]
    SLICE_X38Y143        net (fo=1, unset)            0.000     8.778    a3_add/u4/u7/n_44_out_o1_reg[7]_i_3__11
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.828    a3_add/u4/u7/out_o1_reg[11]_i_3__11/CO[3]
    SLICE_X38Y144        net (fo=1, unset)            0.000     8.828    a3_add/u4/u7/n_44_out_o1_reg[11]_i_3__11
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.878    a3_add/u4/u7/out_o1_reg[19]_i_3__11/CO[3]
    SLICE_X38Y145        net (fo=1, unset)            0.000     8.878    a3_add/u4/u7/n_44_out_o1_reg[19]_i_3__11
    SLICE_X38Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.928    a3_add/u4/u7/out_o1_reg[19]_i_2__2/CO[3]
    SLICE_X38Y146        net (fo=1, unset)            0.000     8.928    a3_add/u4/u7/n_44_out_o1_reg[19]_i_2__2
    SLICE_X38Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.075    a3_add/u4/u7/out_o1_reg[21]_i_5__2/O[3]
    SLICE_X37Y146        net (fo=12, unset)           0.250     9.325    a3_add/u4/u7/fract_out_pl1[23]
    SLICE_X37Y146        LUT6 (Prop_lut6_I3_O)        0.120     9.445    a3_add/u4/u7/out_o1[31]_i_16__2/O
    SLICE_X36Y146        net (fo=1, unset)            0.510     9.955    a3_add/u4/u7/n_44_out_o1[31]_i_16__2
    SLICE_X36Y146        LUT6 (Prop_lut6_I0_O)        0.043     9.998    a3_add/u4/u7/out_o1[31]_i_9__2/O
    SLICE_X36Y146        net (fo=1, unset)            0.090    10.088    a3_add/u4/u7/n_44_out_o1[31]_i_9__2
    SLICE_X36Y146        LUT6 (Prop_lut6_I5_O)        0.043    10.131    a3_add/u4/u7/out_o1[31]_i_3__2/O
    SLICE_X36Y145        net (fo=1, unset)            0.219    10.350    a3_add/u1/I3
    SLICE_X36Y145        LUT6 (Prop_lut6_I3_O)        0.043    10.393    a3_add/u1/out_o1[31]_i_1__2/O
    SLICE_X36Y145        net (fo=1, routed)           0.000    10.393    a3_add/n_102_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X36Y145        net (fo=4299, unset)         1.198    10.265    a3_add/clock_IBUF_BUFG
                         clock pessimism              0.214    10.480    
                         clock uncertainty           -0.035    10.444    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.031    10.475    a3_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.475    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.210ns (19.341%)  route 5.046ns (80.659%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.043    x2_mul/u5/out_o1_reg[30]_i_8__1/O[2]
    SLICE_X45Y181        net (fo=3, unset)            0.292     7.335    x2_mul/u5/n_49_out_o1_reg[30]_i_8__1
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.118     7.453    x2_mul/u5/out_o1[0]_i_11__9/O
    SLICE_X45Y182        net (fo=2, unset)            0.307     7.760    x2_mul/u5/n_44_out_o1[0]_i_11__9
    SLICE_X45Y182        LUT6 (Prop_lut6_I0_O)        0.043     7.803    x2_mul/u5/out_o1[0]_i_5__1/O
    SLICE_X44Y188        net (fo=10, unset)           0.496     8.299    x2_mul/u4/u1/I10
    SLICE_X44Y188        LUT5 (Prop_lut5_I3_O)        0.043     8.342    x2_mul/u4/u1/out_o1[28]_i_22__1/O
    SLICE_X45Y186        net (fo=1, unset)            0.320     8.662    x2_mul/u4/u1/n_44_out_o1[28]_i_22__1
    SLICE_X45Y186        LUT6 (Prop_lut6_I4_O)        0.043     8.705    x2_mul/u4/u1/out_o1[28]_i_13__1/O
    SLICE_X45Y185        net (fo=5, unset)            0.473     9.178    x2_mul/u5/I5
    SLICE_X45Y185        LUT6 (Prop_lut6_I1_O)        0.043     9.221    x2_mul/u5/out_o1[24]_i_2__1/O
    SLICE_X47Y183        net (fo=30, unset)           0.297     9.518    x2_mul/u5/O26
    SLICE_X47Y183        LUT6 (Prop_lut6_I2_O)        0.043     9.561    x2_mul/u5/out_o1[2]_i_2__1/O
    SLICE_X47Y187        net (fo=1, unset)            0.578    10.139    x2_mul/u5/n_44_out_o1[2]_i_2__1
    SLICE_X47Y187        LUT6 (Prop_lut6_I5_O)        0.043    10.182    x2_mul/u5/out_o1[2]_i_1__10/O
    SLICE_X47Y187        net (fo=1, routed)           0.000    10.182    x2_mul/n_65_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X47Y187        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X47Y187        FDRE (Setup_fdre_C_D)        0.033    10.270    x2_mul/out_o1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.210ns (19.357%)  route 5.041ns (80.643%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.043    x2_mul/u5/out_o1_reg[30]_i_8__1/O[2]
    SLICE_X45Y181        net (fo=3, unset)            0.292     7.335    x2_mul/u5/n_49_out_o1_reg[30]_i_8__1
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.118     7.453    x2_mul/u5/out_o1[0]_i_11__9/O
    SLICE_X45Y182        net (fo=2, unset)            0.307     7.760    x2_mul/u5/n_44_out_o1[0]_i_11__9
    SLICE_X45Y182        LUT6 (Prop_lut6_I0_O)        0.043     7.803    x2_mul/u5/out_o1[0]_i_5__1/O
    SLICE_X44Y188        net (fo=10, unset)           0.496     8.299    x2_mul/u4/u1/I10
    SLICE_X44Y188        LUT5 (Prop_lut5_I3_O)        0.043     8.342    x2_mul/u4/u1/out_o1[28]_i_22__1/O
    SLICE_X45Y186        net (fo=1, unset)            0.320     8.662    x2_mul/u4/u1/n_44_out_o1[28]_i_22__1
    SLICE_X45Y186        LUT6 (Prop_lut6_I4_O)        0.043     8.705    x2_mul/u4/u1/out_o1[28]_i_13__1/O
    SLICE_X45Y185        net (fo=5, unset)            0.473     9.178    x2_mul/u5/I5
    SLICE_X45Y185        LUT6 (Prop_lut6_I1_O)        0.043     9.221    x2_mul/u5/out_o1[24]_i_2__1/O
    SLICE_X47Y183        net (fo=30, unset)           0.297     9.518    x2_mul/u5/O26
    SLICE_X47Y183        LUT6 (Prop_lut6_I2_O)        0.043     9.561    x2_mul/u5/out_o1[4]_i_2__1/O
    SLICE_X47Y186        net (fo=1, unset)            0.573    10.134    x2_mul/u5/n_44_out_o1[4]_i_2__1
    SLICE_X47Y186        LUT6 (Prop_lut6_I5_O)        0.043    10.177    x2_mul/u5/out_o1[4]_i_1__10/O
    SLICE_X47Y186        net (fo=1, routed)           0.000    10.177    x2_mul/n_63_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X47Y186        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X47Y186        FDRE (Setup_fdre_C_D)        0.032    10.269    x2_mul/out_o1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.210ns (19.304%)  route 5.058ns (80.696%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 10.056 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.043    x2_mul/u5/out_o1_reg[30]_i_8__1/O[2]
    SLICE_X45Y181        net (fo=3, unset)            0.292     7.335    x2_mul/u5/n_49_out_o1_reg[30]_i_8__1
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.118     7.453    x2_mul/u5/out_o1[0]_i_11__9/O
    SLICE_X45Y182        net (fo=2, unset)            0.307     7.760    x2_mul/u5/n_44_out_o1[0]_i_11__9
    SLICE_X45Y182        LUT6 (Prop_lut6_I0_O)        0.043     7.803    x2_mul/u5/out_o1[0]_i_5__1/O
    SLICE_X44Y188        net (fo=10, unset)           0.496     8.299    x2_mul/u4/u1/I10
    SLICE_X44Y188        LUT5 (Prop_lut5_I3_O)        0.043     8.342    x2_mul/u4/u1/out_o1[28]_i_22__1/O
    SLICE_X45Y186        net (fo=1, unset)            0.320     8.662    x2_mul/u4/u1/n_44_out_o1[28]_i_22__1
    SLICE_X45Y186        LUT6 (Prop_lut6_I4_O)        0.043     8.705    x2_mul/u4/u1/out_o1[28]_i_13__1/O
    SLICE_X45Y185        net (fo=5, unset)            0.473     9.178    x2_mul/u5/I5
    SLICE_X45Y185        LUT6 (Prop_lut6_I1_O)        0.043     9.221    x2_mul/u5/out_o1[24]_i_2__1/O
    SLICE_X47Y182        net (fo=30, unset)           0.371     9.592    x2_mul/u5/O26
    SLICE_X47Y182        LUT6 (Prop_lut6_I2_O)        0.043     9.635    x2_mul/u5/out_o1[1]_i_2__1/O
    SLICE_X46Y184        net (fo=1, unset)            0.516    10.151    x2_mul/u5/n_44_out_o1[1]_i_2__1
    SLICE_X46Y184        LUT6 (Prop_lut6_I5_O)        0.043    10.194    x2_mul/u5/out_o1[1]_i_1__10/O
    SLICE_X46Y184        net (fo=1, routed)           0.000    10.194    x2_mul/n_66_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X46Y184        net (fo=4299, unset)         0.989    10.056    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.271    
                         clock uncertainty           -0.035    10.235    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.064    10.299    x2_mul/out_o1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.299    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 1.919ns (30.778%)  route 4.316ns (69.222%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X46Y186        net (fo=12, unset)           0.178     9.491    x2_mul/u5/fract_out_pl1[0]
    SLICE_X46Y186        LUT6 (Prop_lut6_I0_O)        0.120     9.611    x2_mul/u5/out_o1[21]_i_3__1/O
    SLICE_X47Y186        net (fo=21, unset)           0.507    10.118    x2_mul/u5/n_44_out_o1[21]_i_3__1
    SLICE_X47Y186        LUT6 (Prop_lut6_I0_O)        0.043    10.161    x2_mul/u5/out_o1[13]_i_1__10/O
    SLICE_X47Y186        net (fo=1, routed)           0.000    10.161    x2_mul/n_55_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X47Y186        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X47Y186        FDRE (Setup_fdre_C_D)        0.031    10.268    x2_mul/out_o1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x9_mul/out_o1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.969ns (31.661%)  route 4.250ns (68.339%))
  Logic Levels:           20  (CARRY4=7 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 10.117 - 6.500 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X0Y67          net (fo=4299, unset)         1.219     4.001    x9_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.324     4.325    x9_mul/u5/prod_reg__0/u5/prod_reg/P[14]
    SLICE_X11Y168        net (fo=14, unset)           0.508     4.833    x9_mul/u5/fract_denorm[31]
    SLICE_X11Y168        LUT2 (Prop_lut2_I0_O)        0.050     4.883    x9_mul/u5/shift_out_reg[19]_i_7__8/O
    SLICE_X8Y170         net (fo=2, unset)            0.399     5.282    x9_mul/u5/n_44_shift_out_reg[19]_i_7__8
    SLICE_X8Y170         LUT6 (Prop_lut6_I3_O)        0.126     5.408    x9_mul/u5/shift_out_reg[0]_i_25__8/O
    SLICE_X9Y169         net (fo=1, unset)            0.209     5.617    x9_mul/u5/n_44_shift_out_reg[0]_i_25__8
    SLICE_X9Y169         LUT6 (Prop_lut6_I2_O)        0.043     5.660    x9_mul/u5/shift_out_reg[0]_i_14__8/O
    SLICE_X9Y170         net (fo=4, unset)            0.238     5.898    x9_mul/u5/n_44_shift_out_reg[0]_i_14__8
    SLICE_X9Y170         LUT6 (Prop_lut6_I0_O)        0.043     5.941    x9_mul/u5/out_o1[30]_i_24__8/O
    SLICE_X10Y172        net (fo=3, unset)            0.328     6.269    x9_mul/u5/n_44_out_o1[30]_i_24__8
    SLICE_X10Y172        LUT2 (Prop_lut2_I0_O)        0.043     6.312    x9_mul/u5/out_o1[29]_i_14__8/O
    SLICE_X10Y172        net (fo=3, unset)            0.187     6.499    x9_mul/u5/n_44_out_o1[29]_i_14__8
    SLICE_X10Y172        LUT3 (Prop_lut3_I0_O)        0.043     6.542    x9_mul/u5/out_o1[29]_i_8__8/O
    SLICE_X10Y169        net (fo=1, unset)            0.260     6.802    x9_mul/u5/n_44_out_o1[29]_i_8__8
    SLICE_X10Y169        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.989    x9_mul/u5/out_o1_reg[29]_i_7__8/CO[3]
    SLICE_X10Y170        net (fo=1, unset)            0.000     6.989    x9_mul/u5/n_44_out_o1_reg[29]_i_7__8
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.141    x9_mul/u5/out_o1_reg[30]_i_8__8/O[1]
    SLICE_X10Y173        net (fo=3, unset)            0.256     7.397    x9_mul/u5/n_50_out_o1_reg[30]_i_8__8
    SLICE_X10Y173        LUT5 (Prop_lut5_I0_O)        0.121     7.518    x9_mul/u5/out_o1[21]_i_14__15/O
    SLICE_X11Y174        net (fo=1, unset)            0.296     7.814    x9_mul/u5/n_44_out_o1[21]_i_14__15
    SLICE_X11Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.857    x9_mul/u5/out_o1[21]_i_12__15/O
    SLICE_X9Y173         net (fo=3, unset)            0.254     8.111    x9_mul/u5/n_44_out_o1[21]_i_12__15
    SLICE_X9Y173         LUT6 (Prop_lut6_I4_O)        0.043     8.154    x9_mul/u5/out_o1[21]_i_10__17/O
    SLICE_X12Y169        net (fo=48, unset)           0.299     8.453    x9_mul/u5/O1
    SLICE_X12Y169        LUT6 (Prop_lut6_I0_O)        0.043     8.496    x9_mul/u5/out_o1[0]_i_3__9/O
    SLICE_X12Y170        net (fo=12, unset)           0.172     8.668    x9_mul/u5/O27
    SLICE_X12Y170        LUT1 (Prop_lut1_I0_O)        0.043     8.711    x9_mul/u5/out_o1[0]_i_10__8/O
    SLICE_X12Y170        net (fo=1, routed)           0.000     8.711    x9_mul/u5/n_44_out_o1[0]_i_10__8
    SLICE_X12Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.949    x9_mul/u5/out_o1_reg[0]_i_4__8/CO[3]
    SLICE_X12Y171        net (fo=1, unset)            0.000     8.949    x9_mul/u5/n_44_out_o1_reg[0]_i_4__8
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.999    x9_mul/u5/out_o1_reg[7]_i_3__15/CO[3]
    SLICE_X12Y172        net (fo=1, unset)            0.000     8.999    x9_mul/u5/n_44_out_o1_reg[7]_i_3__15
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.049    x9_mul/u5/out_o1_reg[11]_i_3__15/CO[3]
    SLICE_X12Y173        net (fo=1, unset)            0.000     9.049    x9_mul/u4/u1/I13[0]
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.099    x9_mul/u4/u1/out_o1_reg[15]_i_3__8/CO[3]
    SLICE_X12Y174        net (fo=1, unset)            0.000     9.099    x9_mul/u5/CO[0]
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     9.207    x9_mul/u5/out_o1_reg[19]_i_3__15/O[2]
    SLICE_X14Y176        net (fo=1, unset)            0.325     9.532    x9_mul/u5/u4/fract_out_pl1[18]
    SLICE_X14Y176        LUT6 (Prop_lut6_I5_O)        0.126     9.658    x9_mul/u5/out_o1[18]_i_2__8/O
    SLICE_X13Y176        net (fo=1, unset)            0.519    10.177    x9_mul/u5/n_44_out_o1[18]_i_2__8
    SLICE_X13Y176        LUT6 (Prop_lut6_I5_O)        0.043    10.220    x9_mul/u5/out_o1[18]_i_1__8/O
    SLICE_X13Y176        net (fo=1, routed)           0.000    10.220    x9_mul/n_50_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X13Y176        net (fo=4299, unset)         1.050    10.117    x9_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.332    
                         clock uncertainty           -0.035    10.296    
    SLICE_X13Y176        FDRE (Setup_fdre_C_D)        0.031    10.327    x9_mul/out_o1_reg[18]
  -------------------------------------------------------------------
                         required time                         10.327    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.263ns  (logic 1.919ns (30.640%)  route 4.344ns (69.360%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X46Y186        net (fo=12, unset)           0.178     9.491    x2_mul/u5/fract_out_pl1[0]
    SLICE_X46Y186        LUT6 (Prop_lut6_I0_O)        0.120     9.611    x2_mul/u5/out_o1[21]_i_3__1/O
    SLICE_X46Y188        net (fo=21, unset)           0.535    10.146    x2_mul/u5/n_44_out_o1[21]_i_3__1
    SLICE_X46Y188        LUT6 (Prop_lut6_I0_O)        0.043    10.189    x2_mul/u5/out_o1[20]_i_1__1/O
    SLICE_X46Y188        net (fo=1, routed)           0.000    10.189    x2_mul/n_48_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X46Y188        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X46Y188        FDRE (Setup_fdre_C_D)        0.065    10.302    x2_mul/out_o1_reg[20]
  -------------------------------------------------------------------
                         required time                         10.302    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x8_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.038ns (32.494%)  route 4.234ns (67.506%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 10.110 - 6.500 ) 
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y67          net (fo=4299, unset)         1.148     3.930    x8_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y67          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     4.254    x8_mul/u5/prod_reg__0/u5/prod_reg/P[0]
    SLICE_X45Y167        net (fo=11, unset)           0.679     4.933    x8_mul/u5/fract_denorm[17]
    SLICE_X45Y167        LUT5 (Prop_lut5_I0_O)        0.043     4.976    x8_mul/u5/shift_out_reg[0]_i_17__7/O
    SLICE_X44Y167        net (fo=1, unset)            0.351     5.327    x8_mul/u5/n_44_shift_out_reg[0]_i_17__7
    SLICE_X44Y167        LUT6 (Prop_lut6_I1_O)        0.043     5.370    x8_mul/u5/shift_out_reg[0]_i_11__7/O
    SLICE_X44Y169        net (fo=1, unset)            0.279     5.649    x8_mul/u5/n_44_shift_out_reg[0]_i_11__7
    SLICE_X44Y169        LUT6 (Prop_lut6_I3_O)        0.043     5.692    x8_mul/u5/shift_out_reg[0]_i_6__7/O
    SLICE_X43Y169        net (fo=4, unset)            0.285     5.977    x8_mul/u5/n_44_shift_out_reg[0]_i_6__7
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.043     6.020    x8_mul/u5/out_o1[30]_i_27__7/O
    SLICE_X42Y170        net (fo=2, unset)            0.251     6.271    x8_mul/u5/n_44_out_o1[30]_i_27__7
    SLICE_X42Y170        LUT5 (Prop_lut5_I4_O)        0.043     6.314    x8_mul/u5/out_o1[30]_i_22__7/O
    SLICE_X40Y171        net (fo=3, unset)            0.253     6.567    x8_mul/u5/n_44_out_o1[30]_i_22__7
    SLICE_X40Y171        LUT3 (Prop_lut3_I0_O)        0.043     6.610    x8_mul/u5/out_o1[30]_i_14__10/O
    SLICE_X39Y171        net (fo=1, unset)            0.247     6.857    x8_mul/u5/n_44_out_o1[30]_i_14__10
    SLICE_X39Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     7.119    x8_mul/u5/out_o1_reg[30]_i_8__7/CO[3]
    SLICE_X39Y172        net (fo=1, unset)            0.000     7.119    x8_mul/u5/n_44_out_o1_reg[30]_i_8__7
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.223    x8_mul/u5/out_o1_reg[30]_i_9__7/O[0]
    SLICE_X36Y173        net (fo=3, unset)            0.185     7.408    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X36Y173        LUT6 (Prop_lut6_I0_O)        0.120     7.528    x8_mul/u5/out_o1[30]_i_6__16/O
    SLICE_X35Y172        net (fo=15, unset)           0.253     7.781    x8_mul/u5/n_44_out_o1[30]_i_6__16
    SLICE_X35Y172        LUT5 (Prop_lut5_I4_O)        0.043     7.824    x8_mul/u5/shift_out_reg[47]_i_31__10/O
    SLICE_X33Y172        net (fo=3, unset)            0.294     8.118    x8_mul/u5/n_44_shift_out_reg[47]_i_31__10
    SLICE_X33Y172        LUT6 (Prop_lut6_I3_O)        0.043     8.161    x8_mul/u5/out_o1[21]_i_10__16/O
    SLICE_X30Y172        net (fo=48, unset)           0.172     8.333    x8_mul/u5/O1
    SLICE_X30Y172        LUT6 (Prop_lut6_I0_O)        0.043     8.376    x8_mul/u5/out_o1[0]_i_3__8/O
    SLICE_X29Y171        net (fo=12, unset)           0.294     8.670    x8_mul/u5/O27
    SLICE_X29Y171        LUT1 (Prop_lut1_I0_O)        0.043     8.713    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X29Y171        net (fo=1, routed)           0.000     8.713    x8_mul/u5/n_44_out_o1[0]_i_10__7
    SLICE_X29Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.964    x8_mul/u5/out_o1_reg[0]_i_4__7/CO[3]
    SLICE_X29Y172        net (fo=1, unset)            0.000     8.964    x8_mul/u5/n_44_out_o1_reg[0]_i_4__7
    SLICE_X29Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.013    x8_mul/u5/out_o1_reg[7]_i_3__10/CO[3]
    SLICE_X29Y173        net (fo=1, unset)            0.000     9.013    x8_mul/u5/n_44_out_o1_reg[7]_i_3__10
    SLICE_X29Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.062    x8_mul/u5/out_o1_reg[11]_i_3__10/CO[3]
    SLICE_X29Y174        net (fo=1, unset)            0.000     9.062    x8_mul/u4/u1/I13[0]
    SLICE_X29Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.111    x8_mul/u4/u1/out_o1_reg[15]_i_3__7/CO[3]
    SLICE_X29Y175        net (fo=1, unset)            0.007     9.118    x8_mul/u5/CO[0]
    SLICE_X29Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.167    x8_mul/u5/out_o1_reg[19]_i_3__10/CO[3]
    SLICE_X29Y176        net (fo=1, unset)            0.000     9.167    x8_mul/u5/n_44_out_o1_reg[19]_i_3__10
    SLICE_X29Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     9.312    x8_mul/u5/out_o1_reg[28]_i_4__7/O[3]
    SLICE_X29Y177        net (fo=12, unset)           0.165     9.477    x8_mul/u5/fract_out_pl1[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.120     9.597    x8_mul/u5/out_o1[22]_i_12__7/O
    SLICE_X28Y176        net (fo=1, unset)            0.248     9.845    x8_mul/u5/n_44_out_o1[22]_i_12__7
    SLICE_X28Y176        LUT6 (Prop_lut6_I1_O)        0.043     9.888    x8_mul/u5/out_o1[22]_i_4__7/O
    SLICE_X26Y176        net (fo=2, unset)            0.271    10.159    x8_mul/u5/n_44_out_o1[22]_i_4__7
    SLICE_X26Y176        LUT6 (Prop_lut6_I4_O)        0.043    10.202    x8_mul/u5/out_o1[0]_i_1__10/O
    SLICE_X26Y176        net (fo=1, routed)           0.000    10.202    x8_mul/n_80_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X26Y176        net (fo=4299, unset)         1.043    10.110    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.325    
                         clock uncertainty           -0.035    10.289    
    SLICE_X26Y176        FDRE (Setup_fdre_C_D)        0.032    10.321    x8_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.321    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 1.919ns (30.689%)  route 4.334ns (69.311%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 10.056 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X46Y186        net (fo=12, unset)           0.178     9.491    x2_mul/u5/fract_out_pl1[0]
    SLICE_X46Y186        LUT6 (Prop_lut6_I0_O)        0.120     9.611    x2_mul/u5/out_o1[21]_i_3__1/O
    SLICE_X46Y184        net (fo=21, unset)           0.525    10.136    x2_mul/u5/n_44_out_o1[21]_i_3__1
    SLICE_X46Y184        LUT6 (Prop_lut6_I0_O)        0.043    10.179    x2_mul/u5/out_o1[6]_i_1__10/O
    SLICE_X46Y184        net (fo=1, routed)           0.000    10.179    x2_mul/n_67_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X46Y184        net (fo=4299, unset)         0.989    10.056    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.271    
                         clock uncertainty           -0.035    10.235    
    SLICE_X46Y184        FDRE (Setup_fdre_C_D)        0.065    10.300    x2_mul/out_o1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.300    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.919ns (30.857%)  route 4.300ns (69.143%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 10.056 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X46Y186        net (fo=12, unset)           0.178     9.491    x2_mul/u5/fract_out_pl1[0]
    SLICE_X46Y186        LUT6 (Prop_lut6_I0_O)        0.120     9.611    x2_mul/u5/out_o1[21]_i_3__1/O
    SLICE_X45Y184        net (fo=21, unset)           0.491    10.102    x2_mul/u5/n_44_out_o1[21]_i_3__1
    SLICE_X45Y184        LUT6 (Prop_lut6_I0_O)        0.043    10.145    x2_mul/u5/out_o1[7]_i_1__10/O
    SLICE_X45Y184        net (fo=1, routed)           0.000    10.145    x2_mul/n_61_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X45Y184        net (fo=4299, unset)         0.989    10.056    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.271    
                         clock uncertainty           -0.035    10.235    
    SLICE_X45Y184        FDRE (Setup_fdre_C_D)        0.031    10.266    x2_mul/out_o1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.266    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 1.919ns (30.857%)  route 4.300ns (69.143%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 10.056 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X46Y186        net (fo=12, unset)           0.178     9.491    x2_mul/u5/fract_out_pl1[0]
    SLICE_X46Y186        LUT6 (Prop_lut6_I0_O)        0.120     9.611    x2_mul/u5/out_o1[21]_i_3__1/O
    SLICE_X45Y184        net (fo=21, unset)           0.491    10.102    x2_mul/u5/n_44_out_o1[21]_i_3__1
    SLICE_X45Y184        LUT6 (Prop_lut6_I0_O)        0.043    10.145    x2_mul/u5/out_o1[15]_i_1__10/O
    SLICE_X45Y184        net (fo=1, routed)           0.000    10.145    x2_mul/n_53_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X45Y184        net (fo=4299, unset)         0.989    10.056    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.271    
                         clock uncertainty           -0.035    10.235    
    SLICE_X45Y184        FDRE (Setup_fdre_C_D)        0.032    10.267    x2_mul/out_o1_reg[15]
  -------------------------------------------------------------------
                         required time                         10.267    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 x6_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x6_mul/out_o1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.230ns  (logic 1.337ns (21.461%)  route 4.893ns (78.539%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 10.273 - 6.500 ) 
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X0Y55          net (fo=4299, unset)         1.376     4.158    x6_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.324     4.482    x6_mul/u5/prod_reg__0/u5/prod_reg/P[3]
    SLICE_X10Y134        net (fo=13, unset)           0.528     5.010    x6_mul/u5/fract_denorm[20]
    SLICE_X10Y134        LUT5 (Prop_lut5_I0_O)        0.043     5.053    x6_mul/u5/shift_out_reg[0]_i_16__5/O
    SLICE_X9Y134         net (fo=1, unset)            0.415     5.468    x6_mul/u5/n_44_shift_out_reg[0]_i_16__5
    SLICE_X9Y134         LUT6 (Prop_lut6_I0_O)        0.043     5.511    x6_mul/u5/shift_out_reg[0]_i_11__5/O
    SLICE_X9Y137         net (fo=1, unset)            0.335     5.846    x6_mul/u5/n_44_shift_out_reg[0]_i_11__5
    SLICE_X9Y137         LUT6 (Prop_lut6_I3_O)        0.043     5.889    x6_mul/u5/shift_out_reg[0]_i_6__5/O
    SLICE_X10Y137        net (fo=4, unset)            0.257     6.146    x6_mul/u5/n_44_shift_out_reg[0]_i_6__5
    SLICE_X10Y137        LUT5 (Prop_lut5_I0_O)        0.043     6.189    x6_mul/u5/out_o1[30]_i_27__5/O
    SLICE_X9Y137         net (fo=2, unset)            0.250     6.439    x6_mul/u5/n_44_out_o1[30]_i_27__5
    SLICE_X9Y137         LUT5 (Prop_lut5_I4_O)        0.043     6.482    x6_mul/u5/out_o1[30]_i_22__5/O
    SLICE_X9Y139         net (fo=3, unset)            0.235     6.717    x6_mul/u5/n_44_out_o1[30]_i_22__5
    SLICE_X9Y139         LUT3 (Prop_lut3_I0_O)        0.043     6.760    x6_mul/u5/out_o1[30]_i_14__8/O
    SLICE_X8Y140         net (fo=1, unset)            0.170     6.930    x6_mul/u5/n_44_out_o1[30]_i_14__8
    SLICE_X8Y140         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     7.206    x6_mul/u5/out_o1_reg[30]_i_8__5/CO[3]
    SLICE_X8Y141         net (fo=1, unset)            0.000     7.206    x6_mul/u5/n_44_out_o1_reg[30]_i_8__5
    SLICE_X8Y141         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.308    x6_mul/u5/out_o1_reg[30]_i_9__5/O[0]
    SLICE_X9Y141         net (fo=3, unset)            0.259     7.567    x6_mul/u5/u4/exp_next_mi[8]
    SLICE_X9Y141         LUT6 (Prop_lut6_I0_O)        0.119     7.686    x6_mul/u5/out_o1[30]_i_6__14/O
    SLICE_X7Y140         net (fo=15, unset)           0.299     7.985    x6_mul/u5/n_44_out_o1[30]_i_6__14
    SLICE_X7Y140         LUT6 (Prop_lut6_I1_O)        0.043     8.028    x6_mul/u5/out_o1[0]_i_5__5/O
    SLICE_X7Y140         net (fo=10, unset)           0.261     8.289    x6_mul/u5/O30
    SLICE_X7Y140         LUT3 (Prop_lut3_I1_O)        0.043     8.332    x6_mul/u5/out_o1[21]_i_9__8/O
    SLICE_X10Y141        net (fo=28, unset)           0.473     8.805    x6_mul/u4/u1/I8
    SLICE_X10Y141        LUT6 (Prop_lut6_I1_O)        0.043     8.848    x6_mul/u4/u1/out_o1[28]_i_13__5/O
    SLICE_X13Y141        net (fo=5, unset)            0.407     9.255    x6_mul/u5/I5
    SLICE_X13Y141        LUT6 (Prop_lut6_I1_O)        0.043     9.298    x6_mul/u5/out_o1[24]_i_2__5/O
    SLICE_X11Y139        net (fo=30, unset)           0.373     9.671    x6_mul/u5/O26
    SLICE_X11Y139        LUT6 (Prop_lut6_I2_O)        0.043     9.714    x6_mul/u5/out_o1[6]_i_2__5/O
    SLICE_X14Y141        net (fo=1, unset)            0.631    10.345    x6_mul/u5/n_44_out_o1[6]_i_2__5
    SLICE_X14Y141        LUT6 (Prop_lut6_I5_O)        0.043    10.388    x6_mul/u5/out_o1[6]_i_1__14/O
    SLICE_X14Y141        net (fo=1, routed)           0.000    10.388    x6_mul/n_67_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X14Y141        net (fo=4299, unset)         1.206    10.273    x6_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.488    
                         clock uncertainty           -0.035    10.452    
    SLICE_X14Y141        FDRE (Setup_fdre_C_D)        0.064    10.516    x6_mul/out_o1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 1.919ns (30.872%)  route 4.297ns (69.128%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X45Y187        net (fo=12, unset)           0.183     9.496    x2_mul/u5/fract_out_pl1[0]
    SLICE_X45Y187        LUT5 (Prop_lut5_I1_O)        0.120     9.616    x2_mul/u5/out_o1[21]_i_4__10/O
    SLICE_X47Y187        net (fo=21, unset)           0.483    10.099    x2_mul/u5/n_44_out_o1[21]_i_4__10
    SLICE_X47Y187        LUT6 (Prop_lut6_I1_O)        0.043    10.142    x2_mul/u5/out_o1[21]_i_2__1/O
    SLICE_X47Y187        net (fo=1, routed)           0.000    10.142    x2_mul/n_47_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X47Y187        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X47Y187        FDRE (Setup_fdre_C_D)        0.033    10.270    x2_mul/out_o1_reg[21]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.301ns (20.940%)  route 4.912ns (79.060%))
  Logic Levels:           14  (CARRY4=2 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.043    x2_mul/u5/out_o1_reg[30]_i_8__1/O[2]
    SLICE_X45Y181        net (fo=3, unset)            0.292     7.335    x2_mul/u5/n_49_out_o1_reg[30]_i_8__1
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.118     7.453    x2_mul/u5/out_o1[0]_i_11__9/O
    SLICE_X45Y182        net (fo=2, unset)            0.307     7.760    x2_mul/u5/n_44_out_o1[0]_i_11__9
    SLICE_X45Y182        LUT6 (Prop_lut6_I0_O)        0.043     7.803    x2_mul/u5/out_o1[0]_i_5__1/O
    SLICE_X44Y188        net (fo=10, unset)           0.496     8.299    x2_mul/u4/u1/I10
    SLICE_X44Y188        LUT5 (Prop_lut5_I3_O)        0.043     8.342    x2_mul/u4/u1/out_o1[28]_i_22__1/O
    SLICE_X45Y186        net (fo=1, unset)            0.320     8.662    x2_mul/u4/u1/n_44_out_o1[28]_i_22__1
    SLICE_X45Y186        LUT6 (Prop_lut6_I4_O)        0.043     8.705    x2_mul/u4/u1/out_o1[28]_i_13__1/O
    SLICE_X45Y185        net (fo=5, unset)            0.473     9.178    x2_mul/u5/I5
    SLICE_X45Y185        LUT6 (Prop_lut6_I1_O)        0.043     9.221    x2_mul/u5/out_o1[24]_i_2__1/O
    SLICE_X48Y187        net (fo=30, unset)           0.480     9.701    x2_mul/u0/I3
    SLICE_X48Y187        LUT4 (Prop_lut4_I3_O)        0.050     9.751    x2_mul/u0/out_o1[30]_i_5__1/O
    SLICE_X49Y187        net (fo=5, unset)            0.261    10.012    x2_mul/u5/I26
    SLICE_X49Y187        LUT4 (Prop_lut4_I3_O)        0.127    10.139    x2_mul/u5/out_o1[30]_i_1__1/O
    SLICE_X49Y187        net (fo=1, routed)           0.000    10.139    x2_mul/n_87_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X49Y187        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X49Y187        FDSE (Setup_fdse_C_D)        0.032    10.269    x2_mul/out_o1_reg[30]
  -------------------------------------------------------------------
                         required time                         10.269    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.301ns (20.947%)  route 4.910ns (79.053%))
  Logic Levels:           14  (CARRY4=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.558ns = ( 10.058 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.043    x2_mul/u5/out_o1_reg[30]_i_8__1/O[2]
    SLICE_X45Y181        net (fo=3, unset)            0.292     7.335    x2_mul/u5/n_49_out_o1_reg[30]_i_8__1
    SLICE_X45Y181        LUT6 (Prop_lut6_I0_O)        0.118     7.453    x2_mul/u5/out_o1[0]_i_11__9/O
    SLICE_X45Y182        net (fo=2, unset)            0.307     7.760    x2_mul/u5/n_44_out_o1[0]_i_11__9
    SLICE_X45Y182        LUT6 (Prop_lut6_I0_O)        0.043     7.803    x2_mul/u5/out_o1[0]_i_5__1/O
    SLICE_X44Y188        net (fo=10, unset)           0.496     8.299    x2_mul/u4/u1/I10
    SLICE_X44Y188        LUT5 (Prop_lut5_I3_O)        0.043     8.342    x2_mul/u4/u1/out_o1[28]_i_22__1/O
    SLICE_X45Y186        net (fo=1, unset)            0.320     8.662    x2_mul/u4/u1/n_44_out_o1[28]_i_22__1
    SLICE_X45Y186        LUT6 (Prop_lut6_I4_O)        0.043     8.705    x2_mul/u4/u1/out_o1[28]_i_13__1/O
    SLICE_X45Y185        net (fo=5, unset)            0.473     9.178    x2_mul/u5/I5
    SLICE_X45Y185        LUT6 (Prop_lut6_I1_O)        0.043     9.221    x2_mul/u5/out_o1[24]_i_2__1/O
    SLICE_X48Y187        net (fo=30, unset)           0.480     9.701    x2_mul/u0/I3
    SLICE_X48Y187        LUT4 (Prop_lut4_I3_O)        0.050     9.751    x2_mul/u0/out_o1[30]_i_5__1/O
    SLICE_X49Y187        net (fo=5, unset)            0.259    10.010    x2_mul/u5/I26
    SLICE_X49Y187        LUT5 (Prop_lut5_I4_O)        0.127    10.137    x2_mul/u5/out_o1[25]_i_1__1/O
    SLICE_X49Y187        net (fo=1, routed)           0.000    10.137    x2_mul/n_83_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X49Y187        net (fo=4299, unset)         0.991    10.058    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X49Y187        FDSE (Setup_fdse_C_D)        0.031    10.268    x2_mul/out_o1_reg[25]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 a5_add/fract_out_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a5_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 1.695ns (27.116%)  route 4.556ns (72.884%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.622ns = ( 10.122 - 6.500 ) 
    Source Clock Delay      (SCD):    3.952ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X30Y152        net (fo=4299, unset)         1.170     3.952    a5_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y152        FDRE (Prop_fdre_C_Q)         0.216     4.168    a5_add/fract_out_q_reg[11]/Q
    SLICE_X29Y152        net (fo=8, unset)            0.413     4.581    a5_add/u4/u7/Q[11]
    SLICE_X29Y152        LUT5 (Prop_lut5_I1_O)        0.043     4.624    a5_add/u4/u7/shift_out_reg[47]_i_50__4/O
    SLICE_X29Y152        net (fo=1, unset)            0.390     5.014    a5_add/u4/u7/n_44_shift_out_reg[47]_i_50__4
    SLICE_X29Y152        LUT5 (Prop_lut5_I0_O)        0.043     5.057    a5_add/u4/u7/shift_out_reg[47]_i_44__4/O
    SLICE_X29Y152        net (fo=1, unset)            0.085     5.142    a5_add/u4/u7/n_44_shift_out_reg[47]_i_44__4
    SLICE_X29Y152        LUT6 (Prop_lut6_I5_O)        0.043     5.185    a5_add/u4/u7/shift_out_reg[47]_i_40__4/O
    SLICE_X26Y152        net (fo=1, unset)            0.270     5.455    a5_add/u4/u7/n_44_shift_out_reg[47]_i_40__4
    SLICE_X26Y152        LUT6 (Prop_lut6_I1_O)        0.043     5.498    a5_add/u4/u7/shift_out_reg[47]_i_25__10/O
    SLICE_X25Y152        net (fo=9, unset)            0.310     5.808    a5_add/n_73_u4
    SLICE_X25Y152        LUT5 (Prop_lut5_I0_O)        0.043     5.851    a5_add/out_o1[26]_i_18__4/O
    SLICE_X24Y152        net (fo=3, unset)            0.188     6.039    a5_add/n_44_out_o1[26]_i_18__4
    SLICE_X24Y152        LUT3 (Prop_lut3_I1_O)        0.043     6.082    a5_add/out_o1[26]_i_12__4/O
    SLICE_X24Y153        net (fo=1, unset)            0.175     6.257    a5_add/n_44_out_o1[26]_i_12__4
    SLICE_X24Y153        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.441    a5_add/out_o1_reg[26]_i_7__4/CO[3]
    SLICE_X24Y154        net (fo=1, unset)            0.000     6.441    a5_add/n_44_out_o1_reg[26]_i_7__4
    SLICE_X24Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.594    a5_add/out_o1_reg[30]_i_7__4/O[1]
    SLICE_X23Y154        net (fo=2, unset)            0.290     6.884    a5_add/u4/u7/I10[1]
    SLICE_X23Y154        LUT6 (Prop_lut6_I0_O)        0.119     7.003    a5_add/u4/u7/out_o1[21]_i_15__12/O
    SLICE_X23Y155        net (fo=1, unset)            0.285     7.288    a5_add/u4/u7/n_44_out_o1[21]_i_15__12
    SLICE_X23Y155        LUT5 (Prop_lut5_I4_O)        0.043     7.331    a5_add/u4/u7/out_o1[21]_i_6__15/O
    SLICE_X24Y156        net (fo=4, unset)            0.427     7.758    a5_add/n_56_u4
    SLICE_X24Y156        LUT4 (Prop_lut4_I0_O)        0.043     7.801    a5_add/out_o1[0]_i_9__3/O
    SLICE_X25Y154        net (fo=37, unset)           0.400     8.201    a5_add/u4/u7/I13
    SLICE_X25Y154        LUT4 (Prop_lut4_I2_O)        0.051     8.252    a5_add/u4/u7/out_o1[0]_i_13__3/O
    SLICE_X25Y154        net (fo=1, routed)           0.000     8.252    a5_add/u4/u7/n_44_out_o1[0]_i_13__3
    SLICE_X25Y154        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     8.479    a5_add/u4/u7/out_o1_reg[0]_i_10__3/CO[3]
    SLICE_X25Y155        net (fo=1, unset)            0.000     8.479    a5_add/u4/u7/n_44_out_o1_reg[0]_i_10__3
    SLICE_X25Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.632    a5_add/u4/u7/out_o1_reg[7]_i_3__13/O[1]
    SLICE_X27Y155        net (fo=1, unset)            0.240     8.872    a5_add/u4/u7/fract_out_pl1[5]
    SLICE_X27Y155        LUT6 (Prop_lut6_I5_O)        0.119     8.991    a5_add/u4/u7/out_o1[5]_i_2__15/O
    SLICE_X27Y157        net (fo=2, unset)            0.434     9.425    a5_add/u4/u7/n_44_out_o1[5]_i_2__15
    SLICE_X27Y157        LUT4 (Prop_lut4_I0_O)        0.043     9.468    a5_add/u4/u7/out_o1[31]_i_6__4/O
    SLICE_X26Y158        net (fo=1, unset)            0.507     9.975    a5_add/u4/u7/n_44_out_o1[31]_i_6__4
    SLICE_X26Y158        LUT6 (Prop_lut6_I1_O)        0.043    10.018    a5_add/u4/u7/out_o1[31]_i_3__4/O
    SLICE_X26Y158        net (fo=1, unset)            0.142    10.160    a5_add/u1/I3
    SLICE_X26Y158        LUT6 (Prop_lut6_I3_O)        0.043    10.203    a5_add/u1/out_o1[31]_i_1__4/O
    SLICE_X26Y158        net (fo=1, routed)           0.000    10.203    a5_add/n_102_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X26Y158        net (fo=4299, unset)         1.055    10.122    a5_add/clock_IBUF_BUFG
                         clock pessimism              0.214    10.337    
                         clock uncertainty           -0.035    10.301    
    SLICE_X26Y158        FDRE (Setup_fdre_C_D)        0.033    10.334    a5_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.334    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 x0_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x0_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.238ns  (logic 1.972ns (31.613%)  route 4.266ns (68.387%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 10.319 - 6.500 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X0Y43          net (fo=4299, unset)         1.378     4.160    x0_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.324     4.484    x0_mul/u5/prod_reg__0/u5/prod_reg/P[3]
    SLICE_X11Y106        net (fo=13, unset)           0.590     5.074    x0_mul/u5/fract_denorm[20]
    SLICE_X11Y106        LUT5 (Prop_lut5_I0_O)        0.043     5.117    x0_mul/u5/shift_out_reg[0]_i_16/O
    SLICE_X11Y107        net (fo=1, unset)            0.409     5.526    x0_mul/u5/n_44_shift_out_reg[0]_i_16
    SLICE_X11Y107        LUT6 (Prop_lut6_I0_O)        0.043     5.569    x0_mul/u5/shift_out_reg[0]_i_11/O
    SLICE_X11Y109        net (fo=1, unset)            0.251     5.820    x0_mul/u5/n_44_shift_out_reg[0]_i_11
    SLICE_X11Y109        LUT6 (Prop_lut6_I3_O)        0.043     5.863    x0_mul/u5/shift_out_reg[0]_i_6/O
    SLICE_X10Y109        net (fo=4, unset)            0.268     6.131    x0_mul/u5/n_44_shift_out_reg[0]_i_6
    SLICE_X10Y109        LUT5 (Prop_lut5_I0_O)        0.043     6.174    x0_mul/u5/out_o1[30]_i_27/O
    SLICE_X8Y109         net (fo=2, unset)            0.271     6.445    x0_mul/u5/n_44_out_o1[30]_i_27
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.043     6.488    x0_mul/u5/out_o1[29]_i_14/O
    SLICE_X8Y109         net (fo=3, unset)            0.089     6.577    x0_mul/u5/n_44_out_o1[29]_i_14
    SLICE_X8Y109         LUT3 (Prop_lut3_I0_O)        0.043     6.620    x0_mul/u5/out_o1[29]_i_8/O
    SLICE_X8Y110         net (fo=1, unset)            0.245     6.865    x0_mul/u5/n_44_out_o1[29]_i_8
    SLICE_X8Y110         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     7.052    x0_mul/u5/out_o1_reg[29]_i_7/CO[3]
    SLICE_X8Y111         net (fo=1, unset)            0.000     7.052    x0_mul/u5/n_44_out_o1_reg[29]_i_7
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.204    x0_mul/u5/out_o1_reg[30]_i_8/O[1]
    SLICE_X8Y113         net (fo=3, unset)            0.245     7.449    x0_mul/u5/n_50_out_o1_reg[30]_i_8
    SLICE_X8Y113         LUT5 (Prop_lut5_I0_O)        0.121     7.570    x0_mul/u5/out_o1[21]_i_14__0/O
    SLICE_X7Y114         net (fo=1, unset)            0.416     7.986    x0_mul/u5/n_44_out_o1[21]_i_14__0
    SLICE_X7Y114         LUT6 (Prop_lut6_I1_O)        0.043     8.029    x0_mul/u5/out_o1[21]_i_12__0/O
    SLICE_X6Y114         net (fo=3, unset)            0.186     8.215    x0_mul/u5/n_44_out_o1[21]_i_12__0
    SLICE_X6Y114         LUT6 (Prop_lut6_I4_O)        0.043     8.258    x0_mul/u5/out_o1[21]_i_10__8/O
    SLICE_X5Y114         net (fo=48, unset)           0.165     8.423    x0_mul/u5/O1
    SLICE_X5Y114         LUT6 (Prop_lut6_I0_O)        0.043     8.466    x0_mul/u5/out_o1[0]_i_3__0/O
    SLICE_X4Y112         net (fo=12, unset)           0.289     8.755    x0_mul/u5/O27
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.043     8.798    x0_mul/u5/out_o1[0]_i_10/O
    SLICE_X4Y112         net (fo=1, routed)           0.000     8.798    x0_mul/u5/n_44_out_o1[0]_i_10
    SLICE_X4Y112         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     9.049    x0_mul/u5/out_o1_reg[0]_i_4/CO[3]
    SLICE_X4Y113         net (fo=1, unset)            0.000     9.049    x0_mul/u5/n_44_out_o1_reg[0]_i_4
    SLICE_X4Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.098    x0_mul/u5/out_o1_reg[7]_i_3/CO[3]
    SLICE_X4Y114         net (fo=1, unset)            0.000     9.098    x0_mul/u5/n_44_out_o1_reg[7]_i_3
    SLICE_X4Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.147    x0_mul/u5/out_o1_reg[11]_i_3/CO[3]
    SLICE_X4Y115         net (fo=1, unset)            0.000     9.147    x0_mul/u4/u1/I13[0]
    SLICE_X4Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.196    x0_mul/u4/u1/out_o1_reg[15]_i_3/CO[3]
    SLICE_X4Y116         net (fo=1, unset)            0.000     9.196    x0_mul/u5/CO[0]
    SLICE_X4Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.245    x0_mul/u5/out_o1_reg[19]_i_3/CO[3]
    SLICE_X4Y117         net (fo=1, unset)            0.000     9.245    x0_mul/u5/n_44_out_o1_reg[19]_i_3
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.352    x0_mul/u5/out_o1_reg[28]_i_4/O[2]
    SLICE_X2Y117         net (fo=1, unset)            0.262     9.614    x0_mul/u5/u4/fract_out_pl1[22]
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.118     9.732    x0_mul/u5/out_o1[22]_i_10/O
    SLICE_X3Y118         net (fo=1, unset)            0.259     9.991    x0_mul/u5/n_44_out_o1[22]_i_10
    SLICE_X3Y118         LUT6 (Prop_lut6_I5_O)        0.043    10.034    x0_mul/u5/out_o1[22]_i_2/O
    SLICE_X3Y120         net (fo=1, unset)            0.321    10.355    x0_mul/u5/n_44_out_o1[22]_i_2
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.043    10.398    x0_mul/u5/out_o1[22]_i_1/O
    SLICE_X3Y120         net (fo=1, routed)           0.000    10.398    x0_mul/n_78_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X3Y120         net (fo=4299, unset)         1.252    10.319    x0_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.534    
                         clock uncertainty           -0.035    10.498    
    SLICE_X3Y120         FDRE (Setup_fdre_C_D)        0.033    10.531    x0_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 x2_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x2_mul/out_o1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.919ns (30.912%)  route 4.289ns (69.088%))
  Logic Levels:           20  (CARRY4=8 LUT1=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 10.056 - 6.500 ) 
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y71          net (fo=4299, unset)         1.144     3.926    x2_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y71          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     4.250    x2_mul/u5/prod_reg__0/u5/prod_reg/P[7]
    SLICE_X43Y177        net (fo=14, unset)           0.746     4.996    x2_mul/u5/fract_denorm[24]
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.039    x2_mul/u5/shift_out_reg[0]_i_33__1/O
    SLICE_X43Y177        net (fo=1, unset)            0.333     5.372    x2_mul/u5/n_44_shift_out_reg[0]_i_33__1
    SLICE_X43Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.415    x2_mul/u5/shift_out_reg[0]_i_26__1/O
    SLICE_X43Y178        net (fo=1, unset)            0.239     5.654    x2_mul/u5/n_44_shift_out_reg[0]_i_26__1
    SLICE_X43Y178        LUT6 (Prop_lut6_I3_O)        0.043     5.697    x2_mul/u5/shift_out_reg[0]_i_14__1/O
    SLICE_X44Y180        net (fo=4, unset)            0.430     6.127    x2_mul/u5/n_44_shift_out_reg[0]_i_14__1
    SLICE_X44Y180        LUT4 (Prop_lut4_I0_O)        0.043     6.170    x2_mul/u5/shift_out_reg[0]_i_7__1/O
    SLICE_X43Y180        net (fo=3, unset)            0.535     6.705    x2_mul/u5/n_44_shift_out_reg[0]_i_7__1
    SLICE_X43Y180        LUT5 (Prop_lut5_I1_O)        0.043     6.748    x2_mul/u5/out_o1[29]_i_11__1/O
    SLICE_X43Y180        net (fo=1, routed)           0.000     6.748    x2_mul/u5/n_44_out_o1[29]_i_11__1
    SLICE_X43Y180        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     6.936    x2_mul/u5/out_o1_reg[29]_i_7__1/CO[3]
    SLICE_X43Y181        net (fo=1, unset)            0.000     6.936    x2_mul/u5/n_44_out_o1_reg[29]_i_7__1
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     7.089    x2_mul/u5/out_o1_reg[30]_i_8__1/O[1]
    SLICE_X42Y181        net (fo=3, unset)            0.265     7.354    x2_mul/u5/n_50_out_o1_reg[30]_i_8__1
    SLICE_X42Y181        LUT5 (Prop_lut5_I0_O)        0.119     7.473    x2_mul/u5/out_o1[21]_i_14__2/O
    SLICE_X42Y183        net (fo=1, unset)            0.293     7.766    x2_mul/u5/n_44_out_o1[21]_i_14__2
    SLICE_X42Y183        LUT6 (Prop_lut6_I1_O)        0.043     7.809    x2_mul/u5/out_o1[21]_i_12__2/O
    SLICE_X44Y181        net (fo=3, unset)            0.366     8.175    x2_mul/u5/n_44_out_o1[21]_i_12__2
    SLICE_X44Y181        LUT6 (Prop_lut6_I4_O)        0.043     8.218    x2_mul/u5/out_o1[21]_i_10__10/O
    SLICE_X45Y183        net (fo=48, unset)           0.253     8.471    x2_mul/u5/O1
    SLICE_X45Y183        LUT6 (Prop_lut6_I0_O)        0.043     8.514    x2_mul/u5/out_o1[0]_i_3__2/O
    SLICE_X44Y182        net (fo=12, unset)           0.171     8.685    x2_mul/u5/O27
    SLICE_X44Y182        LUT1 (Prop_lut1_I0_O)        0.043     8.728    x2_mul/u5/out_o1[0]_i_10__1/O
    SLICE_X44Y182        net (fo=1, routed)           0.000     8.728    x2_mul/u5/n_44_out_o1[0]_i_10__1
    SLICE_X44Y182        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.966    x2_mul/u5/out_o1_reg[0]_i_4__1/CO[3]
    SLICE_X44Y183        net (fo=1, unset)            0.000     8.966    x2_mul/u5/n_44_out_o1_reg[0]_i_4__1
    SLICE_X44Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.016    x2_mul/u5/out_o1_reg[7]_i_3__1/CO[3]
    SLICE_X44Y184        net (fo=1, unset)            0.000     9.016    x2_mul/u5/n_44_out_o1_reg[7]_i_3__1
    SLICE_X44Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.066    x2_mul/u5/out_o1_reg[11]_i_3__1/CO[3]
    SLICE_X44Y185        net (fo=1, unset)            0.000     9.066    x2_mul/u4/u1/I13[0]
    SLICE_X44Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.116    x2_mul/u4/u1/out_o1_reg[15]_i_3__1/CO[3]
    SLICE_X44Y186        net (fo=1, unset)            0.000     9.116    x2_mul/u5/CO[0]
    SLICE_X44Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.166    x2_mul/u5/out_o1_reg[19]_i_3__1/CO[3]
    SLICE_X44Y187        net (fo=1, unset)            0.000     9.166    x2_mul/u5/n_44_out_o1_reg[19]_i_3__1
    SLICE_X44Y187        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.313    x2_mul/u5/out_o1_reg[28]_i_4__1/O[3]
    SLICE_X46Y186        net (fo=12, unset)           0.178     9.491    x2_mul/u5/fract_out_pl1[0]
    SLICE_X46Y186        LUT6 (Prop_lut6_I0_O)        0.120     9.611    x2_mul/u5/out_o1[21]_i_3__1/O
    SLICE_X47Y184        net (fo=21, unset)           0.480    10.091    x2_mul/u5/n_44_out_o1[21]_i_3__1
    SLICE_X47Y184        LUT6 (Prop_lut6_I0_O)        0.043    10.134    x2_mul/u5/out_o1[5]_i_1__10/O
    SLICE_X47Y184        net (fo=1, routed)           0.000    10.134    x2_mul/n_62_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X47Y184        net (fo=4299, unset)         0.989    10.056    x2_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.271    
                         clock uncertainty           -0.035    10.235    
    SLICE_X47Y184        FDRE (Setup_fdre_C_D)        0.033    10.268    x2_mul/out_o1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x9_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.052ns (32.964%)  route 4.173ns (67.036%))
  Logic Levels:           21  (CARRY4=8 LUT1=1 LUT2=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 10.118 - 6.500 ) 
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X0Y67          net (fo=4299, unset)         1.219     4.001    x9_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y67          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.324     4.325    x9_mul/u5/prod_reg__0/u5/prod_reg/P[14]
    SLICE_X11Y168        net (fo=14, unset)           0.508     4.833    x9_mul/u5/fract_denorm[31]
    SLICE_X11Y168        LUT2 (Prop_lut2_I0_O)        0.050     4.883    x9_mul/u5/shift_out_reg[19]_i_7__8/O
    SLICE_X8Y170         net (fo=2, unset)            0.399     5.282    x9_mul/u5/n_44_shift_out_reg[19]_i_7__8
    SLICE_X8Y170         LUT6 (Prop_lut6_I3_O)        0.126     5.408    x9_mul/u5/shift_out_reg[0]_i_25__8/O
    SLICE_X9Y169         net (fo=1, unset)            0.209     5.617    x9_mul/u5/n_44_shift_out_reg[0]_i_25__8
    SLICE_X9Y169         LUT6 (Prop_lut6_I2_O)        0.043     5.660    x9_mul/u5/shift_out_reg[0]_i_14__8/O
    SLICE_X9Y170         net (fo=4, unset)            0.238     5.898    x9_mul/u5/n_44_shift_out_reg[0]_i_14__8
    SLICE_X9Y170         LUT6 (Prop_lut6_I0_O)        0.043     5.941    x9_mul/u5/out_o1[30]_i_24__8/O
    SLICE_X10Y172        net (fo=3, unset)            0.328     6.269    x9_mul/u5/n_44_out_o1[30]_i_24__8
    SLICE_X10Y172        LUT2 (Prop_lut2_I0_O)        0.043     6.312    x9_mul/u5/out_o1[29]_i_14__8/O
    SLICE_X10Y172        net (fo=3, unset)            0.187     6.499    x9_mul/u5/n_44_out_o1[29]_i_14__8
    SLICE_X10Y172        LUT3 (Prop_lut3_I0_O)        0.043     6.542    x9_mul/u5/out_o1[29]_i_8__8/O
    SLICE_X10Y169        net (fo=1, unset)            0.260     6.802    x9_mul/u5/n_44_out_o1[29]_i_8__8
    SLICE_X10Y169        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.989    x9_mul/u5/out_o1_reg[29]_i_7__8/CO[3]
    SLICE_X10Y170        net (fo=1, unset)            0.000     6.989    x9_mul/u5/n_44_out_o1_reg[29]_i_7__8
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.141    x9_mul/u5/out_o1_reg[30]_i_8__8/O[1]
    SLICE_X10Y173        net (fo=3, unset)            0.256     7.397    x9_mul/u5/n_50_out_o1_reg[30]_i_8__8
    SLICE_X10Y173        LUT5 (Prop_lut5_I0_O)        0.121     7.518    x9_mul/u5/out_o1[21]_i_14__15/O
    SLICE_X11Y174        net (fo=1, unset)            0.296     7.814    x9_mul/u5/n_44_out_o1[21]_i_14__15
    SLICE_X11Y174        LUT6 (Prop_lut6_I1_O)        0.043     7.857    x9_mul/u5/out_o1[21]_i_12__15/O
    SLICE_X9Y173         net (fo=3, unset)            0.254     8.111    x9_mul/u5/n_44_out_o1[21]_i_12__15
    SLICE_X9Y173         LUT6 (Prop_lut6_I4_O)        0.043     8.154    x9_mul/u5/out_o1[21]_i_10__17/O
    SLICE_X12Y169        net (fo=48, unset)           0.299     8.453    x9_mul/u5/O1
    SLICE_X12Y169        LUT6 (Prop_lut6_I0_O)        0.043     8.496    x9_mul/u5/out_o1[0]_i_3__9/O
    SLICE_X12Y170        net (fo=12, unset)           0.172     8.668    x9_mul/u5/O27
    SLICE_X12Y170        LUT1 (Prop_lut1_I0_O)        0.043     8.711    x9_mul/u5/out_o1[0]_i_10__8/O
    SLICE_X12Y170        net (fo=1, routed)           0.000     8.711    x9_mul/u5/n_44_out_o1[0]_i_10__8
    SLICE_X12Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     8.949    x9_mul/u5/out_o1_reg[0]_i_4__8/CO[3]
    SLICE_X12Y171        net (fo=1, unset)            0.000     8.949    x9_mul/u5/n_44_out_o1_reg[0]_i_4__8
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     8.999    x9_mul/u5/out_o1_reg[7]_i_3__15/CO[3]
    SLICE_X12Y172        net (fo=1, unset)            0.000     8.999    x9_mul/u5/n_44_out_o1_reg[7]_i_3__15
    SLICE_X12Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.049    x9_mul/u5/out_o1_reg[11]_i_3__15/CO[3]
    SLICE_X12Y173        net (fo=1, unset)            0.000     9.049    x9_mul/u4/u1/I13[0]
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.099    x9_mul/u4/u1/out_o1_reg[15]_i_3__8/CO[3]
    SLICE_X12Y174        net (fo=1, unset)            0.000     9.099    x9_mul/u5/CO[0]
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.149    x9_mul/u5/out_o1_reg[19]_i_3__15/CO[3]
    SLICE_X12Y175        net (fo=1, unset)            0.007     9.156    x9_mul/u5/n_44_out_o1_reg[19]_i_3__15
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.303    x9_mul/u5/out_o1_reg[28]_i_4__8/O[3]
    SLICE_X13Y175        net (fo=12, unset)           0.261     9.564    x9_mul/u5/fract_out_pl1[0]
    SLICE_X13Y175        LUT6 (Prop_lut6_I3_O)        0.120     9.684    x9_mul/u5/out_o1[22]_i_3__8/O
    SLICE_X14Y177        net (fo=23, unset)           0.499    10.183    x9_mul/u5/n_44_out_o1[22]_i_3__8
    SLICE_X14Y177        LUT6 (Prop_lut6_I1_O)        0.043    10.226    x9_mul/u5/out_o1[22]_i_1__15/O
    SLICE_X14Y177        net (fo=1, routed)           0.000    10.226    x9_mul/n_88_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X14Y177        net (fo=4299, unset)         1.051    10.118    x9_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.333    
                         clock uncertainty           -0.035    10.297    
    SLICE_X14Y177        FDRE (Setup_fdre_C_D)        0.064    10.361    x9_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.361    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 a0_add/fract_out_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            a0_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.946ns (31.012%)  route 4.329ns (68.988%))
  Logic Levels:           23  (CARRY4=8 LUT1=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 10.265 - 6.500 ) 
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X11Y122        net (fo=4299, unset)         1.314     4.096    a0_add/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.216     4.312    a0_add/fract_out_q_reg[10]/Q
    SLICE_X11Y123        net (fo=8, unset)            0.408     4.720    a0_add/u4/u7/Q[10]
    SLICE_X11Y123        LUT5 (Prop_lut5_I0_O)        0.043     4.763    a0_add/u4/u7/shift_out_reg[47]_i_50/O
    SLICE_X11Y122        net (fo=1, unset)            0.289     5.052    a0_add/u4/u7/n_44_shift_out_reg[47]_i_50
    SLICE_X11Y122        LUT5 (Prop_lut5_I0_O)        0.043     5.095    a0_add/u4/u7/shift_out_reg[47]_i_44/O
    SLICE_X12Y124        net (fo=1, unset)            0.276     5.371    a0_add/u4/u7/n_44_shift_out_reg[47]_i_44
    SLICE_X12Y124        LUT6 (Prop_lut6_I5_O)        0.043     5.414    a0_add/u4/u7/shift_out_reg[47]_i_39/O
    SLICE_X12Y122        net (fo=1, unset)            0.277     5.691    a0_add/u4/u7/n_44_shift_out_reg[47]_i_39
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.043     5.734    a0_add/u4/u7/shift_out_reg[47]_i_25__13/O
    SLICE_X14Y122        net (fo=10, unset)           0.261     5.995    a0_add/n_44_u4
    SLICE_X14Y122        LUT5 (Prop_lut5_I2_O)        0.043     6.038    a0_add/out_o1[26]_i_18/O
    SLICE_X15Y122        net (fo=2, unset)            0.307     6.345    a0_add/n_44_out_o1[26]_i_18
    SLICE_X15Y122        LUT6 (Prop_lut6_I1_O)        0.043     6.388    a0_add/out_o1[26]_i_14/O
    SLICE_X15Y122        net (fo=1, routed)           0.000     6.388    a0_add/n_44_out_o1[26]_i_14
    SLICE_X15Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.575    a0_add/out_o1_reg[26]_i_7/CO[3]
    SLICE_X15Y123        net (fo=1, unset)            0.000     6.575    a0_add/n_44_out_o1_reg[26]_i_7
    SLICE_X15Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.728    a0_add/out_o1_reg[30]_i_7/O[1]
    SLICE_X16Y121        net (fo=2, unset)            0.338     7.066    a0_add/u4/u7/I10[1]
    SLICE_X16Y121        LUT6 (Prop_lut6_I0_O)        0.119     7.185    a0_add/u4/u7/out_o1[21]_i_15__2/O
    SLICE_X17Y121        net (fo=1, unset)            0.230     7.415    a0_add/u4/u7/n_44_out_o1[21]_i_15__2
    SLICE_X17Y121        LUT5 (Prop_lut5_I4_O)        0.043     7.458    a0_add/u4/u7/out_o1[21]_i_6__11/O
    SLICE_X18Y121        net (fo=4, unset)            0.300     7.758    a0_add/n_57_u4
    SLICE_X18Y121        LUT4 (Prop_lut4_I0_O)        0.043     7.801    a0_add/out_o1[0]_i_9/O
    SLICE_X18Y121        net (fo=37, unset)           0.093     7.894    a0_add/u4/u7/I13
    SLICE_X18Y121        LUT4 (Prop_lut4_I2_O)        0.043     7.937    a0_add/u4/u7/out_o1[31]_i_15/O
    SLICE_X19Y120        net (fo=2, unset)            0.286     8.223    a0_add/u4/u7/n_44_out_o1[31]_i_15
    SLICE_X19Y120        LUT1 (Prop_lut1_I0_O)        0.043     8.266    a0_add/u4/u7/out_o1[0]_i_17/O
    SLICE_X19Y120        net (fo=1, routed)           0.000     8.266    a0_add/u4/u7/n_44_out_o1[0]_i_17
    SLICE_X19Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.517    a0_add/u4/u7/out_o1_reg[0]_i_10/CO[3]
    SLICE_X19Y121        net (fo=1, unset)            0.000     8.517    a0_add/u4/u7/n_44_out_o1_reg[0]_i_10
    SLICE_X19Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.566    a0_add/u4/u7/out_o1_reg[7]_i_3__2/CO[3]
    SLICE_X19Y122        net (fo=1, unset)            0.000     8.566    a0_add/u4/u7/n_44_out_o1_reg[7]_i_3__2
    SLICE_X19Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.615    a0_add/u4/u7/out_o1_reg[11]_i_3__2/CO[3]
    SLICE_X19Y123        net (fo=1, unset)            0.000     8.615    a0_add/u4/u7/n_44_out_o1_reg[11]_i_3__2
    SLICE_X19Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.664    a0_add/u4/u7/out_o1_reg[19]_i_3__2/CO[3]
    SLICE_X19Y124        net (fo=1, unset)            0.000     8.664    a0_add/u4/u7/n_44_out_o1_reg[19]_i_3__2
    SLICE_X19Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.713    a0_add/u4/u7/out_o1_reg[19]_i_2/CO[3]
    SLICE_X19Y125        net (fo=1, unset)            0.007     8.720    a0_add/u4/u7/n_44_out_o1_reg[19]_i_2
    SLICE_X19Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     8.865    a0_add/u4/u7/out_o1_reg[21]_i_5/O[3]
    SLICE_X20Y123        net (fo=12, unset)           0.276     9.141    a0_add/u4/u7/fract_out_pl1[23]
    SLICE_X20Y123        LUT5 (Prop_lut5_I3_O)        0.120     9.261    a0_add/u4/u7/out_o1[29]_i_1__10/O
    SLICE_X20Y123        net (fo=3, unset)            0.432     9.693    a0_add/u4/u7/O5
    SLICE_X20Y123        LUT6 (Prop_lut6_I1_O)        0.043     9.736    a0_add/u4/u7/out_o1[31]_i_9/O
    SLICE_X21Y120        net (fo=1, unset)            0.327    10.063    a0_add/u4/u7/n_44_out_o1[31]_i_9
    SLICE_X21Y120        LUT6 (Prop_lut6_I5_O)        0.043    10.106    a0_add/u4/u7/out_o1[31]_i_3/O
    SLICE_X20Y120        net (fo=1, unset)            0.222    10.328    a0_add/u1/I2
    SLICE_X20Y120        LUT6 (Prop_lut6_I3_O)        0.043    10.371    a0_add/u1/out_o1[31]_i_1/O
    SLICE_X20Y120        net (fo=1, routed)           0.000    10.371    a0_add/n_102_u1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X20Y120        net (fo=4299, unset)         1.198    10.265    a0_add/clock_IBUF_BUFG
                         clock pessimism              0.214    10.480    
                         clock uncertainty           -0.035    10.444    
    SLICE_X20Y120        FDRE (Setup_fdre_C_D)        0.064    10.508    a0_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                         10.508    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 x4_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x4_mul/out_o1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.231ns  (logic 1.938ns (31.103%)  route 4.293ns (68.897%))
  Logic Levels:           20  (CARRY4=7 LUT1=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.748ns = ( 10.248 - 6.500 ) 
    Source Clock Delay      (SCD):    4.091ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y43          net (fo=4299, unset)         1.309     4.091    x4_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.324     4.415    x4_mul/u5/prod_reg__0/u5/prod_reg/P[3]
    SLICE_X47Y107        net (fo=13, unset)           0.680     5.095    x4_mul/u5/fract_denorm[20]
    SLICE_X47Y107        LUT5 (Prop_lut5_I0_O)        0.043     5.138    x4_mul/u5/shift_out_reg[0]_i_16__3/O
    SLICE_X47Y108        net (fo=1, unset)            0.409     5.547    x4_mul/u5/n_44_shift_out_reg[0]_i_16__3
    SLICE_X47Y108        LUT6 (Prop_lut6_I0_O)        0.043     5.590    x4_mul/u5/shift_out_reg[0]_i_11__3/O
    SLICE_X45Y109        net (fo=1, unset)            0.175     5.765    x4_mul/u5/n_44_shift_out_reg[0]_i_11__3
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.043     5.808    x4_mul/u5/shift_out_reg[0]_i_6__3/O
    SLICE_X44Y110        net (fo=4, unset)            0.246     6.054    x4_mul/u5/n_44_shift_out_reg[0]_i_6__3
    SLICE_X44Y110        LUT5 (Prop_lut5_I0_O)        0.043     6.097    x4_mul/u5/out_o1[30]_i_27__3/O
    SLICE_X44Y110        net (fo=2, unset)            0.267     6.364    x4_mul/u5/n_44_out_o1[30]_i_27__3
    SLICE_X44Y110        LUT5 (Prop_lut5_I4_O)        0.043     6.407    x4_mul/u5/out_o1[30]_i_22__3/O
    SLICE_X42Y113        net (fo=3, unset)            0.355     6.762    x4_mul/u5/n_44_out_o1[30]_i_22__3
    SLICE_X42Y113        LUT3 (Prop_lut3_I0_O)        0.043     6.805    x4_mul/u5/out_o1[30]_i_14__6/O
    SLICE_X41Y114        net (fo=1, unset)            0.179     6.984    x4_mul/u5/n_44_out_o1[30]_i_14__6
    SLICE_X41Y114        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     7.246    x4_mul/u5/out_o1_reg[30]_i_8__3/CO[3]
    SLICE_X41Y115        net (fo=1, unset)            0.000     7.246    x4_mul/u5/n_44_out_o1_reg[30]_i_8__3
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.350    x4_mul/u5/out_o1_reg[30]_i_9__3/O[0]
    SLICE_X40Y116        net (fo=3, unset)            0.171     7.521    x4_mul/u5/u4/exp_next_mi[8]
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.120     7.641    x4_mul/u5/out_o1[30]_i_6__12/O
    SLICE_X40Y116        net (fo=15, unset)           0.267     7.908    x4_mul/u5/n_44_out_o1[30]_i_6__12
    SLICE_X40Y116        LUT5 (Prop_lut5_I4_O)        0.043     7.951    x4_mul/u5/shift_out_reg[47]_i_31__6/O
    SLICE_X40Y117        net (fo=3, unset)            0.314     8.265    x4_mul/u5/n_44_shift_out_reg[47]_i_31__6
    SLICE_X40Y117        LUT6 (Prop_lut6_I3_O)        0.043     8.308    x4_mul/u5/out_o1[21]_i_10__12/O
    SLICE_X39Y118        net (fo=48, unset)           0.240     8.548    x4_mul/u5/O1
    SLICE_X39Y118        LUT6 (Prop_lut6_I0_O)        0.043     8.591    x4_mul/u5/out_o1[0]_i_3__4/O
    SLICE_X38Y118        net (fo=12, unset)           0.222     8.813    x4_mul/u5/O27
    SLICE_X38Y118        LUT1 (Prop_lut1_I0_O)        0.043     8.856    x4_mul/u5/out_o1[0]_i_10__3/O
    SLICE_X38Y118        net (fo=1, routed)           0.000     8.856    x4_mul/u5/n_44_out_o1[0]_i_10__3
    SLICE_X38Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     9.094    x4_mul/u5/out_o1_reg[0]_i_4__3/CO[3]
    SLICE_X38Y119        net (fo=1, unset)            0.000     9.094    x4_mul/u5/n_44_out_o1_reg[0]_i_4__3
    SLICE_X38Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.144    x4_mul/u5/out_o1_reg[7]_i_3__6/CO[3]
    SLICE_X38Y120        net (fo=1, unset)            0.000     9.144    x4_mul/u5/n_44_out_o1_reg[7]_i_3__6
    SLICE_X38Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.194    x4_mul/u5/out_o1_reg[11]_i_3__6/CO[3]
    SLICE_X38Y121        net (fo=1, unset)            0.000     9.194    x4_mul/u4/u1/I13[0]
    SLICE_X38Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.244    x4_mul/u4/u1/out_o1_reg[15]_i_3__3/CO[3]
    SLICE_X38Y122        net (fo=1, unset)            0.000     9.244    x4_mul/u5/CO[0]
    SLICE_X38Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     9.391    x4_mul/u5/out_o1_reg[19]_i_3__6/O[3]
    SLICE_X40Y122        net (fo=1, unset)            0.262     9.653    x4_mul/u5/u4/fract_out_pl1[19]
    SLICE_X40Y122        LUT6 (Prop_lut6_I5_O)        0.120     9.773    x4_mul/u5/out_o1[19]_i_2__3/O
    SLICE_X39Y124        net (fo=1, unset)            0.506    10.279    x4_mul/u5/n_44_out_o1[19]_i_2__3
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.043    10.322    x4_mul/u5/out_o1[19]_i_1__3/O
    SLICE_X39Y124        net (fo=1, routed)           0.000    10.322    x4_mul/n_49_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X39Y124        net (fo=4299, unset)         1.181    10.248    x4_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.463    
                         clock uncertainty           -0.035    10.427    
    SLICE_X39Y124        FDRE (Setup_fdre_C_D)        0.033    10.460    x4_mul/out_o1_reg[19]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                         -10.322    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 x7_mul/u5/prod_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x7_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.421ns (22.466%)  route 4.904ns (77.534%))
  Logic Levels:           17  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 10.110 - 6.500 ) 
    Source Clock Delay      (SCD):    3.890ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    SLICE_X48Y155        net (fo=4299, unset)         1.108     3.890    x7_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y155        FDRE (Prop_fdre_C_Q)         0.254     4.144    x7_mul/u5/prod_reg[2]/Q
    SLICE_X50Y155        net (fo=10, unset)           0.401     4.545    x7_mul/u5/fract_denorm[2]
    SLICE_X50Y155        LUT3 (Prop_lut3_I0_O)        0.043     4.588    x7_mul/u5/shift_out_reg[0]_i_29__6/O
    SLICE_X49Y155        net (fo=1, unset)            0.376     4.964    x7_mul/u5/n_44_shift_out_reg[0]_i_29__6
    SLICE_X49Y155        LUT6 (Prop_lut6_I1_O)        0.043     5.007    x7_mul/u5/shift_out_reg[0]_i_18__6/O
    SLICE_X47Y156        net (fo=1, unset)            0.328     5.335    x7_mul/u5/n_44_shift_out_reg[0]_i_18__6
    SLICE_X47Y156        LUT6 (Prop_lut6_I2_O)        0.043     5.378    x7_mul/u5/shift_out_reg[0]_i_11__6/O
    SLICE_X47Y156        net (fo=1, unset)            0.259     5.637    x7_mul/u5/n_44_shift_out_reg[0]_i_11__6
    SLICE_X47Y156        LUT6 (Prop_lut6_I3_O)        0.043     5.680    x7_mul/u5/shift_out_reg[0]_i_6__6/O
    SLICE_X46Y159        net (fo=4, unset)            0.262     5.942    x7_mul/u5/n_44_shift_out_reg[0]_i_6__6
    SLICE_X46Y159        LUT2 (Prop_lut2_I0_O)        0.043     5.985    x7_mul/u5/out_o1[30]_i_23__6/O
    SLICE_X44Y159        net (fo=2, unset)            0.264     6.249    x7_mul/u5/n_44_out_o1[30]_i_23__6
    SLICE_X44Y159        LUT5 (Prop_lut5_I4_O)        0.043     6.292    x7_mul/u5/out_o1[30]_i_21__6/O
    SLICE_X44Y159        net (fo=2, unset)            0.090     6.382    x7_mul/u5/n_44_out_o1[30]_i_21__6
    SLICE_X44Y159        LUT3 (Prop_lut3_I0_O)        0.043     6.425    x7_mul/u5/out_o1[30]_i_13__6/O
    SLICE_X43Y161        net (fo=2, unset)            0.369     6.794    x7_mul/u5/n_44_out_o1[30]_i_13__6
    SLICE_X43Y161        LUT5 (Prop_lut5_I2_O)        0.043     6.837    x7_mul/u5/out_o1[30]_i_17__12/O
    SLICE_X43Y161        net (fo=1, routed)           0.000     6.837    x7_mul/u5/n_44_out_o1[30]_i_17__12
    SLICE_X43Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.094    x7_mul/u5/out_o1_reg[30]_i_8__6/CO[3]
    SLICE_X43Y162        net (fo=1, unset)            0.000     7.094    x7_mul/u5/n_44_out_o1_reg[30]_i_8__6
    SLICE_X43Y162        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.198    x7_mul/u5/out_o1_reg[30]_i_9__6/O[0]
    SLICE_X42Y162        net (fo=3, unset)            0.187     7.385    x7_mul/u5/u4/exp_next_mi[8]
    SLICE_X42Y162        LUT6 (Prop_lut6_I0_O)        0.120     7.505    x7_mul/u5/out_o1[30]_i_6__15/O
    SLICE_X42Y161        net (fo=15, unset)           0.251     7.756    x7_mul/u5/n_44_out_o1[30]_i_6__15
    SLICE_X42Y161        LUT4 (Prop_lut4_I0_O)        0.043     7.799    x7_mul/u5/out_o1[29]_i_2__6/O
    SLICE_X44Y162        net (fo=8, unset)            0.358     8.157    x7_mul/u5/n_44_out_o1[29]_i_2__6
    SLICE_X44Y162        LUT6 (Prop_lut6_I0_O)        0.043     8.200    x7_mul/u5/out_o1[28]_i_18__6/O
    SLICE_X44Y164        net (fo=4, unset)            0.336     8.536    x7_mul/u5/n_44_out_o1[28]_i_18__6
    SLICE_X44Y164        LUT5 (Prop_lut5_I0_O)        0.043     8.579    x7_mul/u5/out_o1[28]_i_11__6/O
    SLICE_X44Y164        net (fo=3, unset)            0.419     8.998    x7_mul/u4/u7/I5
    SLICE_X44Y164        LUT4 (Prop_lut4_I3_O)        0.043     9.041    x7_mul/u4/u7/out_o1[28]_i_6__6/O
    SLICE_X39Y167        net (fo=2, unset)            0.535     9.576    x7_mul/u4/u7/O2
    SLICE_X39Y167        LUT6 (Prop_lut6_I0_O)        0.127     9.703    x7_mul/u4/u7/out_o1[22]_i_6__6/O
    SLICE_X42Y165        net (fo=23, unset)           0.469    10.172    x7_mul/u5/I5
    SLICE_X42Y165        LUT6 (Prop_lut6_I4_O)        0.043    10.215    x7_mul/u5/out_o1[22]_i_1__9/O
    SLICE_X42Y165        net (fo=1, routed)           0.000    10.215    x7_mul/n_88_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X42Y165        net (fo=4299, unset)         1.043    10.110    x7_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.325    
                         clock uncertainty           -0.035    10.289    
    SLICE_X42Y165        FDRE (Setup_fdre_C_D)        0.064    10.353    x7_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.353    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x8_mul/out_o1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.946ns (31.146%)  route 4.302ns (68.854%))
  Logic Levels:           20  (CARRY4=7 LUT1=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 10.110 - 6.500 ) 
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y67          net (fo=4299, unset)         1.148     3.930    x8_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y67          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     4.254    x8_mul/u5/prod_reg__0/u5/prod_reg/P[0]
    SLICE_X45Y167        net (fo=11, unset)           0.679     4.933    x8_mul/u5/fract_denorm[17]
    SLICE_X45Y167        LUT5 (Prop_lut5_I0_O)        0.043     4.976    x8_mul/u5/shift_out_reg[0]_i_17__7/O
    SLICE_X44Y167        net (fo=1, unset)            0.351     5.327    x8_mul/u5/n_44_shift_out_reg[0]_i_17__7
    SLICE_X44Y167        LUT6 (Prop_lut6_I1_O)        0.043     5.370    x8_mul/u5/shift_out_reg[0]_i_11__7/O
    SLICE_X44Y169        net (fo=1, unset)            0.279     5.649    x8_mul/u5/n_44_shift_out_reg[0]_i_11__7
    SLICE_X44Y169        LUT6 (Prop_lut6_I3_O)        0.043     5.692    x8_mul/u5/shift_out_reg[0]_i_6__7/O
    SLICE_X43Y169        net (fo=4, unset)            0.285     5.977    x8_mul/u5/n_44_shift_out_reg[0]_i_6__7
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.043     6.020    x8_mul/u5/out_o1[30]_i_27__7/O
    SLICE_X42Y170        net (fo=2, unset)            0.251     6.271    x8_mul/u5/n_44_out_o1[30]_i_27__7
    SLICE_X42Y170        LUT5 (Prop_lut5_I4_O)        0.043     6.314    x8_mul/u5/out_o1[30]_i_22__7/O
    SLICE_X40Y171        net (fo=3, unset)            0.253     6.567    x8_mul/u5/n_44_out_o1[30]_i_22__7
    SLICE_X40Y171        LUT3 (Prop_lut3_I0_O)        0.043     6.610    x8_mul/u5/out_o1[30]_i_14__10/O
    SLICE_X39Y171        net (fo=1, unset)            0.247     6.857    x8_mul/u5/n_44_out_o1[30]_i_14__10
    SLICE_X39Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     7.119    x8_mul/u5/out_o1_reg[30]_i_8__7/CO[3]
    SLICE_X39Y172        net (fo=1, unset)            0.000     7.119    x8_mul/u5/n_44_out_o1_reg[30]_i_8__7
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.223    x8_mul/u5/out_o1_reg[30]_i_9__7/O[0]
    SLICE_X36Y173        net (fo=3, unset)            0.185     7.408    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X36Y173        LUT6 (Prop_lut6_I0_O)        0.120     7.528    x8_mul/u5/out_o1[30]_i_6__16/O
    SLICE_X35Y172        net (fo=15, unset)           0.253     7.781    x8_mul/u5/n_44_out_o1[30]_i_6__16
    SLICE_X35Y172        LUT5 (Prop_lut5_I4_O)        0.043     7.824    x8_mul/u5/shift_out_reg[47]_i_31__10/O
    SLICE_X33Y172        net (fo=3, unset)            0.294     8.118    x8_mul/u5/n_44_shift_out_reg[47]_i_31__10
    SLICE_X33Y172        LUT6 (Prop_lut6_I3_O)        0.043     8.161    x8_mul/u5/out_o1[21]_i_10__16/O
    SLICE_X30Y172        net (fo=48, unset)           0.172     8.333    x8_mul/u5/O1
    SLICE_X30Y172        LUT6 (Prop_lut6_I0_O)        0.043     8.376    x8_mul/u5/out_o1[0]_i_3__8/O
    SLICE_X29Y171        net (fo=12, unset)           0.294     8.670    x8_mul/u5/O27
    SLICE_X29Y171        LUT1 (Prop_lut1_I0_O)        0.043     8.713    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X29Y171        net (fo=1, routed)           0.000     8.713    x8_mul/u5/n_44_out_o1[0]_i_10__7
    SLICE_X29Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.964    x8_mul/u5/out_o1_reg[0]_i_4__7/CO[3]
    SLICE_X29Y172        net (fo=1, unset)            0.000     8.964    x8_mul/u5/n_44_out_o1_reg[0]_i_4__7
    SLICE_X29Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.013    x8_mul/u5/out_o1_reg[7]_i_3__10/CO[3]
    SLICE_X29Y173        net (fo=1, unset)            0.000     9.013    x8_mul/u5/n_44_out_o1_reg[7]_i_3__10
    SLICE_X29Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.062    x8_mul/u5/out_o1_reg[11]_i_3__10/CO[3]
    SLICE_X29Y174        net (fo=1, unset)            0.000     9.062    x8_mul/u4/u1/I13[0]
    SLICE_X29Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.111    x8_mul/u4/u1/out_o1_reg[15]_i_3__7/CO[3]
    SLICE_X29Y175        net (fo=1, unset)            0.007     9.118    x8_mul/u5/CO[0]
    SLICE_X29Y175        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     9.263    x8_mul/u5/out_o1_reg[19]_i_3__10/O[3]
    SLICE_X28Y177        net (fo=1, unset)            0.245     9.508    x8_mul/u5/u4/fract_out_pl1[19]
    SLICE_X28Y177        LUT6 (Prop_lut6_I5_O)        0.120     9.628    x8_mul/u5/out_o1[19]_i_2__7/O
    SLICE_X29Y177        net (fo=1, unset)            0.507    10.135    x8_mul/u5/n_44_out_o1[19]_i_2__7
    SLICE_X29Y177        LUT6 (Prop_lut6_I5_O)        0.043    10.178    x8_mul/u5/out_o1[19]_i_1__7/O
    SLICE_X29Y177        net (fo=1, routed)           0.000    10.178    x8_mul/n_49_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X29Y177        net (fo=4299, unset)         1.043    10.110    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.325    
                         clock uncertainty           -0.035    10.289    
    SLICE_X29Y177        FDRE (Setup_fdre_C_D)        0.033    10.322    x8_mul/out_o1_reg[19]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg__0/u5/prod_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Destination:            x8_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@3.250ns period=6.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.500ns  (clock rise@6.500ns - clock rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.038ns (32.639%)  route 4.206ns (67.361%))
  Logic Levels:           22  (CARRY4=8 LUT1=1 LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.609ns = ( 10.109 - 6.500 ) 
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000    
    AL31                                              0.000     0.000    clock
    AL31                 net (fo=0)                   0.000     0.000    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.097     2.702    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782    clock_IBUF_BUFG_inst/O
    DSP48_X2Y67          net (fo=4299, unset)         1.148     3.930    x8_mul/u5/clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y67          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.324     4.254    x8_mul/u5/prod_reg__0/u5/prod_reg/P[0]
    SLICE_X45Y167        net (fo=11, unset)           0.679     4.933    x8_mul/u5/fract_denorm[17]
    SLICE_X45Y167        LUT5 (Prop_lut5_I0_O)        0.043     4.976    x8_mul/u5/shift_out_reg[0]_i_17__7/O
    SLICE_X44Y167        net (fo=1, unset)            0.351     5.327    x8_mul/u5/n_44_shift_out_reg[0]_i_17__7
    SLICE_X44Y167        LUT6 (Prop_lut6_I1_O)        0.043     5.370    x8_mul/u5/shift_out_reg[0]_i_11__7/O
    SLICE_X44Y169        net (fo=1, unset)            0.279     5.649    x8_mul/u5/n_44_shift_out_reg[0]_i_11__7
    SLICE_X44Y169        LUT6 (Prop_lut6_I3_O)        0.043     5.692    x8_mul/u5/shift_out_reg[0]_i_6__7/O
    SLICE_X43Y169        net (fo=4, unset)            0.285     5.977    x8_mul/u5/n_44_shift_out_reg[0]_i_6__7
    SLICE_X43Y169        LUT5 (Prop_lut5_I0_O)        0.043     6.020    x8_mul/u5/out_o1[30]_i_27__7/O
    SLICE_X42Y170        net (fo=2, unset)            0.251     6.271    x8_mul/u5/n_44_out_o1[30]_i_27__7
    SLICE_X42Y170        LUT5 (Prop_lut5_I4_O)        0.043     6.314    x8_mul/u5/out_o1[30]_i_22__7/O
    SLICE_X40Y171        net (fo=3, unset)            0.253     6.567    x8_mul/u5/n_44_out_o1[30]_i_22__7
    SLICE_X40Y171        LUT3 (Prop_lut3_I0_O)        0.043     6.610    x8_mul/u5/out_o1[30]_i_14__10/O
    SLICE_X39Y171        net (fo=1, unset)            0.247     6.857    x8_mul/u5/n_44_out_o1[30]_i_14__10
    SLICE_X39Y171        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     7.119    x8_mul/u5/out_o1_reg[30]_i_8__7/CO[3]
    SLICE_X39Y172        net (fo=1, unset)            0.000     7.119    x8_mul/u5/n_44_out_o1_reg[30]_i_8__7
    SLICE_X39Y172        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.223    x8_mul/u5/out_o1_reg[30]_i_9__7/O[0]
    SLICE_X36Y173        net (fo=3, unset)            0.185     7.408    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X36Y173        LUT6 (Prop_lut6_I0_O)        0.120     7.528    x8_mul/u5/out_o1[30]_i_6__16/O
    SLICE_X35Y172        net (fo=15, unset)           0.253     7.781    x8_mul/u5/n_44_out_o1[30]_i_6__16
    SLICE_X35Y172        LUT5 (Prop_lut5_I4_O)        0.043     7.824    x8_mul/u5/shift_out_reg[47]_i_31__10/O
    SLICE_X33Y172        net (fo=3, unset)            0.294     8.118    x8_mul/u5/n_44_shift_out_reg[47]_i_31__10
    SLICE_X33Y172        LUT6 (Prop_lut6_I3_O)        0.043     8.161    x8_mul/u5/out_o1[21]_i_10__16/O
    SLICE_X30Y172        net (fo=48, unset)           0.172     8.333    x8_mul/u5/O1
    SLICE_X30Y172        LUT6 (Prop_lut6_I0_O)        0.043     8.376    x8_mul/u5/out_o1[0]_i_3__8/O
    SLICE_X29Y171        net (fo=12, unset)           0.294     8.670    x8_mul/u5/O27
    SLICE_X29Y171        LUT1 (Prop_lut1_I0_O)        0.043     8.713    x8_mul/u5/out_o1[0]_i_10__7/O
    SLICE_X29Y171        net (fo=1, routed)           0.000     8.713    x8_mul/u5/n_44_out_o1[0]_i_10__7
    SLICE_X29Y171        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     8.964    x8_mul/u5/out_o1_reg[0]_i_4__7/CO[3]
    SLICE_X29Y172        net (fo=1, unset)            0.000     8.964    x8_mul/u5/n_44_out_o1_reg[0]_i_4__7
    SLICE_X29Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.013    x8_mul/u5/out_o1_reg[7]_i_3__10/CO[3]
    SLICE_X29Y173        net (fo=1, unset)            0.000     9.013    x8_mul/u5/n_44_out_o1_reg[7]_i_3__10
    SLICE_X29Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.062    x8_mul/u5/out_o1_reg[11]_i_3__10/CO[3]
    SLICE_X29Y174        net (fo=1, unset)            0.000     9.062    x8_mul/u4/u1/I13[0]
    SLICE_X29Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.111    x8_mul/u4/u1/out_o1_reg[15]_i_3__7/CO[3]
    SLICE_X29Y175        net (fo=1, unset)            0.007     9.118    x8_mul/u5/CO[0]
    SLICE_X29Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.167    x8_mul/u5/out_o1_reg[19]_i_3__10/CO[3]
    SLICE_X29Y176        net (fo=1, unset)            0.000     9.167    x8_mul/u5/n_44_out_o1_reg[19]_i_3__10
    SLICE_X29Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     9.312    x8_mul/u5/out_o1_reg[28]_i_4__7/O[3]
    SLICE_X29Y177        net (fo=12, unset)           0.165     9.477    x8_mul/u5/fract_out_pl1[0]
    SLICE_X29Y177        LUT6 (Prop_lut6_I4_O)        0.120     9.597    x8_mul/u5/out_o1[22]_i_12__7/O
    SLICE_X28Y176        net (fo=1, unset)            0.248     9.845    x8_mul/u5/n_44_out_o1[22]_i_12__7
    SLICE_X28Y176        LUT6 (Prop_lut6_I1_O)        0.043     9.888    x8_mul/u5/out_o1[22]_i_4__7/O
    SLICE_X27Y175        net (fo=2, unset)            0.243    10.131    x8_mul/u5/n_44_out_o1[22]_i_4__7
    SLICE_X27Y175        LUT6 (Prop_lut6_I2_O)        0.043    10.174    x8_mul/u5/out_o1[22]_i_1__10/O
    SLICE_X27Y175        net (fo=1, routed)           0.000    10.174    x8_mul/n_79_u5
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      6.500     6.500    
    AL31                                              0.000     6.500    clock
    AL31                 net (fo=0)                   0.000     6.500    clock
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     6.990    clock_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.005     8.995    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     9.067    clock_IBUF_BUFG_inst/O
    SLICE_X27Y175        net (fo=4299, unset)         1.042    10.109    x8_mul/clock_IBUF_BUFG
                         clock pessimism              0.214    10.324    
                         clock uncertainty           -0.035    10.288    
    SLICE_X27Y175        FDRE (Setup_fdre_C_D)        0.032    10.320    x8_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  0.147    




