

================================================================
== Vivado HLS Report for 'L_drain_IO_L3_out'
================================================================
* Date:           Sat Jun 19 18:28:43 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      221| 0.370 us | 0.737 us |  111|  221|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |      110|      220|  10 ~ 20 |          -|          -|      11|    no    |
        | + Loop 1.1  |        7|       17|         8|          1|          1| 1 ~ 11 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      160|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      126|    -|
|Register             |        0|      -|      288|       32|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      288|      318|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln565_fu_217_p2                |     +    |      0|  0|  63|          63|          63|
    |c0_V_fu_144_p2                     |     +    |      0|  0|   6|           4|           1|
    |c1_V_fu_198_p2                     |     +    |      0|  0|   6|           5|           1|
    |ret_V_1_fu_208_p2                  |     +    |      0|  0|  38|          38|          38|
    |ret_V_fu_178_p2                    |     -    |      0|  0|   9|           9|           9|
    |ap_block_state10_pp0_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                 |    and   |      0|  0|   2|           1|           1|
    |icmp_ln555_fu_138_p2               |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln557_fu_192_p2               |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 160|         138|         130|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |L_blk_n_AW                             |   9|          2|    1|          2|
    |L_blk_n_B                              |   9|          2|    1|          2|
    |L_blk_n_W                              |   9|          2|    1|          2|
    |L_offset_blk_n                         |   9|          2|    1|          2|
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                |   9|          2|    1|          2|
    |ap_phi_mux_p_065_0_in_i_phi_fu_118_p4  |   9|          2|    5|         10|
    |fifo_L_drain_local_in_V_blk_n          |   9|          2|    1|          2|
    |p_065_0_in_i_reg_115                   |   9|          2|    5|         10|
    |p_094_0_i_reg_104                      |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         27|   23|         49|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |L_addr_reg_265             |  63|   0|   64|          1|
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |c0_V_reg_241               |   4|   0|    4|          0|
    |c1_V_reg_260               |   5|   0|    5|          0|
    |icmp_ln557_reg_256         |   1|   0|    1|          0|
    |lhs_V_reg_251              |  35|   0|   38|          3|
    |p_065_0_in_i_reg_115       |   5|   0|    5|          0|
    |p_094_0_i_reg_104          |   4|   0|    4|          0|
    |tmp_1063_reg_271           |  32|   0|   32|          0|
    |zext_ln548_cast_i_reg_232  |  62|   0|   63|          1|
    |icmp_ln557_reg_256         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 288|  32|  230|          5|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    L_drain_IO_L3_out    | return value |
|m_axi_L_AWVALID                  | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_AWREADY                  |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_AWADDR                   | out |   64|    m_axi   |            L            |    pointer   |
|m_axi_L_AWID                     | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_AWLEN                    | out |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_AWSIZE                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_AWBURST                  | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_AWLOCK                   | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_AWCACHE                  | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_AWPROT                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_AWQOS                    | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_AWREGION                 | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_AWUSER                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WVALID                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WREADY                   |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WDATA                    | out |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_WSTRB                    | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_WLAST                    | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WID                      | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_WUSER                    | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARVALID                  | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARREADY                  |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARADDR                   | out |   64|    m_axi   |            L            |    pointer   |
|m_axi_L_ARID                     | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_ARLEN                    | out |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_ARSIZE                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_ARBURST                  | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_ARLOCK                   | out |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_ARCACHE                  | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_ARPROT                   | out |    3|    m_axi   |            L            |    pointer   |
|m_axi_L_ARQOS                    | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_ARREGION                 | out |    4|    m_axi   |            L            |    pointer   |
|m_axi_L_ARUSER                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RVALID                   |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RREADY                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RDATA                    |  in |   32|    m_axi   |            L            |    pointer   |
|m_axi_L_RLAST                    |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RID                      |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RUSER                    |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_RRESP                    |  in |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_BVALID                   |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_BREADY                   | out |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_BRESP                    |  in |    2|    m_axi   |            L            |    pointer   |
|m_axi_L_BID                      |  in |    1|    m_axi   |            L            |    pointer   |
|m_axi_L_BUSER                    |  in |    1|    m_axi   |            L            |    pointer   |
|L_offset_dout                    |  in |   64|   ap_fifo  |         L_offset        |    pointer   |
|L_offset_empty_n                 |  in |    1|   ap_fifo  |         L_offset        |    pointer   |
|L_offset_read                    | out |    1|   ap_fifo  |         L_offset        |    pointer   |
|fifo_L_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

