Loading plugins phase: Elapsed time ==> 1s.082ms
Initializing data phase: Elapsed time ==> 6s.013ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -d CY8C3866AXI-040 -s H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.657ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.394ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Car_Lab_Task2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -dcpsoc3 Car_Lab_Task2.v -verilog
======================================================================

======================================================================
Compiling:  Car_Lab_Task2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -dcpsoc3 Car_Lab_Task2.v -verilog
======================================================================

======================================================================
Compiling:  Car_Lab_Task2.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -dcpsoc3 -verilog Car_Lab_Task2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 25 14:21:51 2016


======================================================================
Compiling:  Car_Lab_Task2.v
Program  :   vpp
Options  :    -yv2 -q10 Car_Lab_Task2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 25 14:21:51 2016

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Car_Lab_Task2.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 684, col 42):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v (line 704, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Car_Lab_Task2.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -dcpsoc3 -verilog Car_Lab_Task2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 25 14:21:54 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\codegentemp\Car_Lab_Task2.ctl'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\codegentemp\Car_Lab_Task2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Car_Lab_Task2.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -dcpsoc3 -verilog Car_Lab_Task2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 25 14:22:05 2016

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\codegentemp\Car_Lab_Task2.ctl'.
Linking 'H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\codegentemp\Car_Lab_Task2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v2_20\B_PWM_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_20\B_Counter_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_30\B_Timer_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_216
	\Counter:Net_89\
	\Counter:Net_95\
	\Counter:Net_102\
	\MOSFET:Net_101\
	\MOSFET:PWMUDB:ctrl_cmpmode2_2\
	\MOSFET:PWMUDB:ctrl_cmpmode2_1\
	\MOSFET:PWMUDB:ctrl_cmpmode2_0\
	\MOSFET:PWMUDB:ctrl_cmpmode1_2\
	\MOSFET:PWMUDB:ctrl_cmpmode1_1\
	\MOSFET:PWMUDB:ctrl_cmpmode1_0\
	\MOSFET:PWMUDB:capt_rising\
	\MOSFET:PWMUDB:capt_falling\
	\MOSFET:PWMUDB:trig_rise\
	\MOSFET:PWMUDB:trig_fall\
	\MOSFET:PWMUDB:sc_kill\
	\MOSFET:PWMUDB:km_run\
	\MOSFET:PWMUDB:min_kill\
	\MOSFET:PWMUDB:km_tc\
	\MOSFET:PWMUDB:db_tc\
	\MOSFET:PWMUDB:dith_sel\
	\MOSFET:PWMUDB:compare2\
	Net_204
	Net_205
	\MOSFET:PWMUDB:MODULE_1:b_31\
	\MOSFET:PWMUDB:MODULE_1:b_30\
	\MOSFET:PWMUDB:MODULE_1:b_29\
	\MOSFET:PWMUDB:MODULE_1:b_28\
	\MOSFET:PWMUDB:MODULE_1:b_27\
	\MOSFET:PWMUDB:MODULE_1:b_26\
	\MOSFET:PWMUDB:MODULE_1:b_25\
	\MOSFET:PWMUDB:MODULE_1:b_24\
	\MOSFET:PWMUDB:MODULE_1:b_23\
	\MOSFET:PWMUDB:MODULE_1:b_22\
	\MOSFET:PWMUDB:MODULE_1:b_21\
	\MOSFET:PWMUDB:MODULE_1:b_20\
	\MOSFET:PWMUDB:MODULE_1:b_19\
	\MOSFET:PWMUDB:MODULE_1:b_18\
	\MOSFET:PWMUDB:MODULE_1:b_17\
	\MOSFET:PWMUDB:MODULE_1:b_16\
	\MOSFET:PWMUDB:MODULE_1:b_15\
	\MOSFET:PWMUDB:MODULE_1:b_14\
	\MOSFET:PWMUDB:MODULE_1:b_13\
	\MOSFET:PWMUDB:MODULE_1:b_12\
	\MOSFET:PWMUDB:MODULE_1:b_11\
	\MOSFET:PWMUDB:MODULE_1:b_10\
	\MOSFET:PWMUDB:MODULE_1:b_9\
	\MOSFET:PWMUDB:MODULE_1:b_8\
	\MOSFET:PWMUDB:MODULE_1:b_7\
	\MOSFET:PWMUDB:MODULE_1:b_6\
	\MOSFET:PWMUDB:MODULE_1:b_5\
	\MOSFET:PWMUDB:MODULE_1:b_4\
	\MOSFET:PWMUDB:MODULE_1:b_3\
	\MOSFET:PWMUDB:MODULE_1:b_2\
	\MOSFET:PWMUDB:MODULE_1:b_1\
	\MOSFET:PWMUDB:MODULE_1:b_0\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_25\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:a_24\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_25\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_24\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_23\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_22\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_21\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_20\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_19\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_18\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_17\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_16\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_15\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_14\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_13\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_12\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_11\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_10\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_9\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_8\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_7\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_6\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_5\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_4\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_3\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_2\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_1\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:b_0\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_25\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_24\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_23\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_22\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_21\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_20\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_19\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_18\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_17\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_16\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_15\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_14\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_13\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_12\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_11\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_10\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_9\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_8\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_7\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_6\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_5\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_4\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_3\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:s_2\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_206
	Net_203
	\MOSFET:Net_113\
	\MOSFET:Net_107\
	\MOSFET:Net_114\
	\Servo:Net_101\
	\Servo:PWMUDB:ctrl_cmpmode2_2\
	\Servo:PWMUDB:ctrl_cmpmode2_1\
	\Servo:PWMUDB:ctrl_cmpmode2_0\
	\Servo:PWMUDB:ctrl_cmpmode1_2\
	\Servo:PWMUDB:ctrl_cmpmode1_1\
	\Servo:PWMUDB:ctrl_cmpmode1_0\
	\Servo:PWMUDB:capt_rising\
	\Servo:PWMUDB:capt_falling\
	\Servo:PWMUDB:trig_rise\
	\Servo:PWMUDB:trig_fall\
	\Servo:PWMUDB:sc_kill\
	\Servo:PWMUDB:km_run\
	\Servo:PWMUDB:min_kill\
	\Servo:PWMUDB:km_tc\
	\Servo:PWMUDB:db_tc\
	\Servo:PWMUDB:dith_sel\
	\Servo:PWMUDB:compare2\
	Net_544
	Net_545
	\Servo:PWMUDB:MODULE_2:b_31\
	\Servo:PWMUDB:MODULE_2:b_30\
	\Servo:PWMUDB:MODULE_2:b_29\
	\Servo:PWMUDB:MODULE_2:b_28\
	\Servo:PWMUDB:MODULE_2:b_27\
	\Servo:PWMUDB:MODULE_2:b_26\
	\Servo:PWMUDB:MODULE_2:b_25\
	\Servo:PWMUDB:MODULE_2:b_24\
	\Servo:PWMUDB:MODULE_2:b_23\
	\Servo:PWMUDB:MODULE_2:b_22\
	\Servo:PWMUDB:MODULE_2:b_21\
	\Servo:PWMUDB:MODULE_2:b_20\
	\Servo:PWMUDB:MODULE_2:b_19\
	\Servo:PWMUDB:MODULE_2:b_18\
	\Servo:PWMUDB:MODULE_2:b_17\
	\Servo:PWMUDB:MODULE_2:b_16\
	\Servo:PWMUDB:MODULE_2:b_15\
	\Servo:PWMUDB:MODULE_2:b_14\
	\Servo:PWMUDB:MODULE_2:b_13\
	\Servo:PWMUDB:MODULE_2:b_12\
	\Servo:PWMUDB:MODULE_2:b_11\
	\Servo:PWMUDB:MODULE_2:b_10\
	\Servo:PWMUDB:MODULE_2:b_9\
	\Servo:PWMUDB:MODULE_2:b_8\
	\Servo:PWMUDB:MODULE_2:b_7\
	\Servo:PWMUDB:MODULE_2:b_6\
	\Servo:PWMUDB:MODULE_2:b_5\
	\Servo:PWMUDB:MODULE_2:b_4\
	\Servo:PWMUDB:MODULE_2:b_3\
	\Servo:PWMUDB:MODULE_2:b_2\
	\Servo:PWMUDB:MODULE_2:b_1\
	\Servo:PWMUDB:MODULE_2:b_0\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_31\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_30\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_29\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_28\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_27\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_26\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_25\
	\Servo:PWMUDB:MODULE_2:g2:a0:a_24\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_31\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_30\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_29\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_28\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_27\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_26\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_25\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_24\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_23\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_22\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_21\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_20\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_19\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_18\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_17\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_16\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_15\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_14\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_13\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_12\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_11\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_10\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_9\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_8\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_7\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_6\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_5\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_4\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_3\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_2\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_1\
	\Servo:PWMUDB:MODULE_2:g2:a0:b_0\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_31\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_30\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_29\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_28\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_27\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_26\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_25\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_24\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_23\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_22\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_21\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_20\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_19\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_18\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_17\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_16\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_15\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_14\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_13\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_12\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_11\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_10\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_9\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_8\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_7\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_6\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_5\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_4\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_3\
	\Servo:PWMUDB:MODULE_2:g2:a0:s_2\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_546
	Net_502
	\Servo:Net_113\
	\Servo:Net_107\
	\Servo:Net_114\
	Net_1090
	\LineCounter:Net_82\
	\LineCounter:Net_91\
	\LineCounter:Net_102\
	\LineCounter:CounterUDB:ctrl_cmod_2\
	\LineCounter:CounterUDB:ctrl_cmod_1\
	\LineCounter:CounterUDB:ctrl_cmod_0\
	Net_1089
	\Thresholder:Net_9\
	\Line_Timer:Net_260\
	Net_1124
	\Line_Timer:Net_53\
	\Line_Timer:TimerUDB:ctrl_ten\
	\Line_Timer:TimerUDB:ctrl_tmode_1\
	\Line_Timer:TimerUDB:ctrl_tmode_0\
	Net_1123
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lti_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gti_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_0\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xneq\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:lt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:gt\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:gte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:lte\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:neq\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_1\
	\Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_0\
	\Line_Timer:TimerUDB:zeros_3\
	\Line_Timer:TimerUDB:zeros_2\
	\Line_Timer:Net_102\
	\Line_Timer:Net_266\
	Net_1238
	\LineCounter_bot:Net_82\
	\LineCounter_bot:Net_91\
	\LineCounter_bot:Net_102\
	\LineCounter_bot:CounterUDB:ctrl_cmod_2\
	\LineCounter_bot:CounterUDB:ctrl_cmod_1\
	\LineCounter_bot:CounterUDB:ctrl_cmod_0\
	Net_1237
	\Line_Timer_bot:Net_260\
	Net_1236
	\Line_Timer_bot:Net_53\
	\Line_Timer_bot:TimerUDB:ctrl_ten\
	\Line_Timer_bot:TimerUDB:ctrl_tmode_1\
	\Line_Timer_bot:TimerUDB:ctrl_tmode_0\
	Net_1235
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:albi_1\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:agbi_1\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lt_0\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gt_0\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lt_1\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gt_1\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:lti_0\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:gti_0\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:albi_0\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:agbi_0\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xneq\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xlt\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xlte\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xgt\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xgte\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:lt\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:gt\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:gte\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:lte\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:neq\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:b_1\
	\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:b_0\
	\Line_Timer_bot:TimerUDB:zeros_3\
	\Line_Timer_bot:TimerUDB:zeros_2\
	\Line_Timer_bot:Net_102\
	\Line_Timer_bot:Net_266\

    Synthesized names
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_31\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_30\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_29\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_28\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_27\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_26\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_25\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_24\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_23\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_22\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_21\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_20\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_19\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_18\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_17\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_16\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_15\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_14\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_13\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_12\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_11\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_10\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_9\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_8\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_7\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_6\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_5\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_4\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_3\
	\MOSFET:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Servo:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 355 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Counter:Net_82\ to zero
Aliasing \Counter:Net_91\ to zero
Aliasing tmpOE__Drive_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:hwCapture\ to zero
Aliasing \MOSFET:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:runmode_enable\\R\ to zero
Aliasing \MOSFET:PWMUDB:runmode_enable\\S\ to zero
Aliasing \MOSFET:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:dith_count_1\\R\ to zero
Aliasing \MOSFET:PWMUDB:dith_count_1\\S\ to zero
Aliasing \MOSFET:PWMUDB:dith_count_0\\R\ to zero
Aliasing \MOSFET:PWMUDB:dith_count_0\\S\ to zero
Aliasing \MOSFET:PWMUDB:cmp2\ to zero
Aliasing \MOSFET:PWMUDB:pwm1_i\ to zero
Aliasing \MOSFET:PWMUDB:pwm2_i\ to zero
Aliasing \MOSFET:PWMUDB:status_6\ to zero
Aliasing \MOSFET:PWMUDB:status_4\ to zero
Aliasing \MOSFET:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \MOSFET:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \MOSFET:PWMUDB:reset\ to zero
Aliasing \MOSFET:PWMUDB:cs_addr_2\ to \MOSFET:PWMUDB:status_2\
Aliasing \MOSFET:PWMUDB:cs_addr_0\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Hall_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__VSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo:PWMUDB:hwCapture\ to zero
Aliasing \Servo:PWMUDB:trig_out\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo:PWMUDB:runmode_enable\\R\ to zero
Aliasing \Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Servo:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Servo:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Servo:PWMUDB:final_kill\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo:PWMUDB:dith_count_1\\R\ to zero
Aliasing \Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Servo:PWMUDB:dith_count_0\\R\ to zero
Aliasing \Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Servo:PWMUDB:cmp2\ to zero
Aliasing \Servo:PWMUDB:pwm1_i\ to zero
Aliasing \Servo:PWMUDB:pwm2_i\ to zero
Aliasing \Servo:PWMUDB:status_6\ to zero
Aliasing \Servo:PWMUDB:status_4\ to zero
Aliasing \Servo:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Servo:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Servo:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Servo:PWMUDB:reset\ to zero
Aliasing \Servo:PWMUDB:cs_addr_2\ to \Servo:PWMUDB:status_2\
Aliasing \Servo:PWMUDB:cs_addr_0\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Servo_Drive_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_526 to zero
Aliasing tmpOE__Servo_Gnd_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LineCounter:Net_95\ to zero
Aliasing \LineCounter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \LineCounter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \LineCounter:CounterUDB:capt_rising\ to zero
Aliasing tmpOE__CSync_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__CV_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Line_Timer:TimerUDB:ctrl_cmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer:TimerUDB:status_6\ to zero
Aliasing \Line_Timer:TimerUDB:status_5\ to zero
Aliasing \Line_Timer:TimerUDB:status_4\ to zero
Aliasing \Line_Timer:TimerUDB:status_0\ to \Line_Timer:TimerUDB:tc_i\
Aliasing \VRef:Net_83\ to zero
Aliasing \VRef:Net_81\ to zero
Aliasing \VRef:Net_82\ to zero
Aliasing \LineCounter_bot:Net_95\ to zero
Aliasing \LineCounter_bot:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \LineCounter_bot:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \LineCounter_bot:CounterUDB:capt_rising\ to zero
Aliasing \Line_Timer_bot:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Line_Timer_bot:TimerUDB:ctrl_cmode_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer_bot:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN8_1\ to \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN6_1\
Aliasing \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN8_0\ to \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN6_0\
Aliasing \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Line_Timer_bot:TimerUDB:status_6\ to zero
Aliasing \Line_Timer_bot:TimerUDB:status_5\ to zero
Aliasing \Line_Timer_bot:TimerUDB:status_4\ to zero
Aliasing \Line_Timer_bot:TimerUDB:status_0\ to \Line_Timer_bot:TimerUDB:tc_i\
Aliasing \MOSFET:PWMUDB:tc_reg_i\\D\ to \MOSFET:PWMUDB:status_2\
Aliasing \MOSFET:PWMUDB:prevCapture\\D\ to zero
Aliasing \MOSFET:PWMUDB:trig_last\\D\ to zero
Aliasing \MOSFET:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \MOSFET:PWMUDB:prevCompare1\\D\ to \MOSFET:PWMUDB:pwm_temp\
Aliasing \Servo:PWMUDB:tc_reg_i\\D\ to \Servo:PWMUDB:status_2\
Aliasing \Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \Servo:PWMUDB:ltch_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo:PWMUDB:min_kill_reg\\D\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Servo:PWMUDB:prevCompare1\\D\ to \Servo:PWMUDB:pwm_temp\
Aliasing \LineCounter:CounterUDB:prevCapture\\D\ to zero
Aliasing \LineCounter:CounterUDB:cmp_out_reg_i\\D\ to \LineCounter:CounterUDB:prevCompare\\D\
Aliasing \LineCounter_bot:CounterUDB:prevCapture\\D\ to zero
Aliasing \LineCounter_bot:CounterUDB:cmp_out_reg_i\\D\ to \LineCounter_bot:CounterUDB:prevCompare\\D\
Aliasing \LineCounter_bot:CounterUDB:count_stored_i\\D\ to \LineCounter:CounterUDB:count_stored_i\\D\
Aliasing \Line_Timer_bot:TimerUDB:capture_last\\D\ to \Line_Timer:TimerUDB:capture_last\\D\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \Counter:Net_82\[27] = zero[8]
Removing Lhs of wire \Counter:Net_91\[28] = zero[8]
Removing Rhs of wire Net_557[33] = \Counter:Net_48\[29]
Removing Rhs of wire tmpOE__Drive_net_0[38] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire Net_63[39] = \MOSFET:Net_96\[112]
Removing Rhs of wire Net_63[39] = \MOSFET:PWMUDB:pwm_reg_i\[111]
Removing Lhs of wire one[45] = tmpOE__Drive_net_0[38]
Removing Rhs of wire \MOSFET:PWMUDB:ctrl_enable\[56] = \MOSFET:PWMUDB:control_7\[57]
Removing Lhs of wire \MOSFET:PWMUDB:hwCapture\[71] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:hwEnable\[72] = \MOSFET:PWMUDB:ctrl_enable\[56]
Removing Lhs of wire \MOSFET:PWMUDB:trig_out\[76] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:runmode_enable\\R\[78] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:runmode_enable\\S\[79] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_enable\[80] = \MOSFET:PWMUDB:runmode_enable\[77]
Removing Lhs of wire \MOSFET:PWMUDB:ltch_kill_reg\\R\[84] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:ltch_kill_reg\\S\[85] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:min_kill_reg\\R\[87] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:min_kill_reg\\S\[88] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill\[91] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:add_vi_vv_MODGEN_1_1\[95] = \MOSFET:PWMUDB:MODULE_1:g2:a0:s_1\[381]
Removing Lhs of wire \MOSFET:PWMUDB:add_vi_vv_MODGEN_1_0\[97] = \MOSFET:PWMUDB:MODULE_1:g2:a0:s_0\[382]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_1\\R\[98] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_1\\S\[99] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_0\\R\[100] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:dith_count_0\\S\[101] = zero[8]
Removing Rhs of wire \MOSFET:PWMUDB:compare1\[103] = \MOSFET:PWMUDB:cmp1_less\[104]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2\[108] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:pwm_temp\[109] = \MOSFET:PWMUDB:cmp1\[107]
Removing Lhs of wire \MOSFET:PWMUDB:pwm1_i\[113] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:pwm2_i\[114] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:status_6\[119] = zero[8]
Removing Rhs of wire \MOSFET:PWMUDB:status_0\[120] = \MOSFET:PWMUDB:cmp1_status_reg\[121]
Removing Rhs of wire \MOSFET:PWMUDB:status_1\[122] = \MOSFET:PWMUDB:cmp2_status_reg\[123]
Removing Lhs of wire \MOSFET:PWMUDB:status_2\[124] = \MOSFET:PWMUDB:tc_i\[48]
Removing Rhs of wire \MOSFET:PWMUDB:status_3\[125] = \MOSFET:PWMUDB:fifo_full\[126]
Removing Lhs of wire \MOSFET:PWMUDB:status_4\[127] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status\[131] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp1_status_reg\\R\[132] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp1_status_reg\\S\[133] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status_reg\\R\[134] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status_reg\\S\[135] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill_reg\\R\[136] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill_reg\\S\[137] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:reset\[139] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cs_addr_2\[142] = \MOSFET:PWMUDB:tc_i\[48]
Removing Lhs of wire \MOSFET:PWMUDB:cs_addr_1\[143] = \MOSFET:PWMUDB:runmode_enable\[77]
Removing Lhs of wire \MOSFET:PWMUDB:cs_addr_0\[144] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_23\[263] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_22\[264] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_21\[265] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_20\[266] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_19\[267] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_18\[268] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_17\[269] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_16\[270] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_15\[271] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_14\[272] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_13\[273] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_12\[274] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_11\[275] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_10\[276] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_9\[277] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_8\[278] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_7\[279] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_6\[280] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_5\[281] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_4\[282] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_3\[283] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_2\[284] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_1\[285] = \MOSFET:PWMUDB:MODIN1_1\[286]
Removing Lhs of wire \MOSFET:PWMUDB:MODIN1_1\[286] = \MOSFET:PWMUDB:dith_count_1\[94]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:a_0\[287] = \MOSFET:PWMUDB:MODIN1_0\[288]
Removing Lhs of wire \MOSFET:PWMUDB:MODIN1_0\[288] = \MOSFET:PWMUDB:dith_count_0\[96]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[420] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[421] = tmpOE__Drive_net_0[38]
Removing Lhs of wire tmpOE__Hall_net_0[430] = tmpOE__Drive_net_0[38]
Removing Lhs of wire tmpOE__VSync_net_0[440] = tmpOE__Drive_net_0[38]
Removing Rhs of wire \Servo:PWMUDB:ctrl_enable\[457] = \Servo:PWMUDB:control_7\[458]
Removing Lhs of wire \Servo:PWMUDB:hwCapture\[472] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:hwEnable\[473] = \Servo:PWMUDB:ctrl_enable\[457]
Removing Lhs of wire \Servo:PWMUDB:trig_out\[477] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Servo:PWMUDB:runmode_enable\\R\[479] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:runmode_enable\\S\[480] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:final_enable\[481] = \Servo:PWMUDB:runmode_enable\[478]
Removing Lhs of wire \Servo:PWMUDB:ltch_kill_reg\\R\[485] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:ltch_kill_reg\\S\[486] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:min_kill_reg\\R\[488] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:min_kill_reg\\S\[489] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:final_kill\[492] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Servo:PWMUDB:add_vi_vv_MODGEN_2_1\[496] = \Servo:PWMUDB:MODULE_2:g2:a0:s_1\[782]
Removing Lhs of wire \Servo:PWMUDB:add_vi_vv_MODGEN_2_0\[498] = \Servo:PWMUDB:MODULE_2:g2:a0:s_0\[783]
Removing Lhs of wire \Servo:PWMUDB:dith_count_1\\R\[499] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:dith_count_1\\S\[500] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:dith_count_0\\R\[501] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:dith_count_0\\S\[502] = zero[8]
Removing Rhs of wire \Servo:PWMUDB:compare1\[504] = \Servo:PWMUDB:cmp1_less\[505]
Removing Lhs of wire \Servo:PWMUDB:cmp2\[509] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:pwm_temp\[510] = \Servo:PWMUDB:cmp1\[508]
Removing Rhs of wire \Servo:Net_96\[513] = \Servo:PWMUDB:pwm_reg_i\[512]
Removing Lhs of wire \Servo:PWMUDB:pwm1_i\[514] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:pwm2_i\[515] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:status_6\[520] = zero[8]
Removing Rhs of wire \Servo:PWMUDB:status_0\[521] = \Servo:PWMUDB:cmp1_status_reg\[522]
Removing Rhs of wire \Servo:PWMUDB:status_1\[523] = \Servo:PWMUDB:cmp2_status_reg\[524]
Removing Lhs of wire \Servo:PWMUDB:status_2\[525] = \Servo:PWMUDB:tc_i\[449]
Removing Rhs of wire \Servo:PWMUDB:status_3\[526] = \Servo:PWMUDB:fifo_full\[527]
Removing Lhs of wire \Servo:PWMUDB:status_4\[528] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status\[532] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cmp1_status_reg\\R\[533] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cmp1_status_reg\\S\[534] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status_reg\\R\[535] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status_reg\\S\[536] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:final_kill_reg\\R\[537] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:final_kill_reg\\S\[538] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:reset\[540] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cs_addr_2\[543] = \Servo:PWMUDB:tc_i\[449]
Removing Lhs of wire \Servo:PWMUDB:cs_addr_1\[544] = \Servo:PWMUDB:runmode_enable\[478]
Removing Lhs of wire \Servo:PWMUDB:cs_addr_0\[545] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_23\[664] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_22\[665] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_21\[666] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_20\[667] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_19\[668] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_18\[669] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_17\[670] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_16\[671] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_15\[672] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_14\[673] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_13\[674] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_12\[675] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_11\[676] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_10\[677] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_9\[678] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_8\[679] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_7\[680] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_6\[681] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_5\[682] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_4\[683] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_3\[684] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_2\[685] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_1\[686] = \Servo:PWMUDB:MODIN2_1\[687]
Removing Lhs of wire \Servo:PWMUDB:MODIN2_1\[687] = \Servo:PWMUDB:dith_count_1\[495]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:a_0\[688] = \Servo:PWMUDB:MODIN2_0\[689]
Removing Lhs of wire \Servo:PWMUDB:MODIN2_0\[689] = \Servo:PWMUDB:dith_count_0\[497]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[821] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[822] = tmpOE__Drive_net_0[38]
Removing Rhs of wire Net_552[823] = \Servo:Net_96\[513]
Removing Lhs of wire tmpOE__Servo_Drive_net_0[831] = tmpOE__Drive_net_0[38]
Removing Lhs of wire Net_526[836] = zero[8]
Removing Lhs of wire tmpOE__Servo_Gnd_net_0[838] = tmpOE__Drive_net_0[38]
Removing Rhs of wire Net_1098[845] = \LineCounter:Net_49\[846]
Removing Rhs of wire Net_1098[845] = \LineCounter:CounterUDB:tc_reg_i\[902]
Removing Lhs of wire \LineCounter:Net_89\[848] = zero[8]
Removing Lhs of wire \LineCounter:Net_95\[849] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:ctrl_capmode_1\[857] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:ctrl_capmode_0\[858] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:ctrl_enable\[870] = \LineCounter:CounterUDB:control_7\[862]
Removing Lhs of wire \LineCounter:CounterUDB:capt_rising\[872] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:capt_falling\[873] = \LineCounter:CounterUDB:prevCapture\[871]
Removing Lhs of wire \LineCounter:CounterUDB:final_enable\[880] = \LineCounter:CounterUDB:control_7\[862]
Removing Rhs of wire \LineCounter:CounterUDB:status_0\[885] = \LineCounter:CounterUDB:cmp_out_status\[886]
Removing Rhs of wire \LineCounter:CounterUDB:status_1\[887] = \LineCounter:CounterUDB:per_zero\[888]
Removing Lhs of wire \LineCounter:CounterUDB:status_2\[889] = \LineCounter:CounterUDB:overflow_status\[882]
Removing Lhs of wire \LineCounter:CounterUDB:status_3\[890] = \LineCounter:CounterUDB:underflow_status\[883]
Removing Lhs of wire \LineCounter:CounterUDB:status_4\[891] = \LineCounter:CounterUDB:hwCapture\[875]
Removing Rhs of wire \LineCounter:CounterUDB:status_5\[892] = \LineCounter:CounterUDB:fifo_full\[893]
Removing Rhs of wire \LineCounter:CounterUDB:status_6\[894] = \LineCounter:CounterUDB:fifo_nempty\[895]
Removing Lhs of wire \LineCounter:CounterUDB:dp_dir\[897] = zero[8]
Removing Rhs of wire \LineCounter:CounterUDB:cmp_out_i\[903] = \LineCounter:CounterUDB:cmp_equal\[904]
Removing Lhs of wire \LineCounter:CounterUDB:cs_addr_2\[911] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:cs_addr_1\[912] = \LineCounter:CounterUDB:count_enable\[910]
Removing Lhs of wire \LineCounter:CounterUDB:cs_addr_0\[913] = \LineCounter:CounterUDB:reload\[876]
Removing Lhs of wire tmpOE__CSync_net_0[943] = tmpOE__Drive_net_0[38]
Removing Rhs of wire Net_1133[953] = \Thresholder:Net_1\[952]
Removing Lhs of wire tmpOE__CV_net_0[956] = tmpOE__Drive_net_0[38]
Removing Rhs of wire Net_1109[964] = \Line_Timer:Net_55\[965]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_enable\[982] = \Line_Timer:TimerUDB:control_7\[974]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_cmode_1\[984] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_cmode_0\[985] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_ic_1\[988] = \Line_Timer:TimerUDB:control_1\[980]
Removing Lhs of wire \Line_Timer:TimerUDB:ctrl_ic_0\[989] = \Line_Timer:TimerUDB:control_0\[981]
Removing Rhs of wire \Line_Timer:TimerUDB:timer_enable\[993] = \Line_Timer:TimerUDB:runmode_enable\[1066]
Removing Rhs of wire \Line_Timer:TimerUDB:run_mode\[994] = \Line_Timer:TimerUDB:hwEnable_reg\[995]
Removing Lhs of wire \Line_Timer:TimerUDB:trigger_enable\[997] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer:TimerUDB:tc_i\[999] = \Line_Timer:TimerUDB:status_tc\[996]
Removing Lhs of wire \Line_Timer:TimerUDB:hwEnable\[1001] = \Line_Timer:TimerUDB:control_7\[974]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[1005] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[1044]
Removing Rhs of wire add_vv_vv_MODGEN_4_1[1006] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\[1061]
Removing Rhs of wire add_vv_vv_MODGEN_4_0[1008] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\[1062]
Removing Lhs of wire \Line_Timer:TimerUDB:capt_fifo_load_int\[1010] = \Line_Timer:TimerUDB:capt_int_temp\[1009]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_1\[1011] = MODIN3_1[1012]
Removing Rhs of wire MODIN3_1[1012] = \Line_Timer:TimerUDB:int_capt_count_1\[1004]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_0\[1013] = MODIN3_0[1014]
Removing Rhs of wire MODIN3_0[1014] = \Line_Timer:TimerUDB:int_capt_count_0\[1007]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_1\[1015] = MODIN4_1[1016]
Removing Rhs of wire MODIN4_1[1016] = \Line_Timer:TimerUDB:control_1\[980]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_0\[1017] = MODIN4_0[1018]
Removing Rhs of wire MODIN4_0[1018] = \Line_Timer:TimerUDB:control_0\[981]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_1\[1019] = MODIN3_1[1012]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_0\[1020] = MODIN3_0[1014]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_1\[1021] = MODIN4_1[1016]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_0\[1022] = MODIN4_0[1018]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_1\[1023] = MODIN3_1[1012]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_0\[1024] = MODIN3_0[1014]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_1\[1025] = MODIN4_1[1016]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_0\[1026] = MODIN4_0[1018]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\[1029] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_0\[1030] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\[1028]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eqi_0\[1032] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\[1031]
Removing Rhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\[1044] = \Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_1\[1033]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_1\[1055] = MODIN3_1[1012]
Removing Lhs of wire MODIN5_1[1056] = MODIN3_1[1012]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_0\[1057] = MODIN3_0[1014]
Removing Lhs of wire MODIN5_0[1058] = MODIN3_0[1014]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1064] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1065] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer:TimerUDB:status_6\[1069] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:status_5\[1070] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:status_4\[1071] = zero[8]
Removing Lhs of wire \Line_Timer:TimerUDB:status_0\[1072] = \Line_Timer:TimerUDB:status_tc\[996]
Removing Lhs of wire \Line_Timer:TimerUDB:status_1\[1073] = \Line_Timer:TimerUDB:capt_int_temp\[1009]
Removing Rhs of wire \Line_Timer:TimerUDB:status_2\[1074] = \Line_Timer:TimerUDB:fifo_full\[1075]
Removing Rhs of wire \Line_Timer:TimerUDB:status_3\[1076] = \Line_Timer:TimerUDB:fifo_nempty\[1077]
Removing Lhs of wire \Line_Timer:TimerUDB:cs_addr_2\[1079] = Net_1098[845]
Removing Lhs of wire \Line_Timer:TimerUDB:cs_addr_1\[1080] = \Line_Timer:TimerUDB:trig_reg\[1068]
Removing Lhs of wire \Line_Timer:TimerUDB:cs_addr_0\[1081] = \Line_Timer:TimerUDB:per_zero\[998]
Removing Lhs of wire \VRef:Net_83\[1167] = zero[8]
Removing Lhs of wire \VRef:Net_81\[1168] = zero[8]
Removing Lhs of wire \VRef:Net_82\[1169] = zero[8]
Removing Rhs of wire Net_1214[1174] = \LineCounter_bot:Net_49\[1175]
Removing Rhs of wire Net_1214[1174] = \LineCounter_bot:CounterUDB:tc_reg_i\[1231]
Removing Lhs of wire \LineCounter_bot:Net_89\[1177] = zero[8]
Removing Lhs of wire \LineCounter_bot:Net_95\[1178] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:ctrl_capmode_1\[1187] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:ctrl_capmode_0\[1188] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:ctrl_enable\[1200] = \LineCounter_bot:CounterUDB:control_7\[1192]
Removing Lhs of wire \LineCounter_bot:CounterUDB:capt_rising\[1202] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:capt_falling\[1203] = \LineCounter_bot:CounterUDB:prevCapture\[1201]
Removing Lhs of wire \LineCounter_bot:CounterUDB:final_enable\[1209] = \LineCounter_bot:CounterUDB:control_7\[1192]
Removing Rhs of wire \LineCounter_bot:CounterUDB:status_0\[1214] = \LineCounter_bot:CounterUDB:cmp_out_status\[1215]
Removing Rhs of wire \LineCounter_bot:CounterUDB:status_1\[1216] = \LineCounter_bot:CounterUDB:per_zero\[1217]
Removing Lhs of wire \LineCounter_bot:CounterUDB:status_2\[1218] = \LineCounter_bot:CounterUDB:overflow_status\[1211]
Removing Lhs of wire \LineCounter_bot:CounterUDB:status_3\[1219] = \LineCounter_bot:CounterUDB:underflow_status\[1212]
Removing Lhs of wire \LineCounter_bot:CounterUDB:status_4\[1220] = \LineCounter_bot:CounterUDB:hwCapture\[1205]
Removing Rhs of wire \LineCounter_bot:CounterUDB:status_5\[1221] = \LineCounter_bot:CounterUDB:fifo_full\[1222]
Removing Rhs of wire \LineCounter_bot:CounterUDB:status_6\[1223] = \LineCounter_bot:CounterUDB:fifo_nempty\[1224]
Removing Lhs of wire \LineCounter_bot:CounterUDB:dp_dir\[1226] = zero[8]
Removing Rhs of wire \LineCounter_bot:CounterUDB:cmp_out_i\[1232] = \LineCounter_bot:CounterUDB:cmp_equal\[1233]
Removing Lhs of wire \LineCounter_bot:CounterUDB:cs_addr_2\[1239] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:cs_addr_1\[1240] = \LineCounter_bot:CounterUDB:count_enable\[1238]
Removing Lhs of wire \LineCounter_bot:CounterUDB:cs_addr_0\[1241] = \LineCounter_bot:CounterUDB:reload\[1206]
Removing Rhs of wire Net_1203[1271] = \Line_Timer_bot:Net_55\[1272]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:ctrl_enable\[1289] = \Line_Timer_bot:TimerUDB:control_7\[1281]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:ctrl_cmode_1\[1291] = zero[8]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:ctrl_cmode_0\[1292] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:ctrl_ic_1\[1295] = \Line_Timer_bot:TimerUDB:control_1\[1287]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:ctrl_ic_0\[1296] = \Line_Timer_bot:TimerUDB:control_0\[1288]
Removing Rhs of wire \Line_Timer_bot:TimerUDB:timer_enable\[1300] = \Line_Timer_bot:TimerUDB:runmode_enable\[1373]
Removing Rhs of wire \Line_Timer_bot:TimerUDB:run_mode\[1301] = \Line_Timer_bot:TimerUDB:hwEnable_reg\[1302]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:trigger_enable\[1304] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:tc_i\[1306] = \Line_Timer_bot:TimerUDB:status_tc\[1303]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:hwEnable\[1308] = \Line_Timer_bot:TimerUDB:control_7\[1281]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_5\[1312] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\[1351]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_6_1\[1313] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_1\[1368]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_6_0\[1315] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_0\[1369]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:capt_fifo_load_int\[1317] = \Line_Timer_bot:TimerUDB:capt_int_temp\[1316]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newa_1\[1318] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN6_1\[1319]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN6_1\[1319] = \Line_Timer_bot:TimerUDB:int_capt_count_1\[1311]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newa_0\[1320] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN6_0\[1321]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN6_0\[1321] = \Line_Timer_bot:TimerUDB:int_capt_count_0\[1314]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newb_1\[1322] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN7_1\[1323]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN7_1\[1323] = \Line_Timer_bot:TimerUDB:control_1\[1287]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:newb_0\[1324] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN7_0\[1325]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN7_0\[1325] = \Line_Timer_bot:TimerUDB:control_0\[1288]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:dataa_1\[1326] = \Line_Timer_bot:TimerUDB:int_capt_count_1\[1311]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:dataa_0\[1327] = \Line_Timer_bot:TimerUDB:int_capt_count_0\[1314]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:datab_1\[1328] = \Line_Timer_bot:TimerUDB:control_1\[1287]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:datab_0\[1329] = \Line_Timer_bot:TimerUDB:control_0\[1288]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:a_1\[1330] = \Line_Timer_bot:TimerUDB:int_capt_count_1\[1311]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:a_0\[1331] = \Line_Timer_bot:TimerUDB:int_capt_count_0\[1314]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:b_1\[1332] = \Line_Timer_bot:TimerUDB:control_1\[1287]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:b_0\[1333] = \Line_Timer_bot:TimerUDB:control_0\[1288]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_0\[1336] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_0\[1337] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1335]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eqi_0\[1339] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\[1338]
Removing Rhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\[1351] = \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:aeqb_1\[1340]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:a_1\[1362] = \Line_Timer_bot:TimerUDB:int_capt_count_1\[1311]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN8_1\[1363] = \Line_Timer_bot:TimerUDB:int_capt_count_1\[1311]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:a_0\[1364] = \Line_Timer_bot:TimerUDB:int_capt_count_0\[1314]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODIN8_0\[1365] = \Line_Timer_bot:TimerUDB:int_capt_count_0\[1314]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1371] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1372] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:status_6\[1376] = zero[8]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:status_5\[1377] = zero[8]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:status_4\[1378] = zero[8]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:status_0\[1379] = \Line_Timer_bot:TimerUDB:status_tc\[1303]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:status_1\[1380] = \Line_Timer_bot:TimerUDB:capt_int_temp\[1316]
Removing Rhs of wire \Line_Timer_bot:TimerUDB:status_2\[1381] = \Line_Timer_bot:TimerUDB:fifo_full\[1382]
Removing Rhs of wire \Line_Timer_bot:TimerUDB:status_3\[1383] = \Line_Timer_bot:TimerUDB:fifo_nempty\[1384]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:cs_addr_2\[1386] = Net_1214[1174]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:cs_addr_1\[1387] = \Line_Timer_bot:TimerUDB:trig_reg\[1375]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:cs_addr_0\[1388] = \Line_Timer_bot:TimerUDB:per_zero\[1305]
Removing Lhs of wire \MOSFET:PWMUDB:tc_reg_i\\D\[1474] = \MOSFET:PWMUDB:tc_i\[48]
Removing Lhs of wire \MOSFET:PWMUDB:prevCapture\\D\[1475] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:trig_last\\D\[1476] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:ltch_kill_reg\\D\[1479] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:min_kill_reg\\D\[1480] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:pwm_reg_i\\D\[1483] = \MOSFET:PWMUDB:pwm_i\[110]
Removing Lhs of wire \MOSFET:PWMUDB:pwm1_reg_i\\D\[1484] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:pwm2_reg_i\\D\[1485] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:cmp1_status_reg\\D\[1486] = \MOSFET:PWMUDB:cmp1_status\[130]
Removing Lhs of wire \MOSFET:PWMUDB:cmp2_status_reg\\D\[1487] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:final_kill_reg\\D\[1488] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \MOSFET:PWMUDB:prevCompare1\\D\[1489] = \MOSFET:PWMUDB:cmp1\[107]
Removing Lhs of wire \Servo:PWMUDB:tc_reg_i\\D\[1490] = \Servo:PWMUDB:tc_i\[449]
Removing Lhs of wire \Servo:PWMUDB:prevCapture\\D\[1491] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:trig_last\\D\[1492] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:ltch_kill_reg\\D\[1495] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Servo:PWMUDB:min_kill_reg\\D\[1496] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Servo:PWMUDB:pwm_reg_i\\D\[1499] = \Servo:PWMUDB:pwm_i\[511]
Removing Lhs of wire \Servo:PWMUDB:pwm1_reg_i\\D\[1500] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:pwm2_reg_i\\D\[1501] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:cmp1_status_reg\\D\[1502] = \Servo:PWMUDB:cmp1_status\[531]
Removing Lhs of wire \Servo:PWMUDB:cmp2_status_reg\\D\[1503] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:final_kill_reg\\D\[1504] = tmpOE__Drive_net_0[38]
Removing Lhs of wire \Servo:PWMUDB:prevCompare1\\D\[1505] = \Servo:PWMUDB:cmp1\[508]
Removing Lhs of wire \LineCounter:CounterUDB:prevCapture\\D\[1506] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:overflow_reg_i\\D\[1508] = \LineCounter:CounterUDB:overflow\[878]
Removing Lhs of wire \LineCounter:CounterUDB:underflow_reg_i\\D\[1509] = \LineCounter:CounterUDB:underflow\[879]
Removing Lhs of wire \LineCounter:CounterUDB:tc_reg_i\\D\[1510] = \LineCounter:CounterUDB:tc_i\[901]
Removing Lhs of wire \LineCounter:CounterUDB:prevCompare\\D\[1511] = \LineCounter:CounterUDB:cmp_out_i\[903]
Removing Lhs of wire \LineCounter:CounterUDB:cmp_out_reg_i\\D\[1512] = \LineCounter:CounterUDB:cmp_out_i\[903]
Removing Lhs of wire \LineCounter:CounterUDB:count_stored_i\\D\[1513] = Net_1190[909]
Removing Lhs of wire \Line_Timer:TimerUDB:capture_last\\D\[1514] = Net_1189[962]
Removing Lhs of wire \Line_Timer:TimerUDB:hwEnable_reg\\D\[1515] = \Line_Timer:TimerUDB:control_7\[974]
Removing Lhs of wire \Line_Timer:TimerUDB:tc_reg_i\\D\[1516] = \Line_Timer:TimerUDB:status_tc\[996]
Removing Lhs of wire \Line_Timer:TimerUDB:capture_out_reg_i\\D\[1517] = \Line_Timer:TimerUDB:capt_fifo_load\[992]
Removing Lhs of wire \LineCounter_bot:CounterUDB:prevCapture\\D\[1523] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:overflow_reg_i\\D\[1525] = \LineCounter_bot:CounterUDB:overflow\[1207]
Removing Lhs of wire \LineCounter_bot:CounterUDB:underflow_reg_i\\D\[1526] = \LineCounter_bot:CounterUDB:underflow\[1208]
Removing Lhs of wire \LineCounter_bot:CounterUDB:tc_reg_i\\D\[1527] = \LineCounter_bot:CounterUDB:tc_i\[1230]
Removing Lhs of wire \LineCounter_bot:CounterUDB:prevCompare\\D\[1528] = \LineCounter_bot:CounterUDB:cmp_out_i\[1232]
Removing Lhs of wire \LineCounter_bot:CounterUDB:cmp_out_reg_i\\D\[1529] = \LineCounter_bot:CounterUDB:cmp_out_i\[1232]
Removing Lhs of wire \LineCounter_bot:CounterUDB:count_stored_i\\D\[1530] = Net_1190[909]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:capture_last\\D\[1531] = Net_1189[962]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:hwEnable_reg\\D\[1532] = \Line_Timer_bot:TimerUDB:control_7\[1281]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:tc_reg_i\\D\[1533] = \Line_Timer_bot:TimerUDB:status_tc\[1303]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:capture_out_reg_i\\D\[1534] = \Line_Timer_bot:TimerUDB:capt_fifo_load\[1299]

------------------------------------------------------
Aliased 0 equations, 354 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Drive_net_0' (cost = 0):
tmpOE__Drive_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:cmp1\' (cost = 0):
\MOSFET:PWMUDB:cmp1\ <= (\MOSFET:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MOSFET:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \MOSFET:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MOSFET:PWMUDB:dith_count_1\ and \MOSFET:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo:PWMUDB:cmp1\' (cost = 0):
\Servo:PWMUDB:cmp1\ <= (\Servo:PWMUDB:compare1\);

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Servo:PWMUDB:dith_count_1\ and \Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LineCounter:CounterUDB:capt_either_edge\' (cost = 0):
\LineCounter:CounterUDB:capt_either_edge\ <= (\LineCounter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_829' (cost = 0):
Net_829 <= (not Net_952);

Note:  Expanding virtual equation for '\LineCounter:CounterUDB:overflow\' (cost = 0):
\LineCounter:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\LineCounter:CounterUDB:underflow\' (cost = 0):
\LineCounter:CounterUDB:underflow\ <= (\LineCounter:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\LineCounter:CounterUDB:overflow_status\' (cost = 0):
\LineCounter:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\LineCounter:CounterUDB:underflow_status\' (cost = 1):
\LineCounter:CounterUDB:underflow_status\ <= ((not \LineCounter:CounterUDB:underflow_reg_i\ and \LineCounter:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\LineCounter:CounterUDB:counter_enable\' (cost = 1):
\LineCounter:CounterUDB:counter_enable\ <= ((not \LineCounter:CounterUDB:disable_run_i\ and \LineCounter:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_1190' (cost = 0):
Net_1190 <= (not Net_1084);

Note:  Expanding virtual equation for 'Net_1189' (cost = 0):
Net_1189 <= (not Net_1133);

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Line_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1133 and not \Line_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\Line_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1133 and not \Line_Timer:TimerUDB:capture_last\ and \Line_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:status_tc\' (cost = 3):
\Line_Timer:TimerUDB:status_tc\ <= ((\Line_Timer:TimerUDB:run_mode\ and \Line_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_0' (cost = 0):
add_vv_vv_MODGEN_4_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN3_1 and not MODIN4_1)
	OR (MODIN3_1 and MODIN4_1));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN3_0 and not MODIN4_0)
	OR (MODIN3_0 and MODIN4_0));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 4):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\ <= ((not MODIN3_1 and not MODIN3_0 and not MODIN4_1 and not MODIN4_0)
	OR (not MODIN3_1 and not MODIN4_1 and MODIN3_0 and MODIN4_0)
	OR (not MODIN3_0 and not MODIN4_0 and MODIN3_1 and MODIN4_1)
	OR (MODIN3_1 and MODIN3_0 and MODIN4_1 and MODIN4_0));

Note:  Expanding virtual equation for '\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\' (cost = 60):
\Line_Timer:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\ <= ((not MODIN3_1 and not MODIN3_0 and not MODIN4_1 and not MODIN4_0)
	OR (not MODIN3_1 and not MODIN4_1 and MODIN3_0 and MODIN4_0)
	OR (not MODIN3_0 and not MODIN4_0 and MODIN3_1 and MODIN4_1)
	OR (MODIN3_1 and MODIN3_0 and MODIN4_1 and MODIN4_0));

Note:  Expanding virtual equation for '\LineCounter_bot:CounterUDB:capt_either_edge\' (cost = 0):
\LineCounter_bot:CounterUDB:capt_either_edge\ <= (\LineCounter_bot:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\LineCounter_bot:CounterUDB:overflow\' (cost = 0):
\LineCounter_bot:CounterUDB:overflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\LineCounter_bot:CounterUDB:underflow\' (cost = 0):
\LineCounter_bot:CounterUDB:underflow\ <= (\LineCounter_bot:CounterUDB:status_1\);

Note:  Expanding virtual equation for '\LineCounter_bot:CounterUDB:overflow_status\' (cost = 0):
\LineCounter_bot:CounterUDB:overflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\LineCounter_bot:CounterUDB:underflow_status\' (cost = 1):
\LineCounter_bot:CounterUDB:underflow_status\ <= ((not \LineCounter_bot:CounterUDB:underflow_reg_i\ and \LineCounter_bot:CounterUDB:status_1\));

Note:  Expanding virtual equation for '\LineCounter_bot:CounterUDB:counter_enable\' (cost = 1):
\LineCounter_bot:CounterUDB:counter_enable\ <= ((not \LineCounter_bot:CounterUDB:disable_run_i\ and \LineCounter_bot:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:fifo_load_polarized\' (cost = 1):
\Line_Timer_bot:TimerUDB:fifo_load_polarized\ <= ((not Net_1133 and not \Line_Timer_bot:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:capt_fifo_load\' (cost = 9):
\Line_Timer_bot:TimerUDB:capt_fifo_load\ <= ((not Net_1133 and not \Line_Timer_bot:TimerUDB:capture_last\ and \Line_Timer_bot:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:status_tc\' (cost = 3):
\Line_Timer_bot:TimerUDB:status_tc\ <= ((\Line_Timer_bot:TimerUDB:run_mode\ and \Line_Timer_bot:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_1\ <= ((not \Line_Timer_bot:TimerUDB:control_1\ and not \Line_Timer_bot:TimerUDB:int_capt_count_1\)
	OR (\Line_Timer_bot:TimerUDB:control_1\ and \Line_Timer_bot:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \Line_Timer_bot:TimerUDB:control_0\ and not \Line_Timer_bot:TimerUDB:int_capt_count_0\)
	OR (\Line_Timer_bot:TimerUDB:control_0\ and \Line_Timer_bot:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\' (cost = 4):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:gx:u0:eq_1\ <= ((not \Line_Timer_bot:TimerUDB:control_1\ and not \Line_Timer_bot:TimerUDB:control_0\ and not \Line_Timer_bot:TimerUDB:int_capt_count_1\ and not \Line_Timer_bot:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer_bot:TimerUDB:control_1\ and not \Line_Timer_bot:TimerUDB:int_capt_count_1\ and \Line_Timer_bot:TimerUDB:control_0\ and \Line_Timer_bot:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer_bot:TimerUDB:control_0\ and not \Line_Timer_bot:TimerUDB:int_capt_count_0\ and \Line_Timer_bot:TimerUDB:control_1\ and \Line_Timer_bot:TimerUDB:int_capt_count_1\)
	OR (\Line_Timer_bot:TimerUDB:control_1\ and \Line_Timer_bot:TimerUDB:control_0\ and \Line_Timer_bot:TimerUDB:int_capt_count_1\ and \Line_Timer_bot:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\' (cost = 60):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_5:g1:a0:xeq\ <= ((not \Line_Timer_bot:TimerUDB:control_1\ and not \Line_Timer_bot:TimerUDB:control_0\ and not \Line_Timer_bot:TimerUDB:int_capt_count_1\ and not \Line_Timer_bot:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer_bot:TimerUDB:control_1\ and not \Line_Timer_bot:TimerUDB:int_capt_count_1\ and \Line_Timer_bot:TimerUDB:control_0\ and \Line_Timer_bot:TimerUDB:int_capt_count_0\)
	OR (not \Line_Timer_bot:TimerUDB:control_0\ and not \Line_Timer_bot:TimerUDB:int_capt_count_0\ and \Line_Timer_bot:TimerUDB:control_1\ and \Line_Timer_bot:TimerUDB:int_capt_count_1\)
	OR (\Line_Timer_bot:TimerUDB:control_1\ and \Line_Timer_bot:TimerUDB:control_0\ and \Line_Timer_bot:TimerUDB:int_capt_count_1\ and \Line_Timer_bot:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Line_Timer_bot:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_0\' (cost = 0):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_0\ <= (not \Line_Timer_bot:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\MOSFET:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \MOSFET:PWMUDB:dith_count_0\ and \MOSFET:PWMUDB:dith_count_1\)
	OR (not \MOSFET:PWMUDB:dith_count_1\ and \MOSFET:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Servo:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Servo:PWMUDB:dith_count_0\ and \Servo:PWMUDB:dith_count_1\)
	OR (not \Servo:PWMUDB:dith_count_1\ and \Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_4_1' (cost = 8):
add_vv_vv_MODGEN_4_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_1\' (cost = 8):
\Line_Timer_bot:TimerUDB:sIntCapCount:MODULE_6:g2:a0:s_1\ <= ((not \Line_Timer_bot:TimerUDB:int_capt_count_0\ and \Line_Timer_bot:TimerUDB:int_capt_count_1\)
	OR (not \Line_Timer_bot:TimerUDB:int_capt_count_1\ and \Line_Timer_bot:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 85 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MOSFET:PWMUDB:final_capture\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Servo:PWMUDB:final_capture\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LineCounter:CounterUDB:hwCapture\ to zero
Aliasing \LineCounter:CounterUDB:overflow\ to zero
Aliasing \LineCounter:CounterUDB:overflow_status\ to zero
Aliasing \LineCounter_bot:CounterUDB:hwCapture\ to zero
Aliasing \LineCounter_bot:CounterUDB:overflow\ to zero
Aliasing \LineCounter_bot:CounterUDB:overflow_status\ to zero
Removing Lhs of wire \MOSFET:PWMUDB:final_capture\[145] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[391] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[401] = zero[8]
Removing Lhs of wire \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[411] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:final_capture\[546] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[792] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[802] = zero[8]
Removing Lhs of wire \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[812] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:hwCapture\[875] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:overflow\[878] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:overflow_status\[882] = zero[8]
Removing Lhs of wire \LineCounter:CounterUDB:tc_i\[901] = \LineCounter:CounterUDB:status_1\[887]
Removing Lhs of wire \Line_Timer:TimerUDB:trig_reg\[1068] = \Line_Timer:TimerUDB:timer_enable\[993]
Removing Lhs of wire \LineCounter_bot:CounterUDB:hwCapture\[1205] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:overflow\[1207] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:overflow_status\[1211] = zero[8]
Removing Lhs of wire \LineCounter_bot:CounterUDB:tc_i\[1230] = \LineCounter_bot:CounterUDB:status_1\[1216]
Removing Lhs of wire \Line_Timer_bot:TimerUDB:trig_reg\[1375] = \Line_Timer_bot:TimerUDB:timer_enable\[1300]
Removing Lhs of wire \MOSFET:PWMUDB:runmode_enable\\D\[1477] = \MOSFET:PWMUDB:ctrl_enable\[56]
Removing Lhs of wire \Servo:PWMUDB:runmode_enable\\D\[1493] = \Servo:PWMUDB:ctrl_enable\[457]

------------------------------------------------------
Aliased 0 equations, 20 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya "-.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj" -dcpsoc3 Car_Lab_Task2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 22s.340ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.607, Family: PSoC3, Started at: Friday, 25 March 2016 14:22:12
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=H:\PSoC Creator\Car_Lab_Code\Car_Lab_Task2.cydsn\Car_Lab_Task2.cyprj -d CY8C3866AXI-040 Car_Lab_Task2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MOSFET:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Servo:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \LineCounter:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LineCounter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LineCounter_bot:CounterUDB:overflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LineCounter_bot:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MOSFET:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Servo:PWMUDB:trig_last\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LineCounter:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\LineCounter:CounterUDB:overflow_reg_i\:macrocell'
    Removed unused cell/equation '\LineCounter:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\LineCounter_bot:CounterUDB:cmp_out_reg_i\:macrocell'
    Removed unused cell/equation '\LineCounter_bot:CounterUDB:overflow_reg_i\:macrocell'
    Removed unused cell/equation '\LineCounter_bot:CounterUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:pwm1_reg_i\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:pwm2_reg_i\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:sc_kill_tmp\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'Clk_2'. Fanout=1, Signal=Net_1135
    Digital Clock 0: Automatic-assigning  clock 'Clk_3'. Fanout=2, Signal=Net_976
    Digital Clock 1: Automatic-assigning  clock 'Clk_5'. Fanout=2, Signal=Net_1209
    Digital Clock 2: Automatic-assigning  clock 'Clk_4'. Fanout=2, Signal=Net_1194
    Digital Clock 3: Automatic-assigning  clock 'Clk_1'. Fanout=2, Signal=Net_852
    Digital Clock 4: Automatic-assigning  clock 'Clk'. Fanout=3, Signal=Net_556
    Digital Clock 5: Automatic-assigning  clock 'Servo_Clk'. Fanout=2, Signal=Net_456
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LineCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_1, EnableOut: Constant 1
    UDB Clk/Enable \LineCounter:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_1, EnableOut: Constant 1
    UDB Clk/Enable \LineCounter_bot:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_4, EnableOut: Constant 1
    UDB Clk/Enable \LineCounter_bot:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_4, EnableOut: Constant 1
    UDB Clk/Enable \Line_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_3, EnableOut: Constant 1
    UDB Clk/Enable \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_3, EnableOut: Constant 1
    UDB Clk/Enable \Line_Timer_bot:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_5, EnableOut: Constant 1
    UDB Clk/Enable \Line_Timer_bot:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk_5, EnableOut: Constant 1
    UDB Clk/Enable \MOSFET:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \MOSFET:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clk, EnableOut: Constant 1
    UDB Clk/Enable \Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Servo_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Servo_Clk, EnableOut: Constant 1
    UDB Clk/Enable \Servo:PWMUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Servo_Clk was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Servo_Clk, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_1189:macrocell'
    Removed unused cell/equation 'Net_1190:macrocell'
    Removed unused cell/equation '\LineCounter:CounterUDB:disable_run_i\\D\:macrocell'
    Removed unused cell/equation '\LineCounter_bot:CounterUDB:disable_run_i\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer:TimerUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\Line_Timer_bot:TimerUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:cmp1_status\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:pwm_i\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:status_1\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LineCounter_bot:CounterUDB:underflow_reg_i\, Duplicate of Net_1214 
    MacroCell: Name=\LineCounter_bot:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:status_1\
        );
        Output = \LineCounter_bot:CounterUDB:underflow_reg_i\ (fanout=2)

    Removing \LineCounter:CounterUDB:underflow_reg_i\, Duplicate of Net_1098 
    MacroCell: Name=\LineCounter:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:status_1\
        );
        Output = \LineCounter:CounterUDB:underflow_reg_i\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\MOSFET:PWMUDB:dith_count_0\:macrocell'
    Removed unused cell/equation '\Servo:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_1084 ,
            pad => CSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CV(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => Net_910 ,
            pad => CV(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Drive(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_63 ,
            pad => Drive(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hall(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_376 ,
            pad => Hall(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_Drive(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_552 ,
            pad => Servo_Drive(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Servo_Gnd(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => Servo_Gnd(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSync(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_952 ,
            pad => VSync(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN3_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * MODIN4_1
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * !MODIN4_1
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN4_0
            + Net_1098 * MODIN3_0
            + !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_0
        );
        Output = MODIN3_0 (fanout=3)

    MacroCell: Name=MODIN3_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_0 * MODIN4_1
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_0 * !MODIN4_0
            + Net_1098 * MODIN3_1
            + !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * MODIN3_0
            + !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * MODIN4_1 * 
              !MODIN4_0
        );
        Output = MODIN3_1 (fanout=3)

    MacroCell: Name=Net_1098, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:status_1\
        );
        Output = Net_1098 (fanout=10)

    MacroCell: Name=Net_1214, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:status_1\
        );
        Output = Net_1214 (fanout=10)

    MacroCell: Name=Net_378, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_376
        );
        Output = Net_378 (fanout=1)

    MacroCell: Name=Net_552, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:ctrl_enable\ * \Servo:PWMUDB:compare1\
        );
        Output = Net_552 (fanout=1)

    MacroCell: Name=Net_63, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\ * \MOSFET:PWMUDB:compare1\
        );
        Output = Net_63 (fanout=1)

    MacroCell: Name=Net_829, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_952
        );
        Output = Net_829 (fanout=2)

    MacroCell: Name=\LineCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:control_7\ * 
              !\LineCounter:CounterUDB:disable_run_i\ * 
              !\LineCounter:CounterUDB:count_stored_i\ * !Net_1084
        );
        Output = \LineCounter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\LineCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1084
        );
        Output = \LineCounter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\LineCounter:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_952 * !Net_1098 * \LineCounter:CounterUDB:status_1\
            + Net_952 * \LineCounter:CounterUDB:disable_run_i\
        );
        Output = \LineCounter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\LineCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:cmp_out_i\
        );
        Output = \LineCounter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\LineCounter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_952 * !\LineCounter:CounterUDB:status_1\
        );
        Output = \LineCounter:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\LineCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:cmp_out_i\ * 
              !\LineCounter:CounterUDB:prevCompare\
        );
        Output = \LineCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\LineCounter:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1098 * \LineCounter:CounterUDB:status_1\
        );
        Output = \LineCounter:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\LineCounter_bot:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1084 * \LineCounter_bot:CounterUDB:control_7\ * 
              !\LineCounter_bot:CounterUDB:disable_run_i\ * 
              !\LineCounter_bot:CounterUDB:count_stored_i\
        );
        Output = \LineCounter_bot:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\LineCounter_bot:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1084
        );
        Output = \LineCounter_bot:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\LineCounter_bot:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_952 * !Net_1214 * \LineCounter_bot:CounterUDB:status_1\
            + Net_952 * \LineCounter_bot:CounterUDB:disable_run_i\
        );
        Output = \LineCounter_bot:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\LineCounter_bot:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:cmp_out_i\
        );
        Output = \LineCounter_bot:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\LineCounter_bot:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_952 * !\LineCounter_bot:CounterUDB:status_1\
        );
        Output = \LineCounter_bot:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\LineCounter_bot:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:cmp_out_i\ * 
              !\LineCounter_bot:CounterUDB:prevCompare\
        );
        Output = \LineCounter_bot:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\LineCounter_bot:CounterUDB:underflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1214 * \LineCounter_bot:CounterUDB:status_1\
        );
        Output = \LineCounter_bot:CounterUDB:underflow_status\ (fanout=1)

    MacroCell: Name=\Line_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\
        );
        Output = \Line_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Line_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * !MODIN3_0 * 
              !MODIN4_1 * !MODIN4_0
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * MODIN3_0 * 
              !MODIN4_1 * MODIN4_0
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * !MODIN3_0 * 
              MODIN4_1 * !MODIN4_0
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * MODIN3_0 * 
              MODIN4_1 * MODIN4_0
        );
        Output = \Line_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Line_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133
        );
        Output = \Line_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Line_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer:TimerUDB:control_7\
        );
        Output = \Line_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Line_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer:TimerUDB:run_mode\ * \Line_Timer:TimerUDB:per_zero\
        );
        Output = \Line_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Line_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1098 * !Net_1109 * \Line_Timer:TimerUDB:control_7\ * 
              !\Line_Timer:TimerUDB:run_mode\ * 
              !\Line_Timer:TimerUDB:trig_disable\
            + !Net_1098 * !Net_1109 * \Line_Timer:TimerUDB:control_7\ * 
              !\Line_Timer:TimerUDB:per_zero\ * 
              !\Line_Timer:TimerUDB:trig_disable\
            + !Net_1098 * \Line_Timer:TimerUDB:control_7\ * 
              !\Line_Timer:TimerUDB:timer_enable\ * 
              !\Line_Timer:TimerUDB:trig_disable\
        );
        Output = \Line_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Line_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1098 * Net_1109 * \Line_Timer:TimerUDB:timer_enable\
            + !Net_1098 * \Line_Timer:TimerUDB:timer_enable\ * 
              \Line_Timer:TimerUDB:run_mode\ * \Line_Timer:TimerUDB:per_zero\
            + !Net_1098 * \Line_Timer:TimerUDB:trig_disable\
        );
        Output = \Line_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133 * !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\
        );
        Output = \Line_Timer_bot:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_1\ * 
              \Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              \Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer_bot:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133
        );
        Output = \Line_Timer_bot:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_1\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\
            + !Net_1133 * !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + Net_1214 * \Line_Timer_bot:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer_bot:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\
            + !Net_1133 * !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + Net_1214 * \Line_Timer_bot:TimerUDB:int_capt_count_1\
        );
        Output = \Line_Timer_bot:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer_bot:TimerUDB:control_7\
        );
        Output = \Line_Timer_bot:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer_bot:TimerUDB:run_mode\ * 
              \Line_Timer_bot:TimerUDB:per_zero\
        );
        Output = \Line_Timer_bot:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1214 * !Net_1203 * \Line_Timer_bot:TimerUDB:control_7\ * 
              !\Line_Timer_bot:TimerUDB:run_mode\ * 
              !\Line_Timer_bot:TimerUDB:trig_disable\
            + !Net_1214 * !Net_1203 * \Line_Timer_bot:TimerUDB:control_7\ * 
              !\Line_Timer_bot:TimerUDB:per_zero\ * 
              !\Line_Timer_bot:TimerUDB:trig_disable\
            + !Net_1214 * \Line_Timer_bot:TimerUDB:control_7\ * 
              !\Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:trig_disable\
        );
        Output = \Line_Timer_bot:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Line_Timer_bot:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1214 * Net_1203 * \Line_Timer_bot:TimerUDB:timer_enable\
            + !Net_1214 * \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:run_mode\ * 
              \Line_Timer_bot:TimerUDB:per_zero\
            + !Net_1214 * \Line_Timer_bot:TimerUDB:trig_disable\
        );
        Output = \Line_Timer_bot:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\MOSFET:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \MOSFET:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\
        );
        Output = \MOSFET:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\
        );
        Output = \MOSFET:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\MOSFET:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\ * !\MOSFET:PWMUDB:prevCompare1\
        );
        Output = \MOSFET:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MOSFET:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MOSFET:PWMUDB:final_kill_reg\
        );
        Output = \MOSFET:PWMUDB:status_5\ (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:final_kill_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Servo:PWMUDB:final_kill_reg\ (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:compare1\
        );
        Output = \Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:ctrl_enable\
        );
        Output = \Servo:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:compare1\ * !\Servo:PWMUDB:prevCompare1\
        );
        Output = \Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Servo:PWMUDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo:PWMUDB:final_kill_reg\
        );
        Output = \Servo:PWMUDB:status_5\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LineCounter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_852 ,
            cs_addr_1 => \LineCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \LineCounter:CounterUDB:reload\ ,
            z0_comb => \LineCounter:CounterUDB:status_1\ ,
            ce1_comb => \LineCounter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \LineCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \LineCounter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LineCounter_bot:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1194 ,
            cs_addr_1 => \LineCounter_bot:CounterUDB:count_enable\ ,
            cs_addr_0 => \LineCounter_bot:CounterUDB:reload\ ,
            z0_comb => \LineCounter_bot:CounterUDB:status_1\ ,
            ce1_comb => \LineCounter_bot:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \LineCounter_bot:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \LineCounter_bot:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_976 ,
            cs_addr_2 => Net_1098 ,
            cs_addr_1 => \Line_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
            f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Line_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_976 ,
            cs_addr_2 => Net_1098 ,
            cs_addr_1 => \Line_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
            f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Line_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Line_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Line_Timer:TimerUDB:status_2\ ,
            chain_in => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Line_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Line_Timer_bot:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1209 ,
            cs_addr_2 => Net_1214 ,
            cs_addr_1 => \Line_Timer_bot:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Line_Timer_bot:TimerUDB:per_zero\ ,
            f0_load => \Line_Timer_bot:TimerUDB:capt_fifo_load\ ,
            chain_out => \Line_Timer_bot:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Line_Timer_bot:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Line_Timer_bot:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1209 ,
            cs_addr_2 => Net_1214 ,
            cs_addr_1 => \Line_Timer_bot:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Line_Timer_bot:TimerUDB:per_zero\ ,
            f0_load => \Line_Timer_bot:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Line_Timer_bot:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Line_Timer_bot:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Line_Timer_bot:TimerUDB:status_2\ ,
            chain_in => \Line_Timer_bot:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Line_Timer_bot:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_556 ,
            cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
            cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
            chain_out => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MOSFET:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_556 ,
            cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
            cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
            cl0_comb => \MOSFET:PWMUDB:compare1\ ,
            z0_comb => \MOSFET:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \MOSFET:PWMUDB:status_3\ ,
            chain_in => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MOSFET:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_456 ,
            cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
            chain_out => \Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_456 ,
            cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \Servo:PWMUDB:compare1\ ,
            z0_comb => \Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Servo:PWMUDB:status_3\ ,
            chain_in => \Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Servo:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_829 ,
            clock => Net_852 ,
            status_6 => \LineCounter:CounterUDB:status_6\ ,
            status_5 => \LineCounter:CounterUDB:status_5\ ,
            status_3 => \LineCounter:CounterUDB:underflow_status\ ,
            status_1 => \LineCounter:CounterUDB:status_1\ ,
            status_0 => \LineCounter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LineCounter_bot:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => Net_829 ,
            clock => Net_1194 ,
            status_6 => \LineCounter_bot:CounterUDB:status_6\ ,
            status_5 => \LineCounter_bot:CounterUDB:status_5\ ,
            status_3 => \LineCounter_bot:CounterUDB:underflow_status\ ,
            status_1 => \LineCounter_bot:CounterUDB:status_1\ ,
            status_0 => \LineCounter_bot:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Line_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1098 ,
            clock => Net_976 ,
            status_3 => \Line_Timer:TimerUDB:status_3\ ,
            status_2 => \Line_Timer:TimerUDB:status_2\ ,
            status_1 => \Line_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Line_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Line_Timer_bot:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1214 ,
            clock => Net_1209 ,
            status_3 => \Line_Timer_bot:TimerUDB:status_3\ ,
            status_2 => \Line_Timer_bot:TimerUDB:status_2\ ,
            status_1 => \Line_Timer_bot:TimerUDB:capt_int_temp\ ,
            status_0 => \Line_Timer_bot:TimerUDB:status_tc\ ,
            interrupt => Net_1203 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MOSFET:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_556 ,
            status_5 => \MOSFET:PWMUDB:status_5\ ,
            status_3 => \MOSFET:PWMUDB:status_3\ ,
            status_2 => \MOSFET:PWMUDB:tc_i\ ,
            status_0 => \MOSFET:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Servo:PWMUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            clock => Net_456 ,
            status_5 => \Servo:PWMUDB:status_5\ ,
            status_3 => \Servo:PWMUDB:status_3\ ,
            status_2 => \Servo:PWMUDB:tc_i\ ,
            status_0 => \Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LineCounter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_852 ,
            control_7 => \LineCounter:CounterUDB:control_7\ ,
            control_6 => \LineCounter:CounterUDB:control_6\ ,
            control_5 => \LineCounter:CounterUDB:control_5\ ,
            control_4 => \LineCounter:CounterUDB:control_4\ ,
            control_3 => \LineCounter:CounterUDB:control_3\ ,
            control_2 => \LineCounter:CounterUDB:control_2\ ,
            control_1 => \LineCounter:CounterUDB:control_1\ ,
            control_0 => \LineCounter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LineCounter_bot:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1194 ,
            control_7 => \LineCounter_bot:CounterUDB:control_7\ ,
            control_6 => \LineCounter_bot:CounterUDB:control_6\ ,
            control_5 => \LineCounter_bot:CounterUDB:control_5\ ,
            control_4 => \LineCounter_bot:CounterUDB:control_4\ ,
            control_3 => \LineCounter_bot:CounterUDB:control_3\ ,
            control_2 => \LineCounter_bot:CounterUDB:control_2\ ,
            control_1 => \LineCounter_bot:CounterUDB:control_1\ ,
            control_0 => \LineCounter_bot:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_976 ,
            control_7 => \Line_Timer:TimerUDB:control_7\ ,
            control_6 => \Line_Timer:TimerUDB:control_6\ ,
            control_5 => \Line_Timer:TimerUDB:control_5\ ,
            control_4 => \Line_Timer:TimerUDB:control_4\ ,
            control_3 => \Line_Timer:TimerUDB:control_3\ ,
            control_2 => \Line_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN4_1 ,
            control_0 => MODIN4_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Line_Timer_bot:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1209 ,
            control_7 => \Line_Timer_bot:TimerUDB:control_7\ ,
            control_6 => \Line_Timer_bot:TimerUDB:control_6\ ,
            control_5 => \Line_Timer_bot:TimerUDB:control_5\ ,
            control_4 => \Line_Timer_bot:TimerUDB:control_4\ ,
            control_3 => \Line_Timer_bot:TimerUDB:control_3\ ,
            control_2 => \Line_Timer_bot:TimerUDB:control_2\ ,
            control_1 => \Line_Timer_bot:TimerUDB:control_1\ ,
            control_0 => \Line_Timer_bot:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MOSFET:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_556 ,
            control_7 => \MOSFET:PWMUDB:ctrl_enable\ ,
            control_6 => \MOSFET:PWMUDB:control_6\ ,
            control_5 => \MOSFET:PWMUDB:control_5\ ,
            control_4 => \MOSFET:PWMUDB:control_4\ ,
            control_3 => \MOSFET:PWMUDB:control_3\ ,
            control_2 => \MOSFET:PWMUDB:control_2\ ,
            control_1 => \MOSFET:PWMUDB:control_1\ ,
            control_0 => \MOSFET:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_456 ,
            control_7 => \Servo:PWMUDB:ctrl_enable\ ,
            control_6 => \Servo:PWMUDB:control_6\ ,
            control_5 => \Servo:PWMUDB:control_5\ ,
            control_4 => \Servo:PWMUDB:control_4\ ,
            control_3 => \Servo:PWMUDB:control_3\ ,
            control_2 => \Servo:PWMUDB:control_2\ ,
            control_1 => \Servo:PWMUDB:control_1\ ,
            control_0 => \Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =clk_inter
        PORT MAP (
            interrupt => Net_557 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =spd_inter
        PORT MAP (
            interrupt => Net_378 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =timer_inter
        PORT MAP (
            interrupt => Net_1109 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =timer_inter_bot
        PORT MAP (
            interrupt => Net_1203 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    6 :    2 :    8 :  75.00%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   17 :   55 :   72 :  23.61%
Macrocells                    :   48 :  144 :  192 :  25.00%
Unique Pterms                 :   76 :  308 :  384 :  19.79%
Total Pterms                  :   78 :      :      : 
Datapath Cells                :   10 :   14 :   24 :  41.67%
Status Cells                  :    6 :   18 :   24 :  25.00%
            StatusI Registers :    6 
Control Cells                 :    6 :   18 :   24 :  25.00%
            Control Registers :    6 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    4 :   28 :   32 :  12.50%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    1 :    3 :    4 :  25.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.401ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.711ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : CSync(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : CV(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Drive(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Hall(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Servo_Drive(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Servo_Gnd(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : VSync(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[3]@[FFB(Comparator,3)] : \Thresholder:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \VRef:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 75% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(4)][IoId=(4)] : CSync(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : CV(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Drive(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Hall(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : Servo_Drive(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : Servo_Gnd(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : VSync(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
Comparator[0]@[FFB(Comparator,0)] : \Thresholder:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \VRef:viDAC8\

Analog Placement phase: Elapsed time ==> 2s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Connect Signal: Net_910 => (GPIO P4[2] (260)) (Comparator 0+ (669)) 
Route#940: 
  (Comparator 0+ (669)) [comp0+ Wire [666]] 
    (comp0+ Sw__3a (683)) [comp0+ Sw__3b [258]] (comp0+ Sw__3c (684)##) [AGL[6] [496]] 
    (GPIO P4[2] Sw__1c (264)##) [GPIO P4[2] Sw__1b [089]] (GPIO P4[2] Sw__1a (263)) [GPIO P4[2] Wire [596]] 
    (GPIO P4[2] (260)) 
Connect Signal: Net_912 => (Comparator 0- (673)) (VIDAC Vout 2 (590)) 
Route#941: 
  (VIDAC Vout 2 (590)) [v2 Wire [659]] 
    (v2 Sw__1a (617)) [v2 Sw__1b [229]] (v2 Sw__1c (618)##) [AGL[4] [489]] 
    (comp0- Sw__1c (704)##) [comp0- Sw__1b [268]] (comp0- Sw__1a (703)) [comp0- Wire [670]] 
    (Comparator 0- (673)) 
Connect Signal: \VRef:Net_77\ => (VIDAC Iout 2 (594)) 
Route#942: 
  (VIDAC Iout 2 (594)) 
Analog Routing phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 1s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   27 :   21 :   48 :  56.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            2.89
               Macrocells :            1.78
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.249ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 474, final cost is 474 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       6.64 :       3.43
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MOSFET:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\
        );
        Output = \MOSFET:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_378, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_376
        );
        Output = Net_378 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MOSFET:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:compare1\ * !\MOSFET:PWMUDB:prevCompare1\
        );
        Output = \MOSFET:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MOSFET:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\
        );
        Output = \MOSFET:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_556 ,
        cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
        cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
        cl0_comb => \MOSFET:PWMUDB:compare1\ ,
        z0_comb => \MOSFET:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \MOSFET:PWMUDB:status_3\ ,
        chain_in => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MOSFET:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\MOSFET:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_556 ,
        status_5 => \MOSFET:PWMUDB:status_5\ ,
        status_3 => \MOSFET:PWMUDB:status_3\ ,
        status_2 => \MOSFET:PWMUDB:tc_i\ ,
        status_0 => \MOSFET:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOSFET:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_556 ,
        control_7 => \MOSFET:PWMUDB:ctrl_enable\ ,
        control_6 => \MOSFET:PWMUDB:control_6\ ,
        control_5 => \MOSFET:PWMUDB:control_5\ ,
        control_4 => \MOSFET:PWMUDB:control_4\ ,
        control_3 => \MOSFET:PWMUDB:control_3\ ,
        control_2 => \MOSFET:PWMUDB:control_2\ ,
        control_1 => \MOSFET:PWMUDB:control_1\ ,
        control_0 => \MOSFET:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LineCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:cmp_out_i\
        );
        Output = \LineCounter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LineCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:cmp_out_i\ * 
              !\LineCounter:CounterUDB:prevCompare\
        );
        Output = \LineCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1214, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:status_1\
        );
        Output = Net_1214 (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\MOSFET:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_556 ,
        cs_addr_2 => \MOSFET:PWMUDB:tc_i\ ,
        cs_addr_1 => \MOSFET:PWMUDB:runmode_enable\ ,
        chain_out => \MOSFET:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MOSFET:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Line_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133
        );
        Output = \Line_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_0, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * MODIN4_1
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * !MODIN4_1
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN4_0
            + Net_1098 * MODIN3_0
            + !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_0
        );
        Output = MODIN3_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_976 ,
        control_7 => \Line_Timer:TimerUDB:control_7\ ,
        control_6 => \Line_Timer:TimerUDB:control_6\ ,
        control_5 => \Line_Timer:TimerUDB:control_5\ ,
        control_4 => \Line_Timer:TimerUDB:control_4\ ,
        control_3 => \Line_Timer:TimerUDB:control_3\ ,
        control_2 => \Line_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN4_1 ,
        control_0 => MODIN4_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_1, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_0 * MODIN4_1
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_0 * !MODIN4_0
            + Net_1098 * MODIN3_1
            + !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * MODIN3_0
            + !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * MODIN4_1 * 
              !MODIN4_0
        );
        Output = MODIN3_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Line_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * !MODIN3_0 * 
              !MODIN4_1 * !MODIN4_0
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * !MODIN3_1 * MODIN3_0 * 
              !MODIN4_1 * MODIN4_0
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * !MODIN3_0 * 
              MODIN4_1 * !MODIN4_0
            + !Net_1098 * !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\ * MODIN3_1 * MODIN3_0 * 
              MODIN4_1 * MODIN4_0
        );
        Output = \Line_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MOSFET:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MOSFET:PWMUDB:final_kill_reg\
        );
        Output = \MOSFET:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1214 * !Net_1203 * \Line_Timer_bot:TimerUDB:control_7\ * 
              !\Line_Timer_bot:TimerUDB:run_mode\ * 
              !\Line_Timer_bot:TimerUDB:trig_disable\
            + !Net_1214 * !Net_1203 * \Line_Timer_bot:TimerUDB:control_7\ * 
              !\Line_Timer_bot:TimerUDB:per_zero\ * 
              !\Line_Timer_bot:TimerUDB:trig_disable\
            + !Net_1214 * \Line_Timer_bot:TimerUDB:control_7\ * 
              !\Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:trig_disable\
        );
        Output = \Line_Timer_bot:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1214 * Net_1203 * \Line_Timer_bot:TimerUDB:timer_enable\
            + !Net_1214 * \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:run_mode\ * 
              \Line_Timer_bot:TimerUDB:per_zero\
            + !Net_1214 * \Line_Timer_bot:TimerUDB:trig_disable\
        );
        Output = \Line_Timer_bot:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133
        );
        Output = \Line_Timer_bot:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Line_Timer_bot:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1209 ,
        cs_addr_2 => Net_1214 ,
        cs_addr_1 => \Line_Timer_bot:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Line_Timer_bot:TimerUDB:per_zero\ ,
        f0_load => \Line_Timer_bot:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Line_Timer_bot:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Line_Timer_bot:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Line_Timer_bot:TimerUDB:status_2\ ,
        chain_in => \Line_Timer_bot:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Line_Timer_bot:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Line_Timer_bot:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1214 ,
        clock => Net_1209 ,
        status_3 => \Line_Timer_bot:TimerUDB:status_3\ ,
        status_2 => \Line_Timer_bot:TimerUDB:status_2\ ,
        status_1 => \Line_Timer_bot:TimerUDB:capt_int_temp\ ,
        status_0 => \Line_Timer_bot:TimerUDB:status_tc\ ,
        interrupt => Net_1203 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133 * !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\
        );
        Output = \Line_Timer_bot:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LineCounter_bot:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:cmp_out_i\
        );
        Output = \LineCounter_bot:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer_bot:TimerUDB:run_mode\ * 
              \Line_Timer_bot:TimerUDB:per_zero\
        );
        Output = \Line_Timer_bot:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_1\ * 
              \Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              \Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer_bot:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer_bot:TimerUDB:control_7\
        );
        Output = \Line_Timer_bot:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\Line_Timer_bot:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1209 ,
        control_7 => \Line_Timer_bot:TimerUDB:control_7\ ,
        control_6 => \Line_Timer_bot:TimerUDB:control_6\ ,
        control_5 => \Line_Timer_bot:TimerUDB:control_5\ ,
        control_4 => \Line_Timer_bot:TimerUDB:control_4\ ,
        control_3 => \Line_Timer_bot:TimerUDB:control_3\ ,
        control_2 => \Line_Timer_bot:TimerUDB:control_2\ ,
        control_1 => \Line_Timer_bot:TimerUDB:control_1\ ,
        control_0 => \Line_Timer_bot:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:compare1\ * !\Servo:PWMUDB:prevCompare1\
        );
        Output = \Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:ctrl_enable\
        );
        Output = \Servo:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Servo:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \Servo:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LineCounter_bot:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter_bot:CounterUDB:cmp_out_i\ * 
              !\LineCounter_bot:CounterUDB:prevCompare\
        );
        Output = \LineCounter_bot:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Servo:PWMUDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Servo:PWMUDB:final_kill_reg\
        );
        Output = \Servo:PWMUDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:compare1\
        );
        Output = \Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_456 ,
        cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \Servo:PWMUDB:compare1\ ,
        z0_comb => \Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Servo:PWMUDB:status_3\ ,
        chain_in => \Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Servo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Servo:PWMUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        clock => Net_456 ,
        status_5 => \Servo:PWMUDB:status_5\ ,
        status_3 => \Servo:PWMUDB:status_3\ ,
        status_2 => \Servo:PWMUDB:tc_i\ ,
        status_0 => \Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Servo:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_456 ,
        control_7 => \Servo:PWMUDB:ctrl_enable\ ,
        control_6 => \Servo:PWMUDB:control_6\ ,
        control_5 => \Servo:PWMUDB:control_5\ ,
        control_4 => \Servo:PWMUDB:control_4\ ,
        control_3 => \Servo:PWMUDB:control_3\ ,
        control_2 => \Servo:PWMUDB:control_2\ ,
        control_1 => \Servo:PWMUDB:control_1\ ,
        control_0 => \Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_63, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MOSFET:PWMUDB:ctrl_enable\ * \MOSFET:PWMUDB:compare1\
        );
        Output = Net_63 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\LineCounter_bot:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1194 ,
        cs_addr_1 => \LineCounter_bot:CounterUDB:count_enable\ ,
        cs_addr_0 => \LineCounter_bot:CounterUDB:reload\ ,
        z0_comb => \LineCounter_bot:CounterUDB:status_1\ ,
        ce1_comb => \LineCounter_bot:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \LineCounter_bot:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \LineCounter_bot:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Line_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1098 * !Net_1109 * \Line_Timer:TimerUDB:control_7\ * 
              !\Line_Timer:TimerUDB:run_mode\ * 
              !\Line_Timer:TimerUDB:trig_disable\
            + !Net_1098 * !Net_1109 * \Line_Timer:TimerUDB:control_7\ * 
              !\Line_Timer:TimerUDB:per_zero\ * 
              !\Line_Timer:TimerUDB:trig_disable\
            + !Net_1098 * \Line_Timer:TimerUDB:control_7\ * 
              !\Line_Timer:TimerUDB:timer_enable\ * 
              !\Line_Timer:TimerUDB:trig_disable\
        );
        Output = \Line_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Line_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1098 * Net_1109 * \Line_Timer:TimerUDB:timer_enable\
            + !Net_1098 * \Line_Timer:TimerUDB:timer_enable\ * 
              \Line_Timer:TimerUDB:run_mode\ * \Line_Timer:TimerUDB:per_zero\
            + !Net_1098 * \Line_Timer:TimerUDB:trig_disable\
        );
        Output = \Line_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Line_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_976) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer:TimerUDB:control_7\
        );
        Output = \Line_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_976 ,
        cs_addr_2 => Net_1098 ,
        cs_addr_1 => \Line_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
        f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Line_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Line_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1133 * !\Line_Timer:TimerUDB:capture_last\ * 
              \Line_Timer:TimerUDB:timer_enable\
        );
        Output = \Line_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Line_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Line_Timer:TimerUDB:run_mode\ * \Line_Timer:TimerUDB:per_zero\
        );
        Output = \Line_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MOSFET:PWMUDB:final_kill_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_556) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \MOSFET:PWMUDB:final_kill_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Line_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_976 ,
        cs_addr_2 => Net_1098 ,
        cs_addr_1 => \Line_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Line_Timer:TimerUDB:per_zero\ ,
        f0_load => \Line_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Line_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Line_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Line_Timer:TimerUDB:status_2\ ,
        chain_in => \Line_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Line_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Line_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1098 ,
        clock => Net_976 ,
        status_3 => \Line_Timer:TimerUDB:status_3\ ,
        status_2 => \Line_Timer:TimerUDB:status_2\ ,
        status_1 => \Line_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Line_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LineCounter:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1098 * \LineCounter:CounterUDB:status_1\
        );
        Output = \LineCounter:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1098, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:status_1\
        );
        Output = Net_1098 (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Line_Timer_bot:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1209 ,
        cs_addr_2 => Net_1214 ,
        cs_addr_1 => \Line_Timer_bot:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Line_Timer_bot:TimerUDB:per_zero\ ,
        f0_load => \Line_Timer_bot:TimerUDB:capt_fifo_load\ ,
        chain_out => \Line_Timer_bot:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Line_Timer_bot:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_829 ,
        clock => Net_852 ,
        status_6 => \LineCounter:CounterUDB:status_6\ ,
        status_5 => \LineCounter:CounterUDB:status_5\ ,
        status_3 => \LineCounter:CounterUDB:underflow_status\ ,
        status_1 => \LineCounter:CounterUDB:status_1\ ,
        status_0 => \LineCounter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + !Net_1133 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\
            + !Net_1133 * !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + Net_1214 * \Line_Timer_bot:TimerUDB:int_capt_count_1\
        );
        Output = \Line_Timer_bot:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Line_Timer_bot:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1209) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1133 * !Net_1214 * !\Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_1\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_1\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              !\Line_Timer_bot:TimerUDB:int_capt_count_1\
            + !Net_1133 * !Net_1214 * \Line_Timer_bot:TimerUDB:control_0\ * 
              !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\
            + !Net_1133 * !\Line_Timer_bot:TimerUDB:capture_last\ * 
              \Line_Timer_bot:TimerUDB:timer_enable\ * 
              \Line_Timer_bot:TimerUDB:int_capt_count_0\
            + Net_1214 * \Line_Timer_bot:TimerUDB:int_capt_count_0\
        );
        Output = \Line_Timer_bot:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_829, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_952
        );
        Output = Net_829 (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\LineCounter:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_852 ,
        control_7 => \LineCounter:CounterUDB:control_7\ ,
        control_6 => \LineCounter:CounterUDB:control_6\ ,
        control_5 => \LineCounter:CounterUDB:control_5\ ,
        control_4 => \LineCounter:CounterUDB:control_4\ ,
        control_3 => \LineCounter:CounterUDB:control_3\ ,
        control_2 => \LineCounter:CounterUDB:control_2\ ,
        control_1 => \LineCounter:CounterUDB:control_1\ ,
        control_0 => \LineCounter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\LineCounter_bot:CounterUDB:underflow_status\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1214 * \LineCounter_bot:CounterUDB:status_1\
        );
        Output = \LineCounter_bot:CounterUDB:underflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LineCounter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_952 * !\LineCounter:CounterUDB:status_1\
        );
        Output = \LineCounter:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_552, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_456) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Servo:PWMUDB:ctrl_enable\ * \Servo:PWMUDB:compare1\
        );
        Output = Net_552 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_456 ,
        cs_addr_2 => \Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \Servo:PWMUDB:runmode_enable\ ,
        chain_out => \Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Servo:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\LineCounter_bot:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => Net_829 ,
        clock => Net_1194 ,
        status_6 => \LineCounter_bot:CounterUDB:status_6\ ,
        status_5 => \LineCounter_bot:CounterUDB:status_5\ ,
        status_3 => \LineCounter_bot:CounterUDB:underflow_status\ ,
        status_1 => \LineCounter_bot:CounterUDB:status_1\ ,
        status_0 => \LineCounter_bot:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LineCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1084
        );
        Output = \LineCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LineCounter_bot:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_952 * !\LineCounter_bot:CounterUDB:status_1\
        );
        Output = \LineCounter_bot:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LineCounter:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_852) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_952 * !Net_1098 * \LineCounter:CounterUDB:status_1\
            + Net_952 * \LineCounter:CounterUDB:disable_run_i\
        );
        Output = \LineCounter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LineCounter_bot:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1084 * \LineCounter_bot:CounterUDB:control_7\ * 
              !\LineCounter_bot:CounterUDB:disable_run_i\ * 
              !\LineCounter_bot:CounterUDB:count_stored_i\
        );
        Output = \LineCounter_bot:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LineCounter_bot:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1084
        );
        Output = \LineCounter_bot:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LineCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LineCounter:CounterUDB:control_7\ * 
              !\LineCounter:CounterUDB:disable_run_i\ * 
              !\LineCounter:CounterUDB:count_stored_i\ * !Net_1084
        );
        Output = \LineCounter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LineCounter_bot:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1194) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_952 * !Net_1214 * \LineCounter_bot:CounterUDB:status_1\
            + Net_952 * \LineCounter_bot:CounterUDB:disable_run_i\
        );
        Output = \LineCounter_bot:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LineCounter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_852 ,
        cs_addr_1 => \LineCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \LineCounter:CounterUDB:reload\ ,
        z0_comb => \LineCounter:CounterUDB:status_1\ ,
        ce1_comb => \LineCounter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \LineCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \LineCounter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LineCounter_bot:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1194 ,
        control_7 => \LineCounter_bot:CounterUDB:control_7\ ,
        control_6 => \LineCounter_bot:CounterUDB:control_6\ ,
        control_5 => \LineCounter_bot:CounterUDB:control_5\ ,
        control_4 => \LineCounter_bot:CounterUDB:control_4\ ,
        control_3 => \LineCounter_bot:CounterUDB:control_3\ ,
        control_2 => \LineCounter_bot:CounterUDB:control_2\ ,
        control_1 => \LineCounter_bot:CounterUDB:control_1\ ,
        control_0 => \LineCounter_bot:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =clk_inter
        PORT MAP (
            interrupt => Net_557 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =spd_inter
        PORT MAP (
            interrupt => Net_378 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =timer_inter
        PORT MAP (
            interrupt => Net_1109 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =timer_inter_bot
        PORT MAP (
            interrupt => Net_1203 );
        Properties:
        {
            int_type = "00"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = VSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_952 ,
        pad => VSync(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Drive(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_63 ,
        pad => Drive(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CV(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => Net_910 ,
        pad => CV(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CSync(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_1084 ,
        pad => CSync(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Servo_Drive(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_552 ,
        pad => Servo_Drive(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Servo_Gnd(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pad => Servo_Gnd(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Hall(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_376 ,
        pad => Hall(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            aclk_glb_0 => Net_1135 ,
            aclk_0 => Net_1135_local ,
            clk_a_dig_glb_0 => Net_1135_adig ,
            clk_a_dig_0 => Net_1135_adig_local ,
            dclk_glb_0 => Net_976 ,
            dclk_0 => Net_976_local ,
            dclk_glb_1 => Net_1209 ,
            dclk_1 => Net_1209_local ,
            dclk_glb_2 => Net_1194 ,
            dclk_2 => Net_1194_local ,
            dclk_glb_3 => Net_852 ,
            dclk_3 => Net_852_local ,
            dclk_glb_4 => Net_556 ,
            dclk_4 => Net_556_local ,
            dclk_glb_5 => Net_456 ,
            dclk_5 => Net_456_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,0)]: 
    comparatorcell: Name =\Thresholder:ctComp\
        PORT MAP (
            vplus => Net_910 ,
            vminus => Net_912 ,
            clock => Net_1135 ,
            out => Net_1133 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter:CounterHW\
        PORT MAP (
            clock => Net_556 ,
            tc => Net_557 ,
            cmp => \Counter:Net_54\ ,
            irq => \Counter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: 
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\VRef:viDAC8\
        PORT MAP (
            vout => Net_912 ,
            iout => \VRef:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |         VSync(0) | FB(Net_952)
     |   1 |     * |      NONE |         CMOS_OUT |         Drive(0) | In(Net_63)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            CV(0) | Analog(Net_910)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |         CSync(0) | FB(Net_1084)
     |   5 |     * |      NONE |         CMOS_OUT |   Servo_Drive(0) | In(Net_552)
     |   7 |     * |      NONE |         CMOS_OUT |     Servo_Gnd(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   5 |   1 |     * |      NONE |     HI_Z_DIGITAL |          Hall(0) | FB(Net_376)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.062ms
Digital Placement phase: Elapsed time ==> 9s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 14s.493ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.678ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Car_Lab_Task2_timing.html.
Static timing analysis phase: Elapsed time ==> 3s.767ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.788ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 34s.896ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 35s.080ms
API generation phase: Elapsed time ==> 8s.789ms
Dependency generation phase: Elapsed time ==> 0s.106ms
Cleanup phase: Elapsed time ==> 0s.028ms
