
*** Running vivado
    with args -log fpga_basicIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_basicIO.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 481.254 ; gain = 199.445
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/utils_1/imports/synth_1/circuito.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/utils_1/imports/synth_1/circuito.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1295.145 ; gain = 411.430
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:49]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:104]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (0#1) [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/disp7.vhd:21]
INFO: [Synth 8-3491] module 'circuito' declared at 'C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/circuito.vhd:34' bound to instance 'inst_circuito' of component 'circuito' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:115]
INFO: [Synth 8-638] synthesizing module 'circuito' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/circuito.vhd:43]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/control.vhd:34' bound to instance 'inst_control' of component 'control' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/circuito.vhd:62]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/control.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/control.vhd:43]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/datapath.vhd:35' bound to instance 'inst_datapath' of component 'datapath' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/circuito.vhd:67]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/datapath.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/datapath.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'circuito' (0#1) [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/new/circuito.vhd:43]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:126]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/debouncer.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (0#1) [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element btnCreg_reg was removed.  [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element btnLreg_reg was removed.  [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/sources_1/imports/L0_2023/fpga_basicIO.vhd:140]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1388.633 ; gain = 504.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.633 ; gain = 504.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.633 ; gain = 504.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1388.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/constrs_1/imports/L0_2023/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/constrs_1/imports/L0_2023/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.srcs/constrs_1/imports/L0_2023/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1478.770 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                             0000 |                             0000
                   s_add |                             0001 |                             0100
                   s_sub |                             0010 |                             0010
                   s_mul |                             0011 |                             0011
                  s_nand |                             0100 |                             0101
                   s_nor |                             0101 |                             0110
                   s_sra |                             0110 |                             0111
                 s_load1 |                             0111 |                             1000
                 s_load2 |                             1000 |                             1001
                   s_end |                             1001 |                             0001
                  iSTATE |                             1010 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 7     
	   4 Input   17 Bit        Muxes := 2     
	   8 Input   17 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  11 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst_circuito/inst_datapath/res_mul_29_sg, operation Mode is: A*B.
DSP Report: operator inst_circuito/inst_datapath/res_mul_29_sg is absorbed into DSP inst_circuito/inst_datapath/res_mul_29_sg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A*B         | 17     | 12     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|datapath    | A*B'        | 30     | 18     | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    29|
|3     |DSP48E1 |     1|
|4     |LUT1    |     5|
|5     |LUT2    |     8|
|6     |LUT3    |    25|
|7     |LUT4    |    19|
|8     |LUT5    |    48|
|9     |LUT6    |    90|
|10    |MUXF7   |    10|
|11    |FDRE    |   135|
|12    |IBUF    |    20|
|13    |OBUF    |    28|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1478.770 ; gain = 595.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.770 ; gain = 504.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1478.770 ; gain = 595.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1484.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d295c056
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1487.816 ; gain = 982.703
INFO: [Common 17-1381] The checkpoint 'C:/Users/Francisco/OneDrive/rea de Trabalho/IST-PSD/Lab1/Lab1-FSImplementation/Lab1.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 17:07:30 2023...
