// Seed: 3777174235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign (pull1, strong0) id_22 = id_7 < -1;
  uwire id_27, id_28, id_29 = 1, id_30;
  assign id_19 = -1;
  tri0 id_31 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6(
      id_2
  );
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_1,
      id_4,
      id_1,
      id_7,
      id_1,
      id_1,
      id_4,
      id_4,
      id_3,
      id_7,
      id_1,
      id_2,
      id_7,
      id_7,
      id_4,
      id_4,
      id_7,
      id_4,
      id_4,
      id_7,
      id_5,
      id_7,
      id_4
  );
  wire id_8, id_9;
endmodule
